V 000051 55 1605          1395055568152 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version va7)
	(_time 1395055568153 2014.03.17 12:26:08)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5b7b5e0b6e2e4a3e3e4a1efe6b3b0b3b3b3e3b2b7)
	(_entity
		(_time 1395055568146)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 2498          1395055568354 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version va7)
	(_time 1395055568355 2014.03.17 12:26:08)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8082858e84d6d297858192dad48783868587848783)
	(_entity
		(_time 1395055568352)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1))(_read(7)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 1614          1395055568588 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version va7)
	(_time 1395055568589 2014.03.17 12:26:08)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a686c6a3f3d3d7d68647b30686d6f6c6f6d686c6f)
	(_entity
		(_time 1395055568586)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 12612         1395055568944 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 55 ))
	(_version va7)
	(_time 1395055568945 2014.03.17 12:26:08)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d1d3d883d48686c6d2d7d2d4c08a84d7d4d785d7d0d7d2)
	(_entity
		(_time 1395055568906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_type (_internal ColState 0 56 (_enum1 stidle stfeedreset1 stfeedreset2 stfeedread streset streleasereset streada stswitch streadb stcolumncount stfeednull stwaitframe (_to (i 0)(i 11)))))
		(_type (_internal RowState 0 57 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 62 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 62 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 63 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 63 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal NoBxS ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 93 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 94 (_architecture ((i 180)))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_target(25))(_sensitivity(2)(16)))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_simpleassign BUF)(_target(31))(_sensitivity(0)))))
			(line__101(_architecture 2 0 101 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_simpleassign BUF)(_target(32))(_sensitivity(31)))))
			(line__102(_architecture 3 0 102 (_assignment (_simple)(_alias((ADCclockxCO)(ClockxC)))(_simpleassign "not")(_target(1))(_sensitivity(31)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_simpleassign BUF)(_target(17))(_sensitivity(33)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_simpleassign BUF)(_target(19))(_sensitivity(35)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(_string \"0"\)))(_target(23)))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(38))(_sensitivity(40)(42)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(37(d_3_0))(3(d_9_0))))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(37))(_sensitivity(38)(56)))))
			(line__111(_architecture 10 0 111 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__112(_architecture 11 0 112 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__114(_architecture 12 0 114 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_simpleassign BUF)(_target(21))(_sensitivity(57(0))))))
			(line__115(_architecture 13 0 115 (_assignment (_simple)(_target(22))(_sensitivity(57(1))(16)))))
			(line__117(_architecture 14 0 117 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(StartPixelxS)))(_simpleassign BUF)(_target(24))(_sensitivity(38)))))
			(line__120(_architecture 15 0 120 (_assignment (_simple)(_target(48))(_sensitivity(15)))))
			(line__121(_architecture 16 0 121 (_assignment (_simple)(_target(47))(_sensitivity(11)))))
			(p_col(_architecture 17 0 124 (_process (_simple)(_target(27)(35)(36)(39)(44)(51)(53)(54)(56)(57))(_sensitivity(26)(40)(43)(48)(52)(55)(10)(11)(14))(_read(53)))))
			(p_row(_architecture 18 0 253 (_process (_simple)(_target(29)(30)(33)(34)(41)(46)(49)(55)(8))(_sensitivity(26)(28)(45)(50)(52)(53)(54)(56)(11)(12)(13)))))
			(p_memoryzing(_architecture 19 0 338 (_process (_simple)(_target(26)(28)(40)(42)(43)(45)(50)(52))(_sensitivity(25)(32))(_read(27)(29)(39)(41)(44)(46)(49)(51)))))
			(p_clock_chip(_architecture 20 0 375 (_process (_simple)(_target(18)(20))(_sensitivity(25)(31))(_read(34)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 21 -1
	)
)
V 000051 55 6940          1395055569113 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version va7)
	(_time 1395055569114 2014.03.17 12:26:09)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c7e217d792b7d6a757a79793a272f7b7f7b787a7d7b78)
	(_entity
		(_time 1395055569111)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_simpleassign BUF)(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_simple)(_target(18)(20)(22)(25)(26))(_sensitivity(0)(1))(_read(19)(21)(23)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 3069          1395055569371 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version va7)
	(_time 1395055569372 2014.03.17 12:26:09)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8587d28b89d2d793d48b96ded083848281838083d1)
	(_entity
		(_time 1395055569368)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 4246          1395055569568 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 68 ))
	(_version va7)
	(_time 1395055569575 2014.03.17 12:26:09)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 505301525907514653575856420a575605565957015655)
	(_entity
		(_time 1395055569566)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInCLKxABI ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal SyncOutCLKxCBO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_type (_internal state 0 69 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 72 (_architecture (_uni ))))
		(_signal (_internal SyncInCLKxCB ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal SyncInCLKxCBN ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 80 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 86 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 87 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 88 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 89 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 90 (_process 0 ((i 18000)))))
		(_process
			(p_memless(_architecture 0 0 85 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 246 (_process (_simple)(_target(10)(15)(17))(_sensitivity(0)(1))(_read(11)(14)(16)))))
			(synchronizer(_architecture 2 0 263 (_process (_simple)(_target(12)(13))(_sensitivity(0))(_read(13)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 2402          1395055569756 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version va7)
	(_time 1395055569757 2014.03.17 12:26:09)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcffaaaca6abfceafaa8efa7a9fafdfaa8fbfcfaff)
	(_entity
		(_time 1395055569754)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_simple)(_target(5)(8))(_sensitivity(0)(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
V 000051 55 1772          1395055569963 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version va7)
	(_time 1395055569964 2014.03.17 12:26:09)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c59193c69096d191c5d39d95c191c0c2c192c0c3)
	(_entity
		(_time 1395055569961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 1716          1395055570189 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version va7)
	(_time 1395055570190 2014.03.17 12:26:10)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b3e0e5b1e7e7a7e1b6a8eae0b7b0b7e3b7b4b6b5)
	(_entity
		(_time 1395055570187)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 2134          1395055570405 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version va7)
	(_time 1395055570406 2014.03.17 12:26:10)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8b88d9858fdddd9d8c8e99d1df8d8c8d828c888c8f)
	(_entity
		(_time 1395055570403)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19473         1395055570648 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version va7)
	(_time 1395055570649 2014.03.17 12:26:10)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_parameters dbg)
	(_code 757722747523236320266c2f227323737473707277)
	(_entity
		(_time 1395055570627)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_simpleassign BUF)(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_simpleassign BUF)(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1440 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version va7)
	(_time 1395055570655 2014.03.17 12:26:10)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8586d08a84d3d392808b96ded082808287838080d3)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON 24 -1
		)
	)
)
V 000051 55 2128          1395055570823 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version va7)
	(_time 1395055570824 2014.03.17 12:26:10)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3032333538676d263532246b633635363736393733)
	(_entity
		(_time 1395055570821)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(6)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(6(_range 8))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000050 55 5124          1395055571050 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version va7)
	(_time 1395055571051 2014.03.17 12:26:11)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_parameters dbg)
	(_code 0b08090d0a5c091d0d0549515d0d0e0d5e0d080d58)
	(_entity
		(_time 1395055571044)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1126 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version va7)
	(_time 1395055571056 2014.03.17 12:26:11)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b09090c5d5d5d1c0e0a18505e0c0e0c090d0e0e5d)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON 8 -1
		)
	)
)
V 000051 55 46074         1395055571332 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 106 ))
	(_version va7)
	(_time 1395055571333 2014.03.17 12:26:11)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 232124262374753522277724317a242427257524232675)
	(_entity
		(_time 1395055571261)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 128 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 51 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 135 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 273 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 274 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 279 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 280 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 281 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 282 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 236 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 238 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 239 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 240 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 241 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 241 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 242 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 265 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 266 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 267 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 248 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 249 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 256 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 257 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 258 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 260 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SyncInCLKxABI ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal SyncOutCLKxCBO ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 178 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 183 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 185 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 186 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 187 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 188 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 189 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 191 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 202 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 203 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 204 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 205 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 209 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 210 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 211 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 212 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 213 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 217 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 218 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 219 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 220 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 227 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 228 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 229 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 230 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 231 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 395 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 417 (_component shiftRegister )
		(_generic
			((width)((i 80)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 80)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 434 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 451 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 461 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 471 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 483 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 490 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 498 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 506 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInCLKxABI)(SyncIn1xAB))
			((SyncOutCLKxCBO)(SyncOut1xSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 521 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 538 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 558 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SyncInCLKxABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SyncInSIGxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal SyncInSWxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal SyncOutCLKxCBO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SyncOutSIGxSBI ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal SyncOutSWxEI ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 70 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 97 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 102 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 191 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 210 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 213 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 260 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 273 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 280 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 291 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 292 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal SyncIn1xAB ~extieee.std_logic_1164.STD_LOGIC 0 297 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 301 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 305 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 305 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 311 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 312 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 322 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 324 (_architecture (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 326 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 330 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 335 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 336 (_architecture (_uni ))))
		(_signal (_internal SyncOut1xSB ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 340 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 342 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 342 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 343 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{79~downto~0}~13 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 79)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{79~downto~0}~13 0 367 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 369 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 369 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 369 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 369 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 370 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 381 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 381 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 382 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 382 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 386 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 387 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 387 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 388 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 388 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 389 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 389 (_architecture (_string \"10"\))))
		(_process
			(line__392(_architecture 0 0 392 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_simpleassign BUF)(_target(64))(_sensitivity(6)))))
			(line__393(_architecture 1 0 393 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_simpleassign BUF)(_target(25))(_sensitivity(93)))))
			(line__406(_architecture 2 0 406 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_simpleassign BUF)(_target(38))(_sensitivity(18)))))
			(line__409(_architecture 3 0 409 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_simpleassign BUF)(_target(65))(_sensitivity(7)))))
			(line__410(_architecture 4 0 410 (_assignment (_simple)(_alias((ResetxR)(ResetxRBI)))(_simpleassign "not")(_target(66))(_sensitivity(7)))))
			(line__411(_architecture 5 0 411 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_simpleassign BUF)(_target(68))(_sensitivity(69)))))
			(line__413(_architecture 6 0 413 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__415(_architecture 7 0 415 (_assignment (_simple)(_alias((SyncIn1xAB)(SyncInCLKxABI)))(_simpleassign BUF)(_target(51))(_sensitivity(8)))))
			(line__428(_architecture 8 0 428 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(106))(_sensitivity(105(d_15_0))))))
			(line__429(_architecture 9 0 429 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(107))(_sensitivity(105(d_31_16))))))
			(line__430(_architecture 10 0 430 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(108))(_sensitivity(105(d_47_32))))))
			(line__431(_architecture 11 0 431 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(109))(_sensitivity(105(d_63_48))))))
			(line__432(_architecture 12 0 432 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(110))(_sensitivity(105(d_79_64))))))
			(line__449(_architecture 13 0 449 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(119)))))
			(line__481(_architecture 14 0 481 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(88))(_sensitivity(91)))))
			(line__519(_architecture 15 0 519 (_assignment (_simple)(_alias((TimestampMasterxS)(PA1xSIO)))(_simpleassign BUF)(_target(75))(_sensitivity(19)))))
			(line__587(_architecture 16 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_simpleassign BUF)(_target(96))(_sensitivity(29)))))
			(line__588(_architecture 17 0 588 (_assignment (_simple)(_target(92))(_sensitivity(65)(67)))))
			(line__607(_architecture 18 0 607 (_assignment (_simple)(_alias((SyncOutCLKxCBO)(SyncOut1xSB)))(_simpleassign BUF)(_target(11))(_sensitivity(79)))))
			(line__608(_architecture 19 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_simpleassign BUF)(_target(4))(_sensitivity(78)))))
			(line__609(_architecture 20 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_simpleassign BUF)(_target(2))(_sensitivity(77)))))
			(line__610(_architecture 21 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_simpleassign BUF)(_target(46))(_sensitivity(54)))))
			(line__613(_architecture 22 0 613 (_assignment (_simple)(_target(59))(_sensitivity(61)(62)))))
			(line__617(_architecture 23 0 617 (_assignment (_simple)(_target(84))(_sensitivity(82(9))(82(8))))))
			(line__624(_architecture 24 0 624 (_assignment (_simple)(_target(118))(_sensitivity(48)(56)(74)(82(d_7_0))(82(9))(84)(89)))))
			(line__631(_architecture 25 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_simpleassign BUF)(_target(41))(_sensitivity(70)))))
			(line__632(_architecture 26 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_simpleassign BUF)(_target(42))(_sensitivity(67)))))
			(line__633(_architecture 27 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_simpleassign BUF)(_target(43))(_sensitivity(116)))))
			(line__636(_architecture 28 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_simpleassign BUF)(_target(35))(_sensitivity(70)))))
			(line__637(_architecture 29 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRB)(PE3xSI)))(_simpleassign BUF)(_target(70))(_sensitivity(23)))))
			(line__642(_architecture 30 0 642 (_assignment (_simple)(_alias((CDVSTestBiasEnablexEO)(PE2xSI)))(_simpleassign "not")(_target(34))(_sensitivity(22)))))
			(line__644(_architecture 31 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_simpleassign BUF)(_target(80))(_sensitivity(21)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_simpleassign BUF)(_target(67))(_sensitivity(20)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(104)))))
			(line__648(_architecture 34 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_simpleassign BUF)(_target(115))(_sensitivity(14)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_simpleassign BUF)(_target(114))(_sensitivity(15)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_simpleassign BUF)(_target(113))(_sensitivity(16)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_simpleassign BUF)(_target(112))(_sensitivity(17)))))
			(line__653(_architecture 38 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_simpleassign BUF)(_target(31))(_sensitivity(99)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_simpleassign BUF)(_target(30))(_sensitivity(97)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_simpleassign BUF)(_target(33))(_sensitivity(100)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_simpleassign BUF)(_target(32))(_sensitivity(98)))))
			(line__658(_architecture 42 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_simpleassign BUF)(_target(36))(_sensitivity(101)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_simpleassign BUF)(_target(37))(_sensitivity(102)))))
			(line__661(_architecture 44 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_simpleassign BUF)(_target(40))(_sensitivity(103)))))
			(line__663(_architecture 45 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_simpleassign BUF)(_target(28))(_sensitivity(95)))))
			(line__664(_architecture 46 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_simpleassign BUF)(_target(27))(_sensitivity(94)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(72)))))
			(line__668(_architecture 48 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(55)))))
			(line__674(_architecture 49 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(44(0)))(_sensitivity(116)))))
			(synchronizer(_architecture 50 0 680 (_process (_simple)(_target(52)(53))(_sensitivity(63))(_read(53)(45)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 54 -1
	)
)
V 000052 55 12017         1395055571449 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version va7)
	(_time 1395055571450 2014.03.17 12:26:11)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0a3a3f7a4f7f7b7aba7b4faf0a7a4a6a5a6f4a6a1)
	(_entity
		(_time 1395055571446)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 114 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 58 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 65 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 66 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 80 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_target(3)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(4)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(9)))))
			(line__98(_architecture 9 0 98 (_assignment (_simple)(_target(10)))))
			(line__99(_architecture 10 0 99 (_assignment (_simple)(_target(11)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(12)))))
			(line__101(_architecture 12 0 101 (_assignment (_simple)(_target(13)))))
			(line__102(_architecture 13 0 102 (_assignment (_simple)(_target(14)))))
			(line__103(_architecture 14 0 103 (_assignment (_simple)(_target(15)))))
			(line__104(_architecture 15 0 104 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(16)))))
			(line__105(_architecture 16 0 105 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(17)))))
			(line__106(_architecture 17 0 106 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(18)))))
			(line__107(_architecture 18 0 107 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(19)))))
			(line__108(_architecture 19 0 108 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(20)))))
			(line__109(_architecture 20 0 109 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(21)))))
			(line__110(_architecture 21 0 110 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(22)))))
			(line__111(_architecture 22 0 111 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(23)))))
			(line__112(_architecture 23 0 112 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 24 -1
	)
)
V 000050 55 19473         1395055573787 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version va7)
	(_time 1395055573788 2014.03.17 12:26:13)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_parameters dbg)
	(_code c4c79791c59292d29197dd9e93c292c2c5c2c1c3c6)
	(_entity
		(_time 1395055570626)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_simpleassign BUF)(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_simpleassign BUF)(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1440 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version va7)
	(_time 1395055573793 2014.03.17 12:26:13)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c4c69590c49292d3c1cad79f91c3c1c3c6c2c1c192)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON 24 -1
		)
	)
)
V 000050 55 5124          1395055573988 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version va7)
	(_time 1395055573989 2014.03.17 12:26:13)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_parameters dbg)
	(_code 7f7c2f7e7a287d6979713d2529797a792a797c792c)
	(_entity
		(_time 1395055571043)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
V 000033 55 1126 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version va7)
	(_time 1395055573992 2014.03.17 12:26:13)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8ddf80ddd9d9988a8e9cd4da888a888d898a8ad9)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON 8 -1
		)
	)
)
