#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 04:27:44 2025
# Process ID         : 363402
# Current directory  : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig
# Command line       : vivado -mode batch -source build.tcl -nojournal
# Log file           : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.log
# Journal file       : 
# Running On         : hakam-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700KF
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 16617 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20912 MB
# Available Virtual  : 16881 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "RV32RocketCoreTop"
# set project_name "RV32Rocket"
# set project_dir "./RV32Rocket"
# set project_file "$project_dir/$project_name.xpr"
# if {![file exists $project_file]} {
#     puts "Project does not exist. Creating new project..."
#     create_project $project_name $project_dir
# } else {
#     puts "Project already exists. Opening existing project..."
#    open_project $project_file
# }
Project does not exist. Creating new project...
# set_property board_part avnet-tria:ultra96v2:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7k70tfbv676-1' does not match with the device on the 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part. A device change to match the device on 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [Project 1-152] Project part set to zynquplus (xczu3eg-sbva484-1-i)
# set lib_dir [file normalize "./chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig/gen-collateral"]
# set constraints_dir [file normalize "./constraints"]
# set fp [open "$lib_dir/../chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig.vsrcs.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "$line"
# }
# read_xdc "${constraints_dir}/constraints.xdc"
# update_compile_order -fileset sources_1
# create_bd_design BD
Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd> 
# open_bd_design "BD"
# update_compile_order -fileset sources_1
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
# endgroup
# set_property -dict [list \
#   CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
#   CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
#   CONFIG.PSU__USE__M_AXI_GP2 {0} \
#   CONFIG.PSU__USE__S_AXI_GP2 {1} \
#   CONFIG.PSU__USE__S_AXI_GP6 {1} \
# ] [get_bd_cells zynq_ultra_ps_e_0]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# create_bd_cell -type module -reference RV32RocketCoreTop RV32RocketCoreTop
ERROR: [filemgmt 56-195] Reference 'RV32RocketCoreTop' contains top file '/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig/gen-collateral/RV32RocketCoreTop.v' of type SystemVerilog. This type is not allowed as the top file in the reference.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: RV32RocketCoreTop
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference RV32RocketCoreTop -name RV32RocketCoreTop .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type module -reference RV32RocketCoreTop RV32RocketCoreTop"
    (file "build.tcl" line 67)
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 04:27:54 2025...
