acp_clock_voltage_dependency_table	,	V_480
MC_SEQ_MISC0_GDDR5_SHIFT	,	V_864
tdp	,	V_101
StutterEnable	,	V_540
valid_mclk_values	,	V_981
MemoryLevel	,	V_630
MC_SEQ_PMG_CMD_MRS2_LP	,	V_803
"power level avg    sclk: %u mclk: %u\n"	,	L_26
bwcntl	,	V_491
PPSMC_MSG_MCLKDPM_UnfreezeLevel	,	V_239
radeon_clock_voltage_dependency_table	,	V_368
radeon_ps	,	V_9
vid	,	V_52
radeon_atom_get_clock_dividers	,	F_128
ci_notify_smc_display_change	,	F_84
caps_sclk_throttle_low_notification	,	V_204
ci_populate_smc_samu_level	,	F_131
RADEON_CG_BLOCK_SDMA	,	V_873
PPSMC_MSG_DisableDTE	,	V_155
PPSMC_MSG_NoForcedLevel	,	V_747
soft_regs_start	,	V_198
cik_enter_rlc_safe_mode	,	F_28
sclk_dpm_key_disabled	,	V_233
ci_enable_power_containment	,	F_30
ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage	,	F_206
smc_result	,	V_143
ci_dpm_force_state_sclk	,	F_66
PPSMC_MSG_NoDisplay	,	V_322
ci_dpm_start_smc	,	F_72
sclk_bootup_value	,	V_668
"ci_process_firmware_header failed\n"	,	L_4
radeon_mode_info	,	V_920
ci_set_power_limit	,	F_32
EnabledForActivity	,	V_450
SMC_RAM_END	,	V_972
didt_config_ci	,	V_142
vddci_table	,	V_650
size	,	V_969
config_regs	,	V_134
mclk_bootup_value	,	V_669
PPSMC_MSG_DPM_Disable	,	V_247
default_pwr_limit	,	V_151
ci_convert_to_vid	,	F_4
usEngineClockLow	,	V_906
ci_enable_auto_throttle_source	,	F_54
cac_leakage_table	,	V_41
CISLANDS_VOLTAGE_CONTROL_BY_GPIO	,	V_377
RREG32	,	F_24
result	,	V_720
VclkDivider	,	V_468
ASIC_INTERNAL_ENGINE_SS	,	V_612
GraphicsVoltageChangeEnable	,	V_680
fan_table_start	,	V_285
reference_freq	,	V_331
"ci_populate_pm_base failed\n"	,	L_9
_ATOM_PPLIB_NONCLOCK_INFO	,	V_887
ci_do_program_memory_timing_parameters	,	F_121
clock_array_index	,	V_925
RESET_BUSY_CNT	,	V_348
mclk_stutter_mode_threshold	,	V_547
usBootUpMVDDCVoltage	,	V_963
ci_send_msg_to_smc	,	F_31
ci_dpm_table	,	V_444
address	,	V_807
requested_state	,	V_990
ci_patch_clock_voltage_dependency_table_with_vddci_leakage	,	F_205
graphic_level	,	V_618
i	,	V_39
irq	,	V_879
j	,	V_96
r600_dpm_print_cap_info	,	F_250
k	,	V_97
m	,	V_988
ci_populate_bapm_parameters_in_dpm_table	,	F_15
n	,	V_267
CG_ULV_PARAMETER	,	V_661
v	,	V_374
freq_nom	,	V_505
ATOM_PP_PLATFORM_CAP_STEPVDDC	,	V_657
smc_mc_reg_table	,	V_820
MC_PMG_AUTO_CMD	,	V_766
ci_power_control_set_level	,	F_34
MC_SEQ_DLL_STBY_LP	,	V_775
ci_get_std_voltage_value_sidd	,	F_104
DllCntl	,	V_526
sclk_mclk_delta	,	V_977
ci_enable_didt	,	F_27
vddc2	,	V_49
MC_ARB_BURST_TIME	,	V_428
vddc1	,	V_48
acpi_vddc	,	V_565
vddc3	,	V_50
valid_flag	,	V_806
R600_SSTU_DFLT	,	V_343
clockInfoIndex	,	V_955
ci_convert_mc_registers	,	F_187
DYNAMIC_PM_EN	,	V_251
ci_setup_pcie_table_entry	,	F_160
temp_reg	,	V_752
dynamic_ss	,	V_878
dte_tj_offset	,	V_20
ret	,	V_72
PmFuseTable	,	V_75
ulDefaultEngineClock	,	V_966
ci_get_leakage_voltages	,	F_50
SPLL_FB_DIV	,	F_152
MvddLevelCount	,	V_401
ulv_level	,	V_629
spll	,	V_330
pcie_table	,	V_711
PPSMC_MSG_PkgPwrLimitDisable	,	V_156
DIDT_SQ_CTRL0	,	V_127
ref_clock	,	V_329
vddci_bootup_value	,	V_673
SMU7_Discrete_DpmTable	,	T_4
enable_pkg_pwr_tracking_feature	,	V_29
ci_enable_sclk_control	,	F_63
mpll_func_cntl_1	,	V_311
mpll_func_cntl_2	,	V_313
VddcLevelCount	,	V_396
MemoryVoltageChangeEnable	,	V_689
requested_rps	,	V_869
PPSMC_MSG_UVDDPM_Disable	,	V_731
pcie_dpm_key_disabled	,	V_257
le32_to_cpu	,	F_229
tdc_vddc_throttle_release_limit_perc	,	V_69
EdcWriteEnable	,	V_543
rv770_get_memory_module_index	,	F_182
radeon_vce_clock_voltage_dependency_table	,	V_860
ci_convert_mc_reg_table_entry_to_smc	,	F_188
VoltageResponseTime	,	V_691
switch_limit	,	V_167
RADEON_DPM_EVENT_SRC_EXTERNAL	,	V_222
si_trim_voltage_table_to_fit_state_table	,	F_102
SmioMaskVddcPhase	,	V_701
non_clock_array_index	,	V_924
PPSMC_Msg	,	T_7
"ci_start_dpm failed\n"	,	L_13
bapmti_rc	,	V_118
GraphicsInterval	,	V_682
vddci	,	V_209
vddci_leakage	,	V_211
atom_context	,	V_939
dyn_state	,	V_40
dll_default_on	,	V_558
ci_dpm_init	,	F_240
DYN_SPREAD_SPECTRUM_EN	,	V_340
StdVoltageHiSidd	,	V_393
GnbLPMLMinVid	,	V_83
_ClockInfoArray	,	V_928
need_update_smu7_dpm_table	,	V_232
mclk_table	,	V_434
ci_construct_voltage_tables	,	F_100
Smio	,	V_398
ps_priv	,	V_12
mc_reg_table	,	V_812
pcie_performance_request	,	V_886
pcie_gen	,	V_636
tmp	,	V_193
MRDCK0_BYPASS	,	V_587
RADEON_CG_BLOCK_HDP	,	V_876
PPSMC_MSG_TDCLimitEnable	,	V_148
ddev	,	V_970
ci_populate_smc_acpi_level	,	F_147
DPMTABLE_UPDATE_SCLK	,	V_235
PPSMC_MSG_OverDriveSetTargetTdp	,	V_272
clk	,	V_405
max_limits	,	V_170
CISLANDS_VOLTAGE_CONTROL_BY_SVID2	,	V_380
ci_initialize_powertune_defaults	,	F_3
ci_convert_mc_reg_table_to_smc	,	F_189
firmware_info	,	V_962
MC_SEQ_G5PDX_CMD1_LP	,	V_779
radeon_atom_set_engine_dram_timings	,	F_120
VOLT_PWRMGT_EN	,	V_821
fb_div	,	V_608
ci_dpm_get_sclk	,	F_253
SMU7_DTE_ITERATIONS	,	V_119
disable_mclk_switching	,	V_171
ci_populate_smc_voltage_tables	,	F_108
clk_s	,	V_613
DISP_GAP	,	F_88
ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage	,	F_207
DIDT_TCP_CTRL0	,	V_131
ci_populate_smc_vce_level	,	F_129
ci_freeze_sclk_mclk_dpm	,	F_61
ci_initial_switch_from_arb_f0_to_f1	,	F_115
clk_v	,	V_614
PPSMC_MSG_DisableULV	,	V_593
speed_low	,	V_707
radeon_uvd_clock_voltage_dependency_table	,	V_861
StdVoltageLoSidd	,	V_394
ci_dpm_force_performance_level	,	F_175
uvd_power_gated	,	V_165
GpuTjMax	,	V_105
SviLoadLineVddC	,	V_60
MPLL_SS1	,	V_316
MPLL_SS2	,	V_318
crev	,	V_937
mclk_sclk_ratio	,	V_976
post_div	,	V_499
ThermGpio	,	V_698
SMU7_Discrete_MCArbDramTimingTableEntry	,	T_9
VddciLevel	,	V_400
ci_single_dpm_table	,	V_441
ActivityLevel	,	V_538
uvd_enabled	,	V_548
UvdLevel	,	V_460
MRDCK0_RESET	,	V_585
lo_sidd	,	V_86
ci_parse_pplib_clock_info	,	F_231
SMU7_DTE_SINKS	,	V_121
RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL	,	V_221
ci_stop_dpm	,	F_62
pcie_gen_powersaving	,	V_640
VBlankTimeout	,	V_338
pcie_lane_bootup_value	,	V_913
ci_patch_clock_voltage_limits_with_vddc_leakage	,	F_209
ci_patch_clock_voltage_dependency_table_with_vddc_leakage	,	F_204
SMU7_Discrete_MemoryLevel	,	T_11
engine_clock	,	V_602
hi2_vid	,	V_37
enable_bapm_feature	,	V_27
ci_dpm_fini	,	F_238
cg_spll_spread_spectrum	,	V_297
PPSMC_MSG_MASTER_DeepSleep_OFF	,	V_325
requested_ps	,	V_870
max_clock_voltage_on_ac	,	V_183
dpm_level_enable_mask	,	V_454
mclk_edc_wr_enable_threshold	,	V_554
ulCapsAndSettings	,	V_891
usBackbiasTime	,	V_948
PPSMC_MSG_TDCLimitDisable	,	V_154
VclkFrequency	,	V_461
ci_table	,	V_809
dll_state_on	,	V_487
DLL_SPEED_MASK	,	V_515
current_ps	,	V_868
ci_populate_smc_uvd_level	,	F_127
backbias_response_time	,	V_596
CURR_MCLK_INDEX_SHIFT	,	V_741
"ci_enable_didt failed\n"	,	L_14
radeon_irq_set	,	F_222
WREG32_P	,	F_58
SMU7_MAX_LEVELS_VDDCI	,	V_385
caps_uvd_dpm	,	V_727
boot_ps	,	V_653
RADEON_PCIE_LC_LINK_WIDTH_X0	,	V_838
RADEON_PCIE_LC_LINK_WIDTH_X1	,	V_833
RADEON_PCIE_LC_LINK_WIDTH_X2	,	V_834
RADEON_PCIE_LC_LINK_WIDTH_X4	,	V_835
atom_mc_reg_table	,	V_808
RADEON_PCIE_LC_LINK_WIDTH_X8	,	V_836
StrobeEnable	,	V_541
force_pcie_gen	,	V_844
DPMTABLE_OD_UPDATE_SCLK	,	V_234
mpll_ad_func_cntl	,	V_305
leakage	,	V_51
RESET_SCLK_CNT	,	V_347
radeon_atom_init_mc_reg_table	,	F_184
"ci_populate_and_upload_sclk_mclk_dpm_levels failed\n"	,	L_19
ci_get_svi2_voltage_table	,	F_99
DPG_PIPE_STUTTER_CONTROL	,	V_549
caps_power_containment	,	V_21
ci_enable_thermal_protection	,	F_82
want_thermal_protection	,	V_216
vco_mode	,	V_497
radeon_atom_ss	,	V_503
ci_dpm_setup_asic	,	F_217
ci_populate_svi_load_line	,	F_7
PPSMC_MSG_PCIeDPM_Enable	,	V_258
drm_pcie_get_speed_cap_mask	,	F_241
enable_tdc_limit_feature	,	V_28
TDC_VDDC_PkgLimit	,	V_67
current_dispclk	,	V_718
ci_pl	,	V_903
ci_trim_pcie_dpm_states	,	F_166
cg_spll_spread_spectrum_2	,	V_299
ci_unfreeze_sclk_mclk_dpm	,	F_56
ci_ps	,	V_8
ci_populate_smc_vddc_table	,	F_105
MemoryBootLevel	,	V_440
ci_populate_all_graphic_levels	,	F_156
MC_SEQ_MISC_TIMING	,	V_784
r600_dpm_print_ps_status	,	F_252
target_link_speed	,	V_842
arb_table_start	,	V_287
ci_set_thermal_temperature_range	,	F_42
radeon_cac_tdp_table	,	V_88
CISLAND_TARGETACTIVITY_DFLT	,	V_973
SCLK_PWRMGT_OFF	,	V_263
SMU7_Discrete_MCRegisters	,	T_14
allowed_clock_voltage_table	,	V_415
VOLTAGE_TYPE_VDDC	,	V_378
CLKS_MASK	,	V_514
PcieLaneCount	,	V_448
"ci_unfreeze_sclk_mclk_dpm failed\n"	,	L_24
requested_voltage	,	V_717
rps	,	V_10
current_rps	,	V_867
ucPCIEGen	,	V_912
SST	,	F_92
max_clock_voltage_on_dc	,	V_184
WREG32_DIDT	,	F_21
PPSMC_MSG_DPM_Enable	,	V_240
GnbLPMLMaxVid	,	V_82
CG_SSP	,	V_342
v_index	,	V_408
mclk_max	,	V_811
mask_value	,	V_442
cpu_to_be32	,	F_16
SoftRegisters	,	V_281
LinkLevel	,	V_446
MC_SEQ_MISC0_GDDR5_MASK	,	V_863
power_state_offset	,	V_938
shift	,	V_138
BootVddc	,	V_670
YCLK_POST_DIV_MASK	,	V_498
dpm_event_src	,	V_218
ASIC_INTERNAL_MEMORY_SS	,	V_508
SpllSpreadSpectrum	,	V_578
state	,	V_594
defined	,	F_244
radeon_new_state	,	V_840
cache	,	V_135
ci_dpm_reset_asic	,	F_226
PCIE_PERF_REQ_PECI_GEN1	,	V_852
max_vddc_in_pp_table	,	V_855
PCIE_PERF_REQ_PECI_GEN2	,	V_850
PowerThrottle	,	V_619
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_737
temperature_shutdown	,	V_982
RttEnable	,	V_544
GFP_KERNEL	,	V_814
PPM_PkgPwrLimit	,	V_111
ci_get_vbios_boot_values	,	F_237
ci_populate_ulv_level	,	F_150
LC_LINK_WIDTH_RD_MASK	,	V_831
ucEngineClockHigh	,	V_907
r600_dpm_get_vblank_time	,	F_39
cac_config_regs	,	V_133
CISLANDS_CONFIGREG_CACHE	,	V_137
leakage_table	,	V_858
ref_div	,	V_607
ci_populate_single_graphic_level	,	F_155
PPSMC_MSG_PCIeDPM_SetEnabledMask	,	V_723
PPSMC_MSG_PCIeDPM_ForceLevel	,	V_270
PCIE_PERF_REQ_PECI_GEN3	,	V_848
UvdLevelCount	,	V_458
TdcWaterfallCtl	,	V_77
RREG32_SMC	,	F_23
POWERCONTAINMENT_FEATURE_BAPM	,	V_147
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_179
MinVddc	,	V_465
ci_calculate_mclk_params	,	F_132
radeon_phase_shedding_limits_table	,	V_411
limits	,	V_412
r600_encode_pci_lane_width	,	F_126
DTETjOffset	,	V_104
radeon_atom_get_leakage_id_from_vbios	,	F_51
ci_enable_display_gap	,	F_93
disp_voltage_table	,	V_715
pplib_power_state	,	V_922
radeon_atom_get_voltage_table	,	F_101
seq_file	,	V_987
std_voltage_lo_sidd	,	V_407
tdc_mawt	,	V_71
ci_get_sleep_divider_id_from_clock	,	F_114
usClassification	,	V_892
Flags	,	V_563
ppm	,	V_94
MinVddcPhases	,	V_466
DISP_GAP_MASK	,	V_333
R600_PM_DISPLAY_GAP_IGNORE	,	V_335
GpuTjHyst	,	V_108
FirmwareInfo	,	V_961
min_sclk_in_sr	,	V_416
ci_set_s0_mc_reg_index	,	F_179
SamuLevelCount	,	V_482
R600_TEMP_RANGE_MIN	,	V_882
vce_clock_voltage_dependency_table	,	V_472
_NonClockInfoArray	,	V_930
caps_db_ramping	,	V_24
BapmVddCVidHiSidd2	,	V_38
caps_fps	,	V_200
SCLK_PWRMGT_CNTL	,	V_250
reference_clock	,	V_506
supported	,	V_591
_StateArray	,	V_926
thermal_temp_setting	,	V_106
ci_enable_acpi_power_management	,	F_83
CG_FTV_7	,	V_363
CISLAND_MINIMUM_ENGINE_CLOCK	,	V_417
CG_FTV_6	,	V_361
CG_FTV_5	,	V_359
CG_FTV_4	,	V_357
CG_FTV_3	,	V_355
ulPlatformCaps	,	V_947
CG_FTV_2	,	V_353
ci_set_overdrive_target_tdp	,	F_35
new_active_crtc_count	,	V_177
spll_func_cntl	,	V_560
ci_power_info	,	V_1
source	,	V_228
PPSMC_MSG_SCLKDPM_UnfreezeLevel	,	V_236
PCIeBootLinkLevel	,	V_695
MC_SEQ_G5PDX_CMD0_LP	,	V_777
ci_enable_vr_hot_gpio_interrupt	,	F_55
SclkFrequency	,	V_567
PowerPlayInfo	,	V_934
ulv_voltage	,	V_595
level_mask	,	V_734
"ci_enable_power_containment failed\n"	,	L_16
VCO_MODE	,	F_137
SCLK_MUX_SEL	,	F_148
voltage_table	,	V_371
priv	,	V_7
DIDT_DB_CTRL0	,	V_129
usClockInfoArrayOffset	,	V_943
PPSMC_MSG_API_GetMclkFrequency	,	V_276
MC_SEQ_PMG_CMD_MRS_LP	,	V_765
dte_ambient_temp_base	,	V_110
last	,	V_753
PPSMC_MSG_Voltage_Cntl_Disable	,	V_262
ci_reset_smc	,	F_77
radeon_atom_get_memory_pll_dividers	,	F_133
MclkFrequency	,	V_519
dll_speed	,	V_516
ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE	,	V_919
BIF_LNCNT_RESET	,	V_254
CISLANDS_CONFIGREG_DIDT_IND	,	V_141
RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL	,	V_223
non_clock_info	,	V_888
CG_SPLL_FUNC_CNTL	,	V_290
class2	,	V_893
svi_load_line_vddc	,	V_61
PPSMC_MSG_API_GetSclkFrequency	,	V_274
CG_FTV_1	,	V_351
CG_FTV_0	,	V_349
ci_enable_voltage_control	,	F_192
mclk_dpm_key_disabled	,	V_237
LinkLevelCount	,	V_453
PCIE_LC_SPEED_CNTL	,	V_826
radeon_atom_get_leakage_vddc_based_on_leakage_params	,	F_52
TDC_MAWt	,	V_70
MpllFuncCntl	,	V_520
MC_SEQ_RESERVE_M	,	V_767
WREG32	,	F_26
MpllAdFuncCntl	,	V_523
mc_reg_table_entry	,	V_762
std_voltage_hi_sidd	,	V_406
bapm_temp_gradient	,	V_116
clock_info	,	V_902
allowed_mclk_vddci_table	,	V_854
vddc_phase_shed_control	,	V_532
ci_populate_smc_initial_state	,	F_123
caps	,	V_890
ATOM_VIRTUAL_VOLTAGE_ID0	,	V_213
BAPMTI_RC	,	V_123
kzalloc	,	F_183
MRDCK0_PDNB	,	V_517
ci_set_mc_special_registers	,	F_176
r600_dpm_print_class_info	,	F_249
dram_timing	,	V_423
cpu_to_be16	,	F_9
pplib	,	V_941
LCAC_MC0_CNTL	,	V_244
ci_program_pt_config_registers	,	F_22
McArbBurstTime	,	V_432
CURR_SCLK_INDEX_MASK	,	V_738
high_temp	,	V_192
SMU7_MAX_LEVELS_GRAPHICS	,	V_623
MC_SEQ_PMG_TIMING	,	V_800
powertune_defaults	,	V_15
acpi_pcie_gen	,	V_916
CI_DIG_THERM_INTH_MASK	,	V_195
ulDefaultMemoryClock	,	V_967
ci_ulv_parm	,	V_589
caps_tcp_ramping	,	V_26
GraphicsDpmLevelCount	,	V_627
RCU_UC_EVENTS	,	V_365
ucMemoryClockHigh	,	V_909
CLK_V_MASK	,	V_616
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_626
num_ps	,	V_959
ci_populate_bapm_vddc_base_leakage_sidd	,	F_14
CI_DIG_THERM_INTL	,	F_45
CISLANDS_Q88_FORMAT_CONVERSION_UNIT	,	V_686
ci_program_jump_on_start	,	F_73
boot_level	,	V_652
pt_defaults	,	V_57
CI_DIG_THERM_INTH	,	F_44
BWCTRL_MASK	,	V_490
PPSMC_MSG_VddC_Request	,	V_719
dpm_levels	,	V_435
tdp_adjustment	,	V_163
atom_clock_dividers	,	V_456
pcie_lanes	,	V_637
FpsHighT	,	V_201
pcie_lane_performance	,	V_643
"ci_enable_ds_master_switch failed\n"	,	L_12
sclk_freq	,	V_273
r600_dpm_get_vrefresh	,	F_87
RADEON_CG_BLOCK_MC	,	V_872
MemoryInterval	,	V_690
in_reg	,	V_770
SMC_SCRATCH9	,	V_421
PPSMC_MSG_MCLKDPM_ForceState	,	V_269
r600_get_pcie_lane_support	,	F_233
platform_caps	,	V_46
ci_enable_uvd_dpm	,	F_172
MC_SEQ_RD_CTL_D0	,	V_792
sclk_activity_level_t	,	V_617
MC_SEQ_RD_CTL_D1	,	V_794
SSEN	,	V_341
"ci_upload_firmware failed\n"	,	L_3
usVoltageTime	,	V_950
ci_set_dpm_event_sources	,	F_53
ci_enable_ulv	,	F_149
min_vddc_in_pp_table	,	V_566
ci_populate_initial_mc_reg_table	,	F_190
radeon_current_state	,	V_841
ci_pt_defaults	,	V_56
ci_program_display_gap	,	F_86
post_divider	,	V_469
non_clock_info_array	,	V_931
ci_get_average_mclk_freq	,	F_71
enabled	,	V_443
sclk_dpm_enable_mask	,	V_628
GetIndexIntoMasterTable	,	F_235
ATOM_PP_PLATFORM_CAP_HARDWAREDC	,	V_654
state_array	,	V_927
low	,	V_989
thermal_protection	,	V_225
offsetof	,	F_12
dgpu_tdp	,	V_112
McArbDramTiming2	,	V_431
VoltageDownH	,	V_537
MC_SEQ_RAS_TIMING_LP	,	V_773
MC_SEQ_PMG_DVS_CMD	,	V_788
MC_SEQ_PMG_CMD_EMRS_LP	,	V_760
TARGET_AND_CURRENT_PROFILE_INDEX_1	,	V_742
MC_SEQ_PMG_TIMING_LP	,	V_801
valid_sclk_values	,	V_979
R600_TEMP_RANGE_MAX	,	V_883
usNonClockInfoArrayOffset	,	V_944
ci_dpm_get_mclk	,	F_254
VOLTAGE_OBJ_GPIO_LUT	,	V_379
ucEntrySize	,	V_954
POWERCONTAINMENT_FEATURE_TDCLimit	,	V_149
DPMTABLE_UPDATE_MCLK	,	V_725
MclkPwrmgtCntl	,	V_525
levels	,	V_624
"ci_set_thermal_temperature_range failed\n"	,	L_17
CLK_S	,	F_153
CLK_V	,	F_154
max_sclk_vddc	,	V_174
CLKV	,	F_141
uvd_ps	,	V_900
ci_populate_smc_link_level	,	F_125
CLKS	,	F_142
MC_CG_ARB_FREQ_F0	,	V_419
cik_update_cg	,	F_219
MC_CG_ARB_FREQ_F1	,	V_414
percentage	,	V_512
STATE0_MASK	,	V_429
CLKF	,	F_135
SamuBootLevel	,	V_666
cac_enabled	,	V_158
SMU7_MAX_LEVELS_MVDD	,	V_390
fbdiv	,	V_606
PPM_TemperatureLimit	,	V_113
MC_SEQ_MISC_TIMING_LP	,	V_785
PPSMC_MSG_MCLKDPM_Enable	,	V_241
link_width	,	V_829
mclk_edc_enable_threshold	,	V_553
pm_fuse_table_offset	,	V_124
mc_reg_address	,	V_755
SclkDid	,	V_569
ci_patch_cac_leakage_table_with_vddc_leakage	,	F_210
MvddLevel	,	V_402
clkf	,	V_495
ci_get_memory_type	,	F_212
ci_dpm_vblank_too_short	,	F_38
voltage_level	,	V_559
RADEON_PCIE_GEN_INVALID	,	V_845
RESET_LNCNT_EN	,	V_255
reference_divider	,	V_605
MC_SEQ_WR_CTL_D0_LP	,	V_797
ci_populate_memory_timing_parameters	,	F_119
phase_shedding_limits_table	,	V_533
usClassification2	,	V_894
clkv	,	V_511
ci_reset_single_dpm_table	,	F_159
ci_populate_smc_mvdd_table	,	F_107
radeon_acpi_pcie_performance_request	,	F_199
MC_SEQ_RD_CTL_D1_LP	,	V_795
clks	,	V_509
battery_state	,	V_181
request	,	V_851
vddci_voltage_table	,	V_384
mvdd_control	,	V_386
CLK_S_MASK	,	V_615
values	,	V_980
r600_is_internal_thermal_sensor	,	F_221
FanTable	,	V_284
PhaseResponseTime	,	V_693
INTERRUPTS_ENABLED	,	V_279
ci_load_smc_ucode	,	F_98
Voltage	,	V_395
vddc_leakage	,	V_210
ci_upload_dpm_level_enable_mask	,	F_169
ci_populate_phase_value_based_on_sclk	,	F_110
ci_init_arb_table_index	,	F_112
RADEON_DPM_FORCED_LEVEL_AUTO	,	V_746
sys_pcie_mask	,	V_910
memory_level	,	V_529
mclk_strobe_mode_threshold	,	V_551
VCO_MODE_MASK	,	V_494
SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE	,	V_754
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_736
mask_low	,	V_372
SCLK_MUX_SEL_MASK	,	V_573
ci_apply_disp_minimum_voltage_request	,	F_168
tj_max	,	V_114
MC_SEQ_G5PDX_CMD1	,	V_778
memory_clock	,	V_485
MC_SEQ_G5PDX_CMD0	,	V_776
ci_copy_bytes_to_smc	,	F_18
ci_patch_with_vddci_leakage	,	F_203
RADEON_PCIE_GEN1	,	V_971
ci_set_boot_state	,	F_69
radeon_boot_state	,	V_436
RADEON_PCIE_GEN3	,	V_847
CISLAND_MCLK_TARGETACTIVITY_DFLT	,	V_974
RADEON_PCIE_GEN2	,	V_849
actual_voltage	,	V_214
SamuLevel	,	V_484
dpm_thermal	,	V_884
VOLTAGE_VID_OFFSET_SCALE2	,	V_599
VOLTAGE_VID_OFFSET_SCALE1	,	V_600
MC_ARB_DRAM_TIMING	,	V_426
sclk_table	,	V_433
virtual_voltage_id	,	V_208
mpll_func_cntl	,	V_309
low_cac_leakage	,	V_90
CURR_MCLK_INDEX_MASK	,	V_740
RADEON_CG_BLOCK_UVD	,	V_875
ci_parse_power_table	,	F_234
ci_vbios_boot_state	,	V_960
arb_regs	,	V_422
SAMUInterval	,	V_679
MPLL_FUNC_CNTL_1	,	V_312
"ci_update_and_upload_mc_reg_table failed\n"	,	L_22
MPLL_FUNC_CNTL_2	,	V_314
MRDCK1_BYPASS	,	V_588
ci_set_private_data_variables_based_on_pptable	,	F_201
max_mclk_vddci	,	V_175
ci_dpm_pre_set_power_state	,	F_215
ci_patch_with_vddc_leakage	,	F_202
DownT	,	V_451
nonClockInfoIndex	,	V_952
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_728
SmioMaskVddcVid	,	V_700
caps_sq_ramping	,	V_23
SPLL_RESET	,	V_572
ci_dpm_set_power_state	,	F_224
tdc_limit	,	V_64
uvd_dpm_enable_mask	,	V_726
ci_populate_bapm_vddc_vid_sidd	,	F_5
cg_spll_func_cntl	,	V_289
std_voltage_table	,	V_648
DownH	,	V_536
"ci_freeze_sclk_mclk_dpm failed\n"	,	L_18
MC_SEQ_PMG_DVS_CTL	,	V_790
CLKFRAC_MASK	,	V_493
DISP_GAP_MCHG	,	F_94
ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage	,	F_208
VCEInterval	,	V_677
bios	,	V_940
mvdd_voltage_table	,	V_388
VceLevel	,	V_473
ci_find_boot_level	,	F_163
ci_get_average_sclk_freq	,	F_70
PPSMC_MSG_Voltage_Cntl_Enable	,	V_256
MC_SEQ_WR_CTL_2	,	V_804
ppm_table	,	V_95
dll_cntl	,	V_301
LC_LINK_WIDTH_RD_SHIFT	,	V_832
ci_mc_reg_table	,	V_751
DpmTable	,	V_280
AcpLevelCount	,	V_479
ci_dpm_powergate_uvd	,	F_36
PPSMC_Result	,	T_5
boot_state	,	V_437
mcArbDramTimingTable	,	V_286
mvdd_dependency_on_mclk	,	V_389
ci	,	V_905
McArbDramTiming	,	V_430
SmioMaskVddciVid	,	V_702
ci_apply_state_adjust_rules	,	F_40
init_mc_done	,	V_816
mclk_pwrmgt_cntl	,	V_303
new_ps	,	V_866
GENERAL_PWRMGT	,	V_224
YCLK_POST_DIV	,	F_138
maximum_power_delivery_limit	,	V_152
dpm_table	,	V_91
PPSMC_MSG_PkgPwrSetLimit	,	V_271
SMU7_Discrete_MCRegisterSet	,	T_15
ci_start_smc	,	F_75
VddcOffsetVid	,	V_598
usStateArrayOffset	,	V_942
radeon_state	,	V_712
MPLL_DQ_FUNC_CNTL	,	V_308
configurable_tdp	,	V_103
GraphicsLevel	,	V_621
old_ps	,	V_885
leakage_id	,	V_207
ACPILevel	,	V_562
SMU7_Firmware_Header	,	V_74
ci_program_vc	,	F_95
vco_freq	,	V_611
BootVddci	,	V_672
Ulv	,	V_660
TemperatureLimitLow	,	V_687
PPSMC_MSG_DPM_ForceState	,	V_268
MemoryACPILevel	,	V_582
count	,	V_44
ci_init_smc_table	,	F_164
ci_dpm_print_power_state	,	F_248
samu_clock_voltage_dependency_table	,	V_483
THERMAL_PROTECTION_DIS	,	V_226
ci_start_dpm	,	F_60
FIRMWARE_FLAGS	,	V_278
MC_SEQ_PMG_CMD_MRS1_LP	,	V_769
speed_cntl	,	V_825
DRM_ERROR	,	F_43
CG_THERMAL_INT	,	V_194
radeon_acpi_is_pcie_performance_request_supported	,	F_245
PCIE_LC_LINK_WIDTH_CNTL	,	V_830
VddCVid	,	V_53
SviLoadLineEn	,	V_58
smc_state_table	,	V_92
mclk_freq	,	V_275
CISLANDS_CONFIGREG_SMC_IND	,	V_140
ulv	,	V_590
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_895
hi_vid	,	V_32
vddc_bootup_value	,	V_671
sources	,	V_215
SSTU	,	F_91
ci_populate_dw8	,	F_10
VceLevelCount	,	V_471
states	,	V_946
mc_data	,	V_763
rate	,	V_510
ci_populate_and_upload_sclk_mclk_dpm_levels	,	F_171
ci_get_lowest_enabled_level	,	F_174
vclk	,	V_462
class	,	V_178
ci_populate_all_memory_levels	,	F_158
smc_powertune_table	,	V_33
DLL_SPEED	,	F_143
def1	,	V_98
CLKV_MASK	,	V_513
MC_PMG_CMD_EMRS	,	V_758
def2	,	V_99
ci_pt_config_reg	,	V_132
ci_enable_ds_master_switch	,	F_85
CISLANDS_CGULVPARAMETER_DFLT	,	V_918
ci_setup_default_pcie_tables	,	F_161
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_721
UpH	,	V_535
ulDCLK	,	V_897
ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL	,	V_984
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_467
RREG32_PCIE_PORT	,	F_195
UpT	,	V_452
si_get_mclk_frequency_ratio	,	F_145
gate	,	V_164
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_658
ENOMEM	,	V_815
SMU7_Discrete_PmFuses	,	V_76
sram_end	,	V_78
strobe_mode	,	V_486
r600_get_pcie_gen_support	,	F_232
MC_SEQ_CAS_TIMING_LP	,	V_783
ci_update_current_ps	,	F_213
MinVoltage	,	V_476
CURR_PCIE_INDEX_MASK	,	V_743
phase_delay	,	V_373
VOLTAGE_TYPE_MVDDC	,	V_387
ATOM_PP_PLATFORM_CAP_EVV	,	V_47
"ci_generate_dpm_level_enable_mask failed\n"	,	L_20
vddc_dependency_on_sclk	,	V_45
index	,	V_635
ci_dpm_stop_smc	,	F_76
ci_populate_smc_vddci_table	,	F_106
uvd_clock_voltage_dependency_table	,	V_459
nonClockInfo	,	V_953
CG_SPLL_SPREAD_SPECTRUM_2	,	V_300
SMU7_FIRMWARE_HEADER_LOCATION	,	V_73
current_active_crtc_count	,	V_724
ci_enable_smc_cac	,	F_33
RADEON_DPM_FORCED_LEVEL_LOW	,	V_745
MRDCK1_RESET	,	V_586
"\t\tpower level %d    sclk: %u mclk: %u pcie gen: %u pcie lanes: %u\n"	,	L_28
dpm_table_start	,	V_205
ci_generate_dpm_level_enable_mask	,	F_173
ci_init_fps_limits	,	F_48
ci_get_ps	,	F_2
CG_SPLL_SPREAD_SPECTRUM	,	V_298
vddci_dependency_on_mclk	,	V_187
target_tdp	,	V_161
ci_populate_single_memory_level	,	F_144
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_656
MC_SEQ_CAS_TIMING	,	V_782
dram_timing2	,	V_424
DisplayWatermark	,	V_545
DefaultTdp	,	V_100
u16	,	T_2
"ci_notify_smc_display_change failed\n"	,	L_10
defaults_bonaire_pro	,	V_17
table	,	V_199
dpm	,	V_6
bapmti_r	,	V_117
ci_trim_dpm_states	,	F_167
"ci_construct_voltage_tables failed\n"	,	L_2
max	,	V_81
ci_update_and_upload_mc_reg_table	,	F_191
ci_copy_vbios_mc_reg_table	,	F_180
EnabledForThrottle	,	V_534
power_containment_features	,	V_144
GraphicsBootLevel	,	V_439
caps_td_ramping	,	V_25
VOLTAGE_SCALE	,	V_31
reg_offset	,	V_197
"ci_program_memory_timing_parameters failed\n"	,	L_23
radeon_atombios_get_asic_ss_info	,	F_140
SMU7_Discrete_GraphicsLevel	,	T_13
ci_dpm_enable	,	F_218
clkfrac	,	V_496
use_pcie_performance_levels	,	V_638
level_array_address	,	V_620
ci_dpm_disable	,	F_223
radeon_clock_voltage_dependency_entry	,	V_975
VddcLevel	,	V_397
ci_read_clock_registers	,	F_80
PPSMC_SWSTATE_FLAG_DC	,	V_564
DLL_CNTL	,	V_302
CISLANDS_VRC_DFLT6	,	V_362
ci_update_requested_ps	,	F_214
CAC_EN	,	V_243
CISLANDS_VRC_DFLT7	,	V_364
ci_find_dpm_states_clocks_in_dpm_table	,	F_170
ci_init_sclk_t	,	F_81
mc_reg_table_data	,	V_819
ThermalInterval	,	V_684
CISLANDS_VRC_DFLT0	,	V_350
phase_shedding	,	V_413
pdev	,	V_13
CISLANDS_VRC_DFLT1	,	V_352
mclk_activity_target	,	V_539
RADEON_CG_BLOCK_GFX	,	V_871
CISLANDS_VRC_DFLT4	,	V_358
u32	,	T_3
CISLANDS_VRC_DFLT5	,	V_360
CISLANDS_VRC_DFLT2	,	V_354
high_limit	,	V_706
caps_cac	,	V_22
BapmVddCVidHiSidd	,	V_34
CISLANDS_VRC_DFLT3	,	V_356
VoltageInterval	,	V_683
MC_SEQ_MISC0	,	V_862
max_temp	,	V_190
PPSMC_MSG_SCLKDPM_FreezeLevel	,	V_259
MC_SEQ_MISC1	,	V_757
ci_populate_phase_value_based_on_mclk	,	F_111
MC_SEQ_MISC5	,	V_556
pcie_gen_performance	,	V_641
MC_SEQ_MISC6	,	V_557
max_vddci_in_pp_table	,	V_856
MC_SEQ_MISC7	,	V_555
level	,	V_438
mclk	,	V_173
pcie_dpm_enable_mask	,	V_455
ATOM_PP_PLATFORM_CAP_MVDDCONTROL	,	V_985
SMU7_PIDController	,	V_704
adjust_polarity	,	V_162
ci_dpm_force_state_pcie	,	F_68
vddc_dependency_on_dispclk	,	V_716
ci_get_pi	,	F_1
PcieGenSpeed	,	V_447
entry	,	V_818
entries	,	V_42
svi_load_line_en	,	V_59
si_get_ddr3_mclk_frequency_ratio	,	F_146
PPSMC_MSG_MASTER_DeepSleep_ON	,	V_324
SVI2Enable	,	V_697
ci_dpm_display_configuration_changed	,	F_227
high_limit_count	,	V_713
YCLK_SEL_MASK	,	V_500
lo_vid	,	V_35
"ci_initial_switch_from_arb_f0_to_f1 failed\n"	,	L_5
ulVCLK	,	V_896
STATIC_PM_EN	,	V_319
BWCTRL	,	F_134
MC_SEQ_MISC0_GDDR5_VALUE	,	V_865
dividers	,	V_457
table_rev	,	V_889
activity_target	,	V_625
defaults_bonaire_xt	,	V_16
PPSMC_MSG_EnableCac	,	V_157
PPSMC_MSG_MCLKDPM_SetEnabledMask	,	V_722
"ci_enable_smc_cac failed\n"	,	L_15
voltage_dependency_table	,	V_369
low_limit	,	V_705
high_cac_leakage	,	V_89
allowed_mclk_table	,	V_646
temperature_low	,	V_688
frame_time_in_us	,	V_328
int_thermal_type	,	V_881
cac_tdp_table	,	V_65
DISP_GAP_MCHG_MASK	,	V_345
VddciLevelCount	,	V_399
clockInfo	,	V_958
lanes_low	,	V_708
ci_send_msg_to_smc_return_parameter	,	F_65
MemoryDpmLevelCount	,	V_632
ci_populate_ulv_state	,	F_157
MpllFuncCntl_1	,	V_521
MpllFuncCntl_2	,	V_522
UvdBootLevel_MASK	,	V_733
ci_initialize_mc_reg_table	,	F_181
caps_sclk_ds	,	V_323
MC_SEQ_MISC_TIMING2_LP	,	V_787
power_info	,	V_932
param1	,	V_449
ci_notify_link_speed_change_after_state_change	,	F_200
allowed_mclk_vddc_table	,	V_853
ci_populate_mc_reg_addresses	,	F_186
ci_min_max_v_gnbl_pm_lid_from_bapm_vddc	,	F_13
yclk_sel	,	V_501
ci_request_link_speed_change_before_state_change	,	F_197
pi	,	V_4
pl	,	V_904
pm	,	V_5
Divider	,	V_478
AcpBootLevel	,	V_665
ci_get_dpm_level_enable_mask_value	,	F_124
RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL	,	V_219
ps	,	V_11
CI_DIG_THERM_INTL_MASK	,	V_196
ci_is_smc_running	,	F_220
usPCIELane	,	V_914
ci_get_maximum_link_speed	,	F_193
ci_trim_single_dpm_states	,	F_165
dclk	,	V_464
CURR_PCIE_INDEX_SHIFT	,	V_744
s32	,	T_6
max_mclk_vddc	,	V_176
CcPwrDynRm1	,	V_581
PPSMC_MSG_MCLKDPM_FreezeLevel	,	V_260
ci_upload_firmware	,	F_97
CISLANDS_VOLTAGE_CONTROL_NONE	,	V_404
s0	,	V_759
s1	,	V_756
MC_SEQ_RD_CTL_D0_LP	,	V_793
MC_SEQ_PMG_DVS_CTL_LP	,	V_791
ci_send_msg_to_smc_with_parameter	,	F_64
ci_stop_smc_clock	,	F_78
WREG32_SMC	,	F_25
PPSMC_MSG_DisableCac	,	V_159
BootMVdd	,	V_674
out_reg	,	V_771
SMU7_SoftRegisters	,	V_252
radeon_ppm_table	,	V_93
ci_dpm_debugfs_print_current_performance_level	,	F_246
VoltageChangeTimeout	,	V_253
radeon_dpm_forced_level	,	V_735
mc_reg_table_start	,	V_283
smio_low	,	V_375
MemoryThermThrottleEnable	,	V_694
"\tuvd    vclk: %d dclk: %d\n"	,	L_27
PPSMC_DISPLAY_WATERMARK_LOW	,	V_546
MC_PMG_CMD_MRS1	,	V_768
MC_PMG_CMD_MRS2	,	V_802
ATOM_FIRMWARE_INFO_V2_2	,	T_16
device	,	V_14
SMC_MSG_ARG_0	,	V_266
MRDCK1_PDNB	,	V_518
MC_SEQ_MISC_TIMING2	,	V_786
ci_do_enable_didt	,	F_19
atom_parse_data_header	,	F_236
PPSMC_MSG_MCLKDPM_Disable	,	V_248
frev	,	V_936
atom_voltage_table	,	V_370
clock_registers	,	V_288
mpll	,	V_507
seq_printf	,	F_247
ni_copy_and_switch_arb_sets	,	F_116
atom_voltage_table_entry	,	V_391
"ci_enable_ulv failed\n"	,	L_11
min	,	V_80
ci_enable_sclk_mclk_dpm	,	F_57
radeon_cac_leakage_table	,	V_647
ci_patch_dependency_tables_with_leakage	,	F_211
rdev	,	V_3
ci_force_switch_to_arb_f0	,	F_118
TargetTdp	,	V_102
le16_to_cpu	,	F_230
ss	,	V_504
ci_dpm_post_set_power_state	,	F_216
u8	,	T_1
vblank_time	,	V_166
MinPhases	,	V_477
SclkStepSize	,	V_699
vddc_voltage_table	,	V_54
min_vddci_in_pp_table	,	V_584
DclkFrequency	,	V_463
"ci_update_sclk_t failed\n"	,	L_21
ci_dpm_force_state_mclk	,	F_67
voltage_response_time	,	V_949
ATOM_PPLIB_CLASSIFICATION_ACPI	,	V_915
power_state	,	V_923
DIDT_TD_CTRL0	,	V_130
cg_ulv_parameter	,	V_662
MC_SEQ_G5PDX_CTRL_LP	,	V_781
PreVBlankGap	,	V_337
BapmVddCBaseLeakageLoSidd	,	V_87
mem_gddr5	,	V_168
Frequency	,	V_474
ci_calculate_sclk_params	,	F_151
mpll_param	,	V_489
MC_SEQ_RAS_TIMING	,	V_772
v2	,	V_951
num_entries	,	V_761
MinVddci	,	V_530
YCLK_SEL	,	F_139
DPM_TABLE_475	,	V_732
ci_update_sclk_t	,	F_49
radeon_device	,	V_2
ci_clear_vc	,	F_96
SMU7_DTE_SOURCES	,	V_120
ci_dpm_power_control_set_level	,	F_225
low_temp	,	V_191
ASIC_InternalSS_Info	,	V_968
module_index	,	V_813
CG_DISPLAY_GAP_CNTL2	,	V_336
mvdd_table	,	V_651
active_auto_throttle_sources	,	V_229
BapmVddCBaseLeakageHiSidd	,	V_85
PPSMC_SYSTEMFLAG_GDDR5	,	V_659
vddci_control	,	V_382
defaults_saturn_pro	,	V_19
ci_program_sstp	,	F_90
pcie_gen_bootup_value	,	V_911
PPSMC_MSG_ResetToDefaults	,	V_420
PPSMC_MSG_PCIeDPM_UnForceLevel	,	V_749
POWERCONTAINMENT_FEATURE_PkgPwrLimit	,	V_153
mode_info	,	V_921
allowed_sclk_vddc_table	,	V_645
EdcReadEnable	,	V_542
idx	,	V_409
acpi_vddci	,	V_583
caps_mclk_ss_support	,	V_502
installed	,	V_880
pplib_clock_info	,	V_901
printk	,	F_251
ATOM_PP_PLATFORM_CAP_REGULATOR_HOT	,	V_230
MpllSs1	,	V_527
MpllSs2	,	V_528
ucNumDPMLevels	,	V_956
pspp_notify_required	,	V_846
vddc_vddci_delta	,	V_978
ci_get_dependency_volt_by_clk	,	F_113
PPSMC_MSG_EnableULV	,	V_592
VceBootLevel	,	V_664
"ci_upload_dpm_level_enable_mask failed\n"	,	L_25
ucNumEntries	,	V_945
ci_parse_pplib_non_clock_info	,	F_228
mask	,	V_139
PPSMC_MSG_HasDisplay	,	V_321
r600_free_extended_power_table	,	F_239
SviLoadLineTrimVddC	,	V_62
tdc_waterfall_ctl	,	V_79
BAPMTI_R	,	V_122
voltage	,	V_403
clock_info_array	,	V_929
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_180
lanes_high	,	V_710
last_mclk_dpm_enable_mask	,	V_729
burst_time	,	V_425
CURR_SCLK_INDEX_SHIFT	,	V_739
refresh_rate	,	V_332
vddc_dependency_on_mclk	,	V_188
DclkDivider	,	V_470
StrobeRatio	,	V_552
vddc_table	,	V_649
smc_voltage_table	,	V_392
r600_parse_extended_power_table	,	F_242
ci_populate_mvdd_value	,	F_109
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_898
ci_populate_pm_base	,	F_17
AcpLevel	,	V_481
ci_write_smc_sram_dword	,	F_47
DeepSleepDivId	,	V_570
UVDInterval	,	V_676
ci_program_memory_timing_parameters	,	F_122
PPSMC_MSG_MCLKDPM_NoForcedLevel	,	V_748
usBootUpVDDCVoltage	,	V_964
radeon_dpm_auto_throttle_src	,	V_227
CISLANDS_MAX_HARDWARE_POWERLEVELS	,	V_957
BapmVddCVidLoSidd	,	V_36
radeon_dpm_event_src	,	V_217
ci_populate_tdc_limit	,	F_8
enable	,	V_125
CISLANDS_MAX_LEAKAGE_COUNT	,	V_212
evclk	,	V_475
voltage_found	,	V_410
mpll_dq_func_cntl	,	V_307
MC_SEQ_CNTL_3	,	V_242
mclk_dpm_enable_mask	,	V_633
MAX_REGULAR_DPM_NUMBER	,	V_634
RADEON_DPM_EVENT_SRC_DIGITAL	,	V_220
LC_CURRENT_DATA_RATE_SHIFT	,	V_828
ci_set_valid_flag	,	F_178
BAPM_TEMP_GRADIENT	,	V_115
GraphicsThermThrottleEnable	,	V_681
LCAC_MC1_CNTL	,	V_245
pcie_lane_powersaving	,	V_642
RADEON_CG_BLOCK_BIF	,	V_874
radeon_clock_and_voltage_limits	,	V_169
CgSpllFuncCntl	,	V_574
speed_high	,	V_709
SMU7_Discrete_Ulv	,	T_12
vbios_boot_state	,	V_667
usBootUpVDDCIVoltage	,	V_965
low_sclk_interrupt_t	,	V_203
MPLL_FUNC_CNTL	,	V_310
SPLL_PWRON	,	V_571
pcie_speed	,	V_823
performance_levels	,	V_186
CcPwrDynRm	,	V_580
MC_SEQ_PMG_DVS_CMD_LP	,	V_789
THERMAL_TYPE_NONE	,	V_986
R600_PM_DISPLAY_GAP_VBLANK	,	V_346
ci_enable_spread_spectrum	,	F_89
usec_timeout	,	V_277
CG_SPLL_FUNC_CNTL_2	,	V_292
CG_SPLL_FUNC_CNTL_3	,	V_294
CG_SPLL_FUNC_CNTL_4	,	V_296
kfree	,	F_185
radeon_pcie_gen	,	V_822
LC_CURRENT_DATA_RATE_MASK	,	V_827
CG_DISPLAY_GAP_CNTL	,	V_326
spll_func_cntl_4	,	V_604
spll_func_cntl_3	,	V_603
MPLL_AD_FUNC_CNTL	,	V_306
ci_update_uvd_dpm	,	F_37
ci_mc_reg_entry	,	V_817
"ci_init_arb_table_index failed\n"	,	L_7
ATOM_PPLIB_CLASSIFICATION2_ULV	,	V_917
level_array_size	,	V_622
MC_SEQ_WR_CTL_D1	,	V_798
SMC_SYSCON_MISC_CNTL	,	V_367
MC_SEQ_WR_CTL_D0	,	V_796
MC_SEQ_WR_CTL_2_LP	,	V_805
caps_dynamic_ac_timing	,	V_877
spll_func_cntl_2	,	V_561
SMU7_Discrete_VoltageLevel	,	T_8
SviLoadLineOffsetVddC	,	V_63
usMemoryClockLow	,	V_908
BOOT_SEQ_DONE	,	V_366
CONFIG_ACPI	,	F_198
radeon_atom_is_voltage_gpio	,	F_243
FpsLowT	,	V_202
R600_SST_DFLT	,	V_344
R600_PM_DISPLAY_GAP_VBLANK_OR_WM	,	V_334
PPSMC_Result_OK	,	V_146
SMU7_Discrete_MCArbDramTimingTable	,	T_10
VddcVddciDelta	,	V_692
EINVAL	,	V_43
STUTTER_ENABLE	,	V_550
GLOBAL_PWRMGT_EN	,	V_249
cg_spll_func_cntl_2	,	V_291
cg_spll_func_cntl_3	,	V_293
cg_spll_func_cntl_4	,	V_295
ci_populate_smc_voltage_table	,	F_103
ci_read_smc_sram_dword	,	F_11
LCAC_CPL_CNTL	,	V_246
ci_start_smc_clock	,	F_74
pcie_speed_table	,	V_445
COMPUTE_GPUCLK_INPUT_FLAG_SCLK	,	V_568
CgSpllFuncCntl4	,	V_577
udelay	,	F_59
ac_power	,	V_182
DPMTABLE_OD_UPDATE_MCLK	,	V_238
CgSpllFuncCntl2	,	V_575
CgSpllFuncCntl3	,	V_576
ci_populate_vddc_vid	,	F_6
msg	,	V_264
SPLL_FB_DIV_MASK	,	V_609
CISLAND_MAX_DEEPSLEEP_DIVIDER_ID	,	V_418
data	,	V_126
"ci_init_smc_table failed\n"	,	L_6
cik_exit_rlc_safe_mode	,	F_29
PPSMC_MSG_PCIeDPM_Disable	,	V_261
SmioMaskMvddVid	,	V_703
"invalid thermal range: %d - %d\n"	,	L_1
SpllSpreadSpectrum2	,	V_579
vddc	,	V_30
ci_setup_default_dpm_tables	,	F_162
TDC_VDDC_ThrottleReleaseLimitPerc	,	V_68
mcRegisterTable	,	V_282
ci_leakage_voltage	,	V_857
RREG32_DIDT	,	F_20
offset	,	V_136
MinMvdd	,	V_531
leakage_index	,	V_859
defaults_saturn_xt	,	V_18
ci_get_current_pcie_lane_number	,	F_196
ci_process_firmware_header	,	F_79
ci_reset_to_default	,	F_117
SMU7_MAX_LEVELS_LINK	,	V_644
max_speed	,	V_824
mvdd_bootup_value	,	V_675
UvdBootLevel	,	V_663
has_display	,	V_320
MC_ARB_DRAM_TIMING2	,	V_427
DATA	,	V_933
PPSMC_MSG_EnableVRHotGPIOInterrupt	,	V_231
PPSMC_MSG_UVDDPM_Enable	,	V_730
MC_PMG_CMD_MRS	,	V_764
DIDT_CTRL_EN	,	V_128
forced_level	,	V_750
PPSMC_MSG_EnableDTE	,	V_145
CLKF_MASK	,	V_492
SMU7_MAX_LEVELS_MEMORY	,	V_631
VddcOffset	,	V_597
CLKFRAC	,	F_136
ci_populate_smc_acp_level	,	F_130
VddcPhase	,	V_601
DTEAmbientTempBase	,	V_109
LowSclkInterruptT	,	V_206
pre_vbi_time_in_us	,	V_327
btc_get_max_clock_from_voltage_dependency_table	,	F_41
SMU7_MAX_LEVELS_VDDC	,	V_381
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_899
min_temp	,	V_189
ACPInterval	,	V_678
parameter	,	V_265
MpllDqFuncCntl	,	V_524
MAX_AC_TIMING_ENTRIES	,	V_810
MC_SEQ_DLL_STBY	,	V_774
current_link_speed	,	V_843
MCLK_PWRMGT_CNTL	,	V_304
TemperatureLimitHigh	,	V_685
value	,	V_55
MC_SEQ_WR_CTL_D1_LP	,	V_799
ci_get_current_pcie_speed	,	F_194
performance_level_count	,	V_185
atom_mpll_param	,	V_488
caps_sclk_ss_support	,	V_339
pcie_lane	,	V_714
temperature_high	,	V_107
RADEON_PCIE_LC_LINK_WIDTH_X16	,	V_839
SPLL_DITHEN	,	V_610
RADEON_PCIE_LC_LINK_WIDTH_X12	,	V_837
"ci_populate_initial_mc_reg_table failed\n"	,	L_8
data_offset	,	V_935
MC_SEQ_G5PDX_CTRL	,	V_780
VOLTAGE_OBJ_SVID2	,	V_983
hi_sidd	,	V_84
adjust_percent	,	V_160
mpll_ss1	,	V_315
VOLTAGE_TYPE_VDDCI	,	V_383
ci_check_s0_mc_reg_index	,	F_177
tdc	,	V_66
mpll_ss2	,	V_317
voltage_control	,	V_376
use_pcie_powersaving_levels	,	V_639
PPSMC_MSG_PkgPwrLimitEnable	,	V_150
sclk	,	V_172
ci_write_smc_soft_register	,	F_46
SystemFlags	,	V_655
PCIeGenInterval	,	V_696
