Analysis & Elaboration report for DE0_NANO_test
Thu Oct 26 20:39:34 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: spi_input:b2v_inst2|SPI_SLAVE:slave_i
  6. Parameter Settings for User Entity Instance: system_pll:b2v_inst3|altpll:altpll_component
  7. Parameter Settings for User Entity Instance: oc_mem:b2v_inst8
  8. Parameter Settings for User Entity Instance: oc_mem:b2v_inst9
  9. altpll Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "system_pll:b2v_inst3"
 12. Port Connectivity Checks: "spi_input:b2v_inst2|SPI_SLAVE:slave_i"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Oct 26 20:39:34 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; DE0_NANO_test                                  ;
; Top-level Entity Name              ; system_test                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |system_test|system_pll:b2v_inst3 ; system_pll.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_input:b2v_inst2|SPI_SLAVE:slave_i ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size      ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_pll:b2v_inst3|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------+
; Parameter Name                ; Value                        ; Type                       ;
+-------------------------------+------------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                    ;
; PLL_TYPE                      ; AUTO                         ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=system_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                    ;
; LOCK_HIGH                     ; 1                            ; Untyped                    ;
; LOCK_LOW                      ; 1                            ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                    ;
; SKIP_VCO                      ; OFF                          ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                    ;
; BANDWIDTH                     ; 0                            ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                    ;
; DOWN_SPREAD                   ; 0                            ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 10                           ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                    ;
; DPA_DIVIDER                   ; 0                            ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                    ;
; VCO_MIN                       ; 0                            ; Untyped                    ;
; VCO_MAX                       ; 0                            ; Untyped                    ;
; VCO_CENTER                    ; 0                            ; Untyped                    ;
; PFD_MIN                       ; 0                            ; Untyped                    ;
; PFD_MAX                       ; 0                            ; Untyped                    ;
; M_INITIAL                     ; 0                            ; Untyped                    ;
; M                             ; 0                            ; Untyped                    ;
; N                             ; 1                            ; Untyped                    ;
; M2                            ; 1                            ; Untyped                    ;
; N2                            ; 1                            ; Untyped                    ;
; SS                            ; 1                            ; Untyped                    ;
; C0_HIGH                       ; 0                            ; Untyped                    ;
; C1_HIGH                       ; 0                            ; Untyped                    ;
; C2_HIGH                       ; 0                            ; Untyped                    ;
; C3_HIGH                       ; 0                            ; Untyped                    ;
; C4_HIGH                       ; 0                            ; Untyped                    ;
; C5_HIGH                       ; 0                            ; Untyped                    ;
; C6_HIGH                       ; 0                            ; Untyped                    ;
; C7_HIGH                       ; 0                            ; Untyped                    ;
; C8_HIGH                       ; 0                            ; Untyped                    ;
; C9_HIGH                       ; 0                            ; Untyped                    ;
; C0_LOW                        ; 0                            ; Untyped                    ;
; C1_LOW                        ; 0                            ; Untyped                    ;
; C2_LOW                        ; 0                            ; Untyped                    ;
; C3_LOW                        ; 0                            ; Untyped                    ;
; C4_LOW                        ; 0                            ; Untyped                    ;
; C5_LOW                        ; 0                            ; Untyped                    ;
; C6_LOW                        ; 0                            ; Untyped                    ;
; C7_LOW                        ; 0                            ; Untyped                    ;
; C8_LOW                        ; 0                            ; Untyped                    ;
; C9_LOW                        ; 0                            ; Untyped                    ;
; C0_INITIAL                    ; 0                            ; Untyped                    ;
; C1_INITIAL                    ; 0                            ; Untyped                    ;
; C2_INITIAL                    ; 0                            ; Untyped                    ;
; C3_INITIAL                    ; 0                            ; Untyped                    ;
; C4_INITIAL                    ; 0                            ; Untyped                    ;
; C5_INITIAL                    ; 0                            ; Untyped                    ;
; C6_INITIAL                    ; 0                            ; Untyped                    ;
; C7_INITIAL                    ; 0                            ; Untyped                    ;
; C8_INITIAL                    ; 0                            ; Untyped                    ;
; C9_INITIAL                    ; 0                            ; Untyped                    ;
; C0_MODE                       ; BYPASS                       ; Untyped                    ;
; C1_MODE                       ; BYPASS                       ; Untyped                    ;
; C2_MODE                       ; BYPASS                       ; Untyped                    ;
; C3_MODE                       ; BYPASS                       ; Untyped                    ;
; C4_MODE                       ; BYPASS                       ; Untyped                    ;
; C5_MODE                       ; BYPASS                       ; Untyped                    ;
; C6_MODE                       ; BYPASS                       ; Untyped                    ;
; C7_MODE                       ; BYPASS                       ; Untyped                    ;
; C8_MODE                       ; BYPASS                       ; Untyped                    ;
; C9_MODE                       ; BYPASS                       ; Untyped                    ;
; C0_PH                         ; 0                            ; Untyped                    ;
; C1_PH                         ; 0                            ; Untyped                    ;
; C2_PH                         ; 0                            ; Untyped                    ;
; C3_PH                         ; 0                            ; Untyped                    ;
; C4_PH                         ; 0                            ; Untyped                    ;
; C5_PH                         ; 0                            ; Untyped                    ;
; C6_PH                         ; 0                            ; Untyped                    ;
; C7_PH                         ; 0                            ; Untyped                    ;
; C8_PH                         ; 0                            ; Untyped                    ;
; C9_PH                         ; 0                            ; Untyped                    ;
; L0_HIGH                       ; 1                            ; Untyped                    ;
; L1_HIGH                       ; 1                            ; Untyped                    ;
; G0_HIGH                       ; 1                            ; Untyped                    ;
; G1_HIGH                       ; 1                            ; Untyped                    ;
; G2_HIGH                       ; 1                            ; Untyped                    ;
; G3_HIGH                       ; 1                            ; Untyped                    ;
; E0_HIGH                       ; 1                            ; Untyped                    ;
; E1_HIGH                       ; 1                            ; Untyped                    ;
; E2_HIGH                       ; 1                            ; Untyped                    ;
; E3_HIGH                       ; 1                            ; Untyped                    ;
; L0_LOW                        ; 1                            ; Untyped                    ;
; L1_LOW                        ; 1                            ; Untyped                    ;
; G0_LOW                        ; 1                            ; Untyped                    ;
; G1_LOW                        ; 1                            ; Untyped                    ;
; G2_LOW                        ; 1                            ; Untyped                    ;
; G3_LOW                        ; 1                            ; Untyped                    ;
; E0_LOW                        ; 1                            ; Untyped                    ;
; E1_LOW                        ; 1                            ; Untyped                    ;
; E2_LOW                        ; 1                            ; Untyped                    ;
; E3_LOW                        ; 1                            ; Untyped                    ;
; L0_INITIAL                    ; 1                            ; Untyped                    ;
; L1_INITIAL                    ; 1                            ; Untyped                    ;
; G0_INITIAL                    ; 1                            ; Untyped                    ;
; G1_INITIAL                    ; 1                            ; Untyped                    ;
; G2_INITIAL                    ; 1                            ; Untyped                    ;
; G3_INITIAL                    ; 1                            ; Untyped                    ;
; E0_INITIAL                    ; 1                            ; Untyped                    ;
; E1_INITIAL                    ; 1                            ; Untyped                    ;
; E2_INITIAL                    ; 1                            ; Untyped                    ;
; E3_INITIAL                    ; 1                            ; Untyped                    ;
; L0_MODE                       ; BYPASS                       ; Untyped                    ;
; L1_MODE                       ; BYPASS                       ; Untyped                    ;
; G0_MODE                       ; BYPASS                       ; Untyped                    ;
; G1_MODE                       ; BYPASS                       ; Untyped                    ;
; G2_MODE                       ; BYPASS                       ; Untyped                    ;
; G3_MODE                       ; BYPASS                       ; Untyped                    ;
; E0_MODE                       ; BYPASS                       ; Untyped                    ;
; E1_MODE                       ; BYPASS                       ; Untyped                    ;
; E2_MODE                       ; BYPASS                       ; Untyped                    ;
; E3_MODE                       ; BYPASS                       ; Untyped                    ;
; L0_PH                         ; 0                            ; Untyped                    ;
; L1_PH                         ; 0                            ; Untyped                    ;
; G0_PH                         ; 0                            ; Untyped                    ;
; G1_PH                         ; 0                            ; Untyped                    ;
; G2_PH                         ; 0                            ; Untyped                    ;
; G3_PH                         ; 0                            ; Untyped                    ;
; E0_PH                         ; 0                            ; Untyped                    ;
; E1_PH                         ; 0                            ; Untyped                    ;
; E2_PH                         ; 0                            ; Untyped                    ;
; E3_PH                         ; 0                            ; Untyped                    ;
; M_PH                          ; 0                            ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                    ;
; CLK0_COUNTER                  ; G0                           ; Untyped                    ;
; CLK1_COUNTER                  ; G0                           ; Untyped                    ;
; CLK2_COUNTER                  ; G0                           ; Untyped                    ;
; CLK3_COUNTER                  ; G0                           ; Untyped                    ;
; CLK4_COUNTER                  ; G0                           ; Untyped                    ;
; CLK5_COUNTER                  ; G0                           ; Untyped                    ;
; CLK6_COUNTER                  ; E0                           ; Untyped                    ;
; CLK7_COUNTER                  ; E1                           ; Untyped                    ;
; CLK8_COUNTER                  ; E2                           ; Untyped                    ;
; CLK9_COUNTER                  ; E3                           ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                    ;
; M_TIME_DELAY                  ; 0                            ; Untyped                    ;
; N_TIME_DELAY                  ; 0                            ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                    ;
; VCO_POST_SCALE                ; 0                            ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                    ;
; CBXI_PARAMETER                ; system_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE             ;
+-------------------------------+------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc_mem:b2v_inst8 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; address_bits   ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc_mem:b2v_inst9 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; address_bits   ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; system_pll:b2v_inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; system_test        ; DE0_NANO_test      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll:b2v_inst3"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_input:b2v_inst2|SPI_SLAVE:slave_i"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; cs_n    ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Oct 26 20:39:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_test -c DE0_NANO_test --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file oc_mem.vhd
    Info (12022): Found design unit 1: oc_mem-Behavioral File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/oc_mem.vhd Line: 18
    Info (12023): Found entity 1: oc_mem File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/oc_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file system_test.vhd
    Info (12022): Found design unit 1: system_test-bdf_type File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 46
    Info (12023): Found entity 1: system_test File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file main_tb.vhd
    Info (12022): Found design unit 1: main_tb-Behavioral File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/main_tb.vhd Line: 8
    Info (12023): Found entity 1: main_tb File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/main_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd
    Info (12022): Found design unit 1: SPI_SLAVE-RTL File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_slave.vhd Line: 37
    Info (12023): Found entity 1: SPI_SLAVE File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_slave.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system.bdf
    Info (12023): Found entity 1: system
Info (12021): Found 2 design units, including 1 entities, in source file system_pll.vhd
    Info (12022): Found design unit 1: system_pll-SYN File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_pll.vhd Line: 52
    Info (12023): Found entity 1: system_pll File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file spi_input.vhd
    Info (12022): Found design unit 1: spi_input-Behavioral File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 23
    Info (12023): Found entity 1: spi_input File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nes_input.vhd
    Info (12022): Found design unit 1: nes_input-Behavioral File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/nes_input.vhd Line: 27
    Info (12023): Found entity 1: nes_input File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/nes_input.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file inout_mux.vhd
    Info (12022): Found design unit 1: inout_mux-Behavioral File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/inout_mux.vhd Line: 21
    Info (12023): Found entity 1: inout_mux File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/inout_mux.vhd Line: 6
Info (12127): Elaborating entity "system_test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at system_test.vhd(42): used implicit default value for signal "spi_dbg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at system_test.vhd(121): object "SYNTHESIZED_WIRE_18" assigned a value but never read File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 121
Info (12128): Elaborating entity "nes_input" for hierarchy "nes_input:b2v_inst" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 141
Info (12128): Elaborating entity "spi_input" for hierarchy "spi_input:b2v_inst2" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at spi_input.vhd(31): object "s_din_rdy" assigned a value but never read File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 31
Warning (10492): VHDL Process Statement warning at spi_input.vhd(60): signal "s_dout_vld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Warning (10492): VHDL Process Statement warning at spi_input.vhd(62): signal "spi_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 62
Warning (10492): VHDL Process Statement warning at spi_input.vhd(64): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 64
Warning (10492): VHDL Process Statement warning at spi_input.vhd(87): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 87
Warning (10492): VHDL Process Statement warning at spi_input.vhd(90): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 90
Warning (10492): VHDL Process Statement warning at spi_input.vhd(96): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 96
Warning (10492): VHDL Process Statement warning at spi_input.vhd(99): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 99
Warning (10492): VHDL Process Statement warning at spi_input.vhd(111): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 111
Warning (10492): VHDL Process Statement warning at spi_input.vhd(115): signal "s_dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 115
Warning (10492): VHDL Process Statement warning at spi_input.vhd(132): signal "cpu_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 132
Warning (10492): VHDL Process Statement warning at spi_input.vhd(137): signal "ppu_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 137
Warning (10492): VHDL Process Statement warning at spi_input.vhd(149): signal "s_dout_vld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 149
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "ready", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "opcode", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "spi_state", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "write_proc", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "word_state", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "adr", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "len", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "cpu_data_out", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "ppu_adr", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "ppu_data_out", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Warning (10631): VHDL Process Statement warning at spi_input.vhd(46): inferring latch(es) for signal or variable "s_din", which holds its previous value in one or more paths through the process File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[0]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[1]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[2]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[3]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[4]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[5]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[6]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "s_din[7]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[0]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[1]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[2]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[3]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[4]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[5]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[6]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_data_out[7]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[0]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[1]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[2]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[3]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[4]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[5]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[6]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[7]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[8]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[9]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[10]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[11]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[12]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[13]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[14]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "ppu_adr[15]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[0]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[1]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[2]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[3]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[4]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[5]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[6]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "cpu_data_out[7]" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "spi_state.load_data" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "spi_state.load_len" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "spi_state.load_adr" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "spi_state.load_op" at spi_input.vhd(46) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 46
Info (10041): Inferred latch for "handle_spi:len[0]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[1]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[2]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[3]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[4]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[5]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[6]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[7]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[8]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[9]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[10]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[11]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[12]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[13]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[14]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:len[15]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[0]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[1]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[2]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[3]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[4]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[5]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[6]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[7]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[8]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[9]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[10]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[11]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[12]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[13]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[14]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:adr[15]" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:word_state" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:write_proc" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.none" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.toggle_write_prot" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.read_ppu" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.read_cpu" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.write_ppu" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:opcode.write_cpu" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (10041): Inferred latch for "handle_spi:ready" at spi_input.vhd(60) File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 60
Info (12128): Elaborating entity "SPI_SLAVE" for hierarchy "spi_input:b2v_inst2|SPI_SLAVE:slave_i" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/spi_input.vhd Line: 156
Info (12128): Elaborating entity "system_pll" for hierarchy "system_pll:b2v_inst3" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 175
Info (12128): Elaborating entity "altpll" for hierarchy "system_pll:b2v_inst3|altpll:altpll_component" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "system_pll:b2v_inst3|altpll:altpll_component" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_pll.vhd Line: 134
Info (12133): Instantiated megafunction "system_pll:b2v_inst3|altpll:altpll_component" with the following parameter: File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=system_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/system_pll_altpll.v
    Info (12023): Found entity 1: system_pll_altpll File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/db/system_pll_altpll.v Line: 30
Info (12128): Elaborating entity "system_pll_altpll" for hierarchy "system_pll:b2v_inst3|altpll:altpll_component|system_pll_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "inout_mux" for hierarchy "inout_mux:b2v_inst6" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 180
Info (12128): Elaborating entity "oc_mem" for hierarchy "oc_mem:b2v_inst8" File: G:/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_test/system_test.vhd Line: 206
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Thu Oct 26 20:39:34 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


