{"vcs1":{"timestamp_begin":1728235188.852474063, "rt":37.34, "ut":35.55, "st":1.40}}
{"vcselab":{"timestamp_begin":1728235226.268890431, "rt":5.29, "ut":4.40, "st":0.15}}
{"link":{"timestamp_begin":1728235231.635243430, "rt":0.82, "ut":0.51, "st":0.54}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728235188.228234328}
{"VCS_COMP_START_TIME": 1728235188.228234328}
{"VCS_COMP_END_TIME": 1728235752.717523595}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 739888}}
{"stitch_vcselab": {"peak_mem": 434520}}
