<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__adc_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H5xx_LL_ADC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H5xx_LL_ADC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* - sequencer register offset                                                */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define ADC_SQR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define ADC_SQR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define ADC_SQR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define ADC_SQR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                            | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define ADC_SQRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_SQRX_REGOFFSET_MASK*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ1_Pos)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ2_Pos)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ3_Pos)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ4_Pos)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ5_Pos)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ6_Pos)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ7_Pos)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ8_Pos)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ9_Pos)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (ADC_SQR3_SQ10_Pos)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (ADC_SQR3_SQ11_Pos)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (ADC_SQR3_SQ12_Pos)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (ADC_SQR3_SQ13_Pos)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (ADC_SQR3_SQ14_Pos)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (ADC_SQR4_SQ15_Pos)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* - data register offset                                                     */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Internal register offset for ADC group injected data register */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define ADC_JDR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define ADC_JDR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define ADC_JDR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define ADC_JDR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                                            | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define ADC_JDRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_JDRX_REGOFFSET_MASK*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* Definition of ADC group injected sequencer bits information to be inserted */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* into ADC group injected sequencer ranks literals definition.               */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* - regular trigger source                                                   */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* - regular trigger edge                                                     */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT      (ADC_CFGR_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">                                                                 compatibility with some ADC on other STM32 series</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">                                                                 having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK           (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTSEL) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK             (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (ADC_CFGR_EXTSEL_Pos)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (ADC_CFGR_EXTEN_Pos)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Internal mask for ADC group injected trigger:                              */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* - injected trigger source                                                  */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* - injected trigger edge                                                    */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">                                                                  compatibility with some ADC on other STM32 series</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">                                                                  having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define ADC_INJ_TRIG_SOURCE_MASK           (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTSEL)  &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define ADC_INJ_TRIG_EDGE_MASK             (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Definition of ADC group injected trigger bits information.                 */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (ADC_JSQR_JEXTSEL_Pos)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (ADC_JSQR_JEXTEN_Pos)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* - channel identifier defined by bitfield                                   */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (ADC_CFGR_AWD1CH_Pos)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                                            | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">  &gt;&gt; [Position of bitfield &quot;ADC_CHANNEL_NUMBER_MASK&quot; in register]) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) </span><span class="comment">/* Marker of internal channel for other ADC instances, in case</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">                                                             of different ADC internal channels mapped on same channel</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">                                                             number on different ADC instances */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define ADC_SMPR1_REGOFFSET                (0x00000000UL)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define ADC_SMPR2_REGOFFSET                (0x02000000UL)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define ADC_SMPRX_REGOFFSET_POS            (25UL)           </span><span class="comment">/* Position of bits ADC_SMPRx_REGOFFSET</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">                                                               in ADC_CHANNEL_SMPRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CHANNEL_SMPx_BITOFFSET_MASK&quot;</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">                                                               position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000UL)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (ADC_CFGR_AWD1CH_2)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (ADC_CFGR_AWD1CH_3)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">                                            ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define ADC_CHANNEL_19_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define ADC_CHANNEL_19_BITFIELD            (ADC_AWD2CR_AWD2CH_19)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/* Value shifted are equivalent to bitfield &quot;ADC_SMPRx_SMPy&quot; position         */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* in register.                                                               */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define ADC_CHANNEL_19_SMP                 (ADC_SMPR2_REGOFFSET | ((27UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/* Internal mask for ADC mode single or differential ended:                   */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/* the relevant bits for:                                                     */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/* (concatenation of multiple bits used in different registers)               */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* - ADC calibration: calibration start, calibration factor get or set        */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/* - ADC channels: set each ADC channel ending mode                           */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) </span><span class="comment">/* Equivalent to ADC_DIFSEL_DIFSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) </span><span class="comment">/* Bits chosen</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">                                           to perform of shift when single mode is selected, shift value out of</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">                                           channels bits range. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL) </span><span class="comment">/* Selection of 1 bit to discriminate differential mode:</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">                                           mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)         </span><span class="comment">/* Selection of 1 bit to discriminate differential mode:</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">                                           position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) </span><span class="comment">/* Shift of bit</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">                                           ADC_SINGLEDIFF_CALIB_F_BIT_D to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/* (feature of several watchdogs not available on all STM32 series)).         */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/*   selection on groups.                                                     */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_POS          (20UL)                      </span><span class="comment">/* Position of bits ADC_AWD_CRx_REGOFFSET</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">                                                                          in ADC_AWD_CRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)      </span><span class="comment">/* Position of bits ADC_SQRx_REGOFFSET</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">                                                                               in ADC_AWD_TRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   </span><span class="comment">/* Selection of 1 bit to discriminate</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">                                                                               threshold high: mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           </span><span class="comment">/* Selection of 1 bit to discriminate</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">                                                                               threshold high: position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) </span><span class="comment">/* Shift of bit ADC_AWD_TRX_BIT_HIGH to</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">                                                                               position to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/* Internal mask for ADC offset:                                              */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/* Internal register offset for ADC offset instance configuration */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define ADC_OFR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define ADC_OFR2_REGOFFSET                 (0x00000001UL)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define ADC_OFR3_REGOFFSET                 (0x00000002UL)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define ADC_OFR4_REGOFFSET                 (0x00000003UL)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET \</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">                                            | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define ADC_TR1_HT1_BITOFFSET_POS          (ADC_TR1_HT1_Pos)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* ADC registers bits groups */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">                                            | ADC_CR_JADSTART | ADC_CR_JADSTP \</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">                                            | ADC_CR_ADSTART | ADC_CR_ADSTP)            </span><span class="comment">/* ADC register CR bits with</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">                                           HW property &quot;rs&quot;: Software can read as well as set this bit.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">                                           Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/* ADC internal channels related definitions */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* Internal voltage reference VrefInt */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x08FFF810UL)) </span><span class="comment">/* Internal voltage reference, address of</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">                                           parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">                                           (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define VREFINT_CAL_VREF                   (3300UL)                     </span><span class="comment">/* Analog voltage reference (Vref+) value</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">                                           with which VrefInt has been calibrated in production</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">                                           (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/* Temperature sensor */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x08FFF814UL)) </span><span class="comment">/* Address of parameter TS_CAL1: On STM32H5,</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">                                           temperature sensor ADC raw data acquired at temperature  30 DegC</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">                                           (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x08FFF818UL)) </span><span class="comment">/* Address of parameter TS_CAL2: On STM32H5,</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">                                           temperature sensor ADC raw data acquired at temperature 130 DegC</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">                                           (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (30L)                        </span><span class="comment">/* Temperature at which temperature sensor</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">                                           has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">                                           (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (130L)                       </span><span class="comment">/* Temperature at which temperature sensor</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">                                           has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">                                           (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          (3300UL)                     </span><span class="comment">/* Analog voltage reference (Vref+) value</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">                                           with which temperature sensor has been calibrated in production</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">                                           (tolerance +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2UL))))</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>{</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  uint32_t CommonClock;                 </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  uint32_t Multimode;                   </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  uint32_t MultiDMATransfer;            </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  uint32_t MultiTwoSamplingDelay;       </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>} LL_ADC_CommonInitTypeDef;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>{</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  uint32_t Resolution;                  </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  uint32_t DataAlignment;               </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  uint32_t LowPowerMode;                </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>{</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  uint32_t ContinuousMode;              </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  uint32_t DMATransfer;                 </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t Overrun;                     </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>{</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  uint32_t TrigAuto;                    </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>} LL_ADC_INJ_InitTypeDef;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA        (0x00000000UL)      </span><span class="comment">/* ADC group regular conversion data register</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">                                           (corresponding to register DR) to be used with ADC configured in independent</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">                                           mode. Without DMA transfer, register accessed by LL function</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">                                           @ref LL_ADC_REG_ReadConversionData32() and other</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">                                           functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI  (0x00000001UL)      </span><span class="comment">/* ADC group regular conversion data register</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">                                           (corresponding to register CDR) to be used with ADC configured in multimode</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">                                           (available on STM32 devices with several ADC instances).</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">                                           Without DMA transfer, register accessed by LL function</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">                                           @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">                                            | ADC_CCR_PRESC_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">                                            | ADC_CCR_PRESC_0)                  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_ADC_LP_MODE_NONE                (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC_OFR1_SATEN)   </span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define LL_ADC_GROUP_INJECTED              (0x00000002UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL)     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP \</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">                                            | ADC_CHANNEL_0_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP \</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">                                            | ADC_CHANNEL_1_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP \</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">                                            | ADC_CHANNEL_2_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">                                            | ADC_CHANNEL_3_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP \</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">                                            | ADC_CHANNEL_4_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP \</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">                                            | ADC_CHANNEL_5_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP \</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">                                            | ADC_CHANNEL_6_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP \</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">                                            | ADC_CHANNEL_7_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP \</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">                                            | ADC_CHANNEL_8_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP \</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">                                            | ADC_CHANNEL_9_BITFIELD)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP \</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">                                            | ADC_CHANNEL_10_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP \</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">                                            | ADC_CHANNEL_11_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP \</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">                                            | ADC_CHANNEL_12_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP \</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">                                            | ADC_CHANNEL_13_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP \</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">                                            | ADC_CHANNEL_14_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP \</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">                                            | ADC_CHANNEL_15_BITFIELD)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP \</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">                                            | ADC_CHANNEL_16_BITFIELD) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP \</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">                                            | ADC_CHANNEL_17_BITFIELD) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP \</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">                                            | ADC_CHANNEL_18_BITFIELD) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define LL_ADC_CHANNEL_19                  (ADC_CHANNEL_19_NUMBER | ADC_CHANNEL_19_SMP \</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">                                            | ADC_CHANNEL_19_BITFIELD) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#if defined (ADC2)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH_2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define LL_ADC_CHANNEL_VDDCORE             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH_2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_2  | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define LL_ADC_CHANNEL_VDDCORE             (LL_ADC_CHANNEL_6  | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">/* Definitions for backward compatibility with legacy STM32 series */</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_ADC_CHANNEL_VCORE               LL_ADC_CHANNEL_VDDCORE</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">/* Triggers common to all devices of STM32H5 series */</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 \</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 \</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 \</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE15    (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_LPTIM1_CH1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_LPTIM2_CH1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">/* Triggers specific to some devices of STM32H5 series */</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">/* Devices STM32H563/H573xx */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 \</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 \</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">                                            | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/* Devices STM32H503xx */</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM7_TRGO      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 \</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">                                            | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#endif </span><span class="comment">/* Devices STM32H563/H573xx or STM32H503xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (ADC_CFGR_EXTEN_0)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC_CFGR2_BULB)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC_CFGR2_SMPTRIG)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (ADC_CFGR_DMAEN)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#if defined(ADC_SMPR1_SMPPLUS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_SMPR1_SMPPLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_SQR1_L_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_SQR1_L_1)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_SQR1_L_1 | ADC_SQR1_L_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_SQR1_L_2)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1 \</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 \</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">                                            | ADC_SQR1_L_1)                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">                                            | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR_DISCEN)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 \</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 \</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">                                            | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/* Triggers common to all devices of STM32H5 series */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 \</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_LPTIM1_CH1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_LPTIM2_CH1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">/* Triggers specific to some devices of STM32H5 series */</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/* Devices STM32H563/H573xx */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 \</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 \</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 \</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">                                            | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 \</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">/* Devices STM32H503xx */</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 \</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">                                            | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#endif </span><span class="comment">/* Devices STM32H563/H573xx or STM32H503xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)   </span><span class="comment">/* Group injected sequence context queue is enabled</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">                                           and can contain up to 2 contexts. When all contexts have been processed,</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">                                           the queue maintains the last context active perpetually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)   </span><span class="comment">/* Group injected sequence context queue is enabled</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">                                           and can contain up to 2 contexts. When all contexts have been processed,</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">                                           the queue is empty and injected group triggers are disabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS) </span><span class="comment">/* Group injected sequence context queue is disabled:</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">                                           only 1 sequence can be configured and is active perpetually. */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET \</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">                                            | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET \</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">                                            | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET \</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">                                            | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET \</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">                                            | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_6CYCLES_5      (ADC_SMPR2_SMP10_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR2_SMP10_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_24CYCLES_5     (ADC_SMPR2_SMP10_1 \</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_1 \</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">                                            | ADC_AWD_CR1_REGOFFSET) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">                                            | ADC_AWD_CR2_REGOFFSET) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">                                            | ADC_AWD_CR3_REGOFFSET) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000UL)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN)                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)\</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_REG          ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_INJ          ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_REG_INJ      ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define LL_ADC_AWD_CH_VDDCORE_REG          ((LL_ADC_CHANNEL_VDDCORE    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="preprocessor">#define LL_ADC_AWD_CH_VDDCORE_INJ          ((LL_ADC_CHANNEL_VDDCORE    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define LL_ADC_AWD_CH_VDDCORE_REG_INJ      ((LL_ADC_CHANNEL_VDDCORE    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">/* Definitions for backward compatibility with legacy STM32 series */</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define LL_ADC_AWD_CH_VCORE_REG            LL_ADC_AWD_CH_VDDCORE_REG</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">#define LL_ADC_AWD_CH_VCORE_INJ            LL_ADC_AWD_CH_VDDCORE_INJ</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="preprocessor">#define LL_ADC_AWD_CH_VCORE_REG_INJ        LL_ADC_AWD_CH_VDDCORE_REG_INJ</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_TR1_LT1)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 \</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="preprocessor">                                            | ADC_TR1_LT1)     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_2SAMPLES      (ADC_TR1_AWDFILT_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_3SAMPLES      (ADC_TR1_AWDFILT_1)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_4SAMPLES      (ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_TR1_AWDFILT_2)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1 \</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">                                            | ADC_TR1_AWDFILT_0)                    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">#define LL_ADC_OVS_DISABLE                 (0x00000000UL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (ADC_CFGR2_ROVSE)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJECTED            (ADC_CFGR2_JOVSE)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="preprocessor">#define LL_ADC_OVS_REG_CONT                (0x00000000UL)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_4                 (ADC_CFGR2_OVSR_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_8                 (ADC_CFGR2_OVSR_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_16                (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">                                            | ADC_CFGR2_OVSR_0)                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_1           (ADC_CFGR2_OVSS_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_2           (ADC_CFGR2_OVSS_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_3           (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_4           (ADC_CFGR2_OVSS_2)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_5           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_6           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_7           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="preprocessor">                                            | ADC_CFGR2_OVSS_0)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3)                    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 \</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">                                            | ADC_CCR_DUAL_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (ADC_CCR_DUAL_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (ADC_CCR_DUAL_1)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (ADC_CCR_MDMA_1)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 \</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">                                              | ADC_CCR_MDMA_0)                 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (ADC_CCR_DELAY_0)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (ADC_CCR_DELAY_1)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (ADC_CCR_DELAY_2)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 \</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">                                            | ADC_CCR_DELAY_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 \</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">                                            | ADC_CCR_DELAY_0)                  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER                (ADC_CDR_RDATA_MST) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV \</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">                                            | ADC_CDR_RDATA_MST) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define LL_ADC_TEMPERATURE_CALC_ERROR      ((int16_t)0x7FFF)  </span><span class="comment">/* Temperature calculation error using helper macro</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">                                                                 @ref __LL_ADC_CALC_TEMPERATURE(), due to issue on</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">                                                                 calibration parameters. This value is coded on 16 bits</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">                                                                 (to fit on signed word or double word) and corresponds</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">                                                                 to an inconsistent temperature value. */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">/*       STM32 series:                                                        */</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">/*       - ADC calibration time: maximum delay is 112/fADC.                   */</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">/*         cycles                                                             */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">/* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">/* parameter &quot;tADCVREG_STUP&quot;).                                                */</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">/* parameter &quot;tstart_vrefint&quot;).                                               */</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US        ( 26UL)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 26UL)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span> </div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">/* Note: On this STM32 series, a minimum number of ADC clock cycles           */</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  4UL)        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span> </div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                               \</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">   (                                                                                       \</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="preprocessor">   )                                                                                       \</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">   :                                                                                       \</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="preprocessor">   (                                                                                       \</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="preprocessor">       (uint32_t)POSITION_VAL((__CHANNEL__))                                               \</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">   )                                                                                       \</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                  \</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9UL) ?                                                                          \</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">   (                                                                                                    \</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |          \</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                              |          \</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))           \</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">   )                                                                                                    \</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">   :                                                                                                    \</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="preprocessor">   (                                                                                                    \</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                      | \</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                                       | \</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))  \</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">   )                                                                                                    \</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="preprocessor">#if defined(ADC2)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="preprocessor">  ((((__ADC_INSTANCE__) == ADC1)                                               \</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">    &amp;&amp;(((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR     ) ||                    \</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT))                              \</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">   ||                                                                          \</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">   (((__ADC_INSTANCE__) == ADC2)                                               \</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">    &amp;&amp;(((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VDDCORE))                              \</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">  (((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                             \</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VDDCORE)    ||                             \</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                      \</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="preprocessor">   ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                         \</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="preprocessor">   :                                                                                                      \</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="preprocessor">   ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                                 \</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="preprocessor">   ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                        \</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="preprocessor">   :                                                                                                      \</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">   (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)        \</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)                            \</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="preprocessor">  (((__AWD_THRESHOLDS__) &gt;&gt; (((__AWD_THRESHOLD_TYPE__) &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4)) \</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="preprocessor">   &amp; LL_ADC_AWD_THRESHOLD_LOW)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="preprocessor">#define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIAL__)        \</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="preprocessor">  (((__CALIB_FACTOR_DIFFERENTIAL__) &lt;&lt; ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__))</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span> </div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) \</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; ((ADC_CDR_RDATA_SLV_Pos) &amp; ~(__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_CDR_RDATA_MST)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span> </div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="preprocessor">#define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">  ( ( ((__ADCx__) == ADC2)                                                     \</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="preprocessor">    )?                                                                         \</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="preprocessor">    (ADC1)                                                                     \</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="preprocessor">    :                                                                          \</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="preprocessor">    (__ADCx__)                                                                 \</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)  (ADC12_COMMON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#if defined(ADC2)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)  (LL_ADC_IsEnabled(ADC1))</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="preprocessor">  (0xFFFUL &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="preprocessor">                                         __ADC_RESOLUTION_CURRENT__,\</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="preprocessor">                                         __ADC_RESOLUTION_TARGET__)          \</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">(((__DATA__)                                                                 \</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="preprocessor">  &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="preprocessor"> &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                    \</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="preprocessor">((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="preprocessor"> / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="preprocessor">#define __LL_ADC_CALC_DIFF_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">                                           __ADC_DATA__,\</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="preprocessor">                                           __ADC_RESOLUTION__)\</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">((int32_t)((__ADC_DATA__) &lt;&lt; 1U) * (int32_t)(__VREFANALOG_VOLTAGE__)\</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="preprocessor"> / (int32_t)(__LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))\</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="preprocessor"> - (int32_t)(__VREFANALOG_VOLTAGE__))</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="preprocessor">                                         __ADC_RESOLUTION__)                 \</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">(((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="preprocessor"> / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">                                    (__ADC_RESOLUTION__),                    \</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="preprocessor">                                    LL_ADC_RESOLUTION_12B)                   \</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="preprocessor">                                  __ADC_RESOLUTION__)\</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="preprocessor">((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?       \</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="preprocessor"> (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="preprocessor">                                                   (__ADC_RESOLUTION__),          \</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="preprocessor">                                                   LL_ADC_RESOLUTION_12B)         \</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="preprocessor">                  * (__VREFANALOG_VOLTAGE__))                                     \</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="preprocessor">                 / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="preprocessor">       - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="preprocessor">    ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="preprocessor">   ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="preprocessor">  ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor"> )                                                                                \</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="preprocessor"> :                                                                                \</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="preprocessor"> ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="preprocessor">                                             __ADC_RESOLUTION__)            \</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="preprocessor">(((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="preprocessor">               / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="preprocessor">              * 1000UL)                                                     \</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="preprocessor">    -                                                                       \</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="preprocessor">    (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="preprocessor">              * 1000UL)                                                     \</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="preprocessor">   )                                                                        \</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="preprocessor">  ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="preprocessor"> ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span> </div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>{</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>  uint32_t data_reg_addr;</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span> </div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  <span class="keywordflow">if</span> (Register == LL_ADC_DMA_REG_REGULAR_DATA)</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  {</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>    <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>    data_reg_addr = (uint32_t) &amp;(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  }</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>  {</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>    <span class="comment">/* Retrieve address of register CDR */</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>    data_reg_addr = (uint32_t) &amp;((__LL_ADC_COMMON_INSTANCE(ADCx))-&gt;CDR);</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>  }</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span> </div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>  <span class="keywordflow">return</span> data_reg_addr;</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>}</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>{</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>  (void)(Register);</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span> </div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>  <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>  <span class="keywordflow">return</span> (uint32_t) &amp;(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>}</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>{</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>, CommonClock);</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>}</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonClock(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>{</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>));</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>}</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>{</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>, PathInternal);</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>}</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalChAdd(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>{</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, PathInternal);</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>}</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalChRem(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>{</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, PathInternal);</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>}</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonPathInternalCh(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>{</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>));</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>}</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span> </div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="preprocessor">#if defined (ADC2)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableChannelVDDcore(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>{</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab5a3ce3abb3b693315a7af856dab27">ADC_OR_OP0</a>);</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>}</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableChannelVDDcore(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>{</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa07d9d3fa40509a51411382b877dfc07">ADC_OR_OP1</a>);</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>}</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span> </div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="preprocessor">#if defined (ADC2)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableChannelVDDcore(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>{</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab5a3ce3abb3b693315a7af856dab27">ADC_OR_OP0</a>);</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>}</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableChannelVDDcore(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>{</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa07d9d3fa40509a51411382b877dfc07">ADC_OR_OP1</a>);</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>}</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableChannel0_GPIO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>{</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>  (void)(ADCx);</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;OR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab5a3ce3abb3b693315a7af856dab27">ADC_OR_OP0</a>);</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>}</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableChannel0_GPIO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>{</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>  (void)(ADCx);</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;OR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab5a3ce3abb3b693315a7af856dab27">ADC_OR_OP0</a>);</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>}</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCalibrationFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff, uint32_t CalibrationFactor)</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>{</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab52af14ef01c38de4adde4332a217421">CALFACT</a>,</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>             SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK,</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>             CalibrationFactor &lt;&lt; (((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>                                    &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>                                   &amp; ~(SingleDiff &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>)));</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>}</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCalibrationFactor(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff)</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>{</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  <span class="comment">/* Retrieve bits with position in register depending on parameter           */</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  <span class="comment">/* &quot;SingleDiff&quot;.                                                            */</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>  <span class="comment">/* Parameter used with mask &quot;ADC_SINGLEDIFF_CALIB_FACTOR_MASK&quot; because      */</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab52af14ef01c38de4adde4332a217421">CALFACT</a>,</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>                             (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK))</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>                    &gt;&gt; ((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt;</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>                        ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>}</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>{</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>}</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetResolution(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>{</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>}</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span>{</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>, DataAlignment);</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>}</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetDataAlignment(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>{</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>));</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>}</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>{</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>, LowPowerMode);</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>}</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetLowPowerMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>{</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>));</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>}</div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffset(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>{</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span> </div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>,</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a> | (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>}</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>{</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span> </div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a>);</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>}</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetLevel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>{</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span> </div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>);</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>}</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetState(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetState)</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>{</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span> </div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>,</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>             OffsetState);</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>}</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetState(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>{</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>);</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>}</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetSign(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetSign)</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>{</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaacd10fb14a367458b3aa766c75aa12f6">ADC_OFR1_OFFSETPOS</a>,</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>             OffsetSign);</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>}</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetSign(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>{</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span> </div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaacd10fb14a367458b3aa766c75aa12f6">ADC_OFR1_OFFSETPOS</a>);</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>}</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetSaturation(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>{</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span> </div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35b8ec23ce97b5a2d656da3e548aedc5">ADC_OFR1_SATEN</a>,</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>             OffsetSaturation);</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>}</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetSaturation(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>{</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35b8ec23ce97b5a2d656da3e548aedc5">ADC_OFR1_SATEN</a>);</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>}</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span> </div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="preprocessor">#if defined(ADC_SMPR1_SMPPLUS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetSamplingTimeCommonConfig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingTimeCommonConfig)</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>{</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3407e68c4289d1249dd3da05e4e7cbc">ADC_SMPR1_SMPPLUS</a>, SamplingTimeCommonConfig);</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>}</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetSamplingTimeCommonConfig(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>{</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3407e68c4289d1249dd3da05e4e7cbc">ADC_SMPR1_SMPPLUS</a>));</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>}</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_SMPR1_SMPPLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>{</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>, TriggerSource);</div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span>}</div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>{</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t trigger_source = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>);</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span> </div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>  <span class="comment">/* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>  uint32_t shift_exten = ((trigger_source &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span> </div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span>  <span class="comment">/* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  <span class="keywordflow">return</span> ((trigger_source</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; shift_exten) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>)</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; shift_exten) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>         );</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>}</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>{</div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span>}</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>{</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>}</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerEdge(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span>{</div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>));</div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>}</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSamplingMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingMode)</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>{</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4034a5f515ffc477133edc0672f3207e">ADC_CFGR2_BULB</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba122b5165f806339c2616b0ca4ec55c">ADC_CFGR2_SMPTRIG</a>, SamplingMode);</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>}</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSamplingMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>{</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4034a5f515ffc477133edc0672f3207e">ADC_CFGR2_BULB</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba122b5165f806339c2616b0ca4ec55c">ADC_CFGR2_SMPTRIG</a>));</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>}</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>{</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>, SequencerNbRanks);</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>}</div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>{</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>));</div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>}</div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>{</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>, SeqDiscont);</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>}</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>{</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>));</div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>}</div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>{</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>                                             ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span> </div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span>             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span>             &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>}</div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerRanks(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span>{</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>                                                   ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span> </div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span>                              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span>                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span>                   );</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span>}</div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>{</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>, Continuous);</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>}</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetContinuousMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span>{</div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>));</div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span>}</div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>{</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>, DMATransfer);</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>}</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDMATransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span>{</div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>));</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>}</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>{</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>, Overrun);</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>}</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetOverrun(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>{</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>));</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span>}</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span>{</div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, TriggerSource);</div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span>}</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span>{</div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t trigger_source = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>);</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span> </div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>  <span class="comment">/* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span>  uint32_t shift_jexten = ((trigger_source &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span> </div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span>  <span class="comment">/* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span>  <span class="keywordflow">return</span> ((trigger_source</div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span>           &amp; (ADC_INJ_TRIG_SOURCE_MASK &gt;&gt; shift_jexten) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)</div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span>          | ((ADC_INJ_TRIG_EDGE_MASK &gt;&gt; shift_jexten) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)</div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span>         );</div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span>}</div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span>{</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>}</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span>{</div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span>}</div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerEdge(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span>{</div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>));</div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span>}</div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>{</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>, SequencerNbRanks);</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>}</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span>{</div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>));</div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span>}</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span>{</div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>}</div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span>{</div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>));</div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span>}</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span>{</div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span>  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>             (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>             &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK),</div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span>             &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK));</div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span>}</div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerRanks(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span>{</div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span>                              (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span>                              &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK))</div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span>                     &gt;&gt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span>                   );</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>}</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TrigAuto)</div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>{</div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>, TrigAuto);</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span>}</div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTrigAuto(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span>{</div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>));</div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span>}</div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetQueueMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t QueueMode)</div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span>{</div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>, QueueMode);</div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span>}</div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetQueueMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>{</div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>));</div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span>}</div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_ConfigQueueContext(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx,</div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span>                                                   uint32_t TriggerSource,</div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span>                                                   uint32_t ExternalTriggerEdge,</div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span>                                                   uint32_t SequencerNbRanks,</div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>                                                   uint32_t Rank1_Channel,</div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>                                                   uint32_t Rank2_Channel,</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>                                                   uint32_t Rank3_Channel,</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>                                                   uint32_t Rank4_Channel)</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>{</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>  <span class="comment">/* Set bits with content of parameter &quot;Rankx_Channel&quot; with bits position    */</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span>  <span class="comment">/* in register depending on literal &quot;LL_ADC_INJ_RANK_x&quot;.                    */</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span>  <span class="comment">/* Parameters &quot;Rankx_Channel&quot; and &quot;LL_ADC_INJ_RANK_x&quot; are used with masks   */</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span>  <span class="comment">/* because containing other bits reserved for other purpose.                */</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span>  <span class="comment">/* If parameter &quot;TriggerSource&quot; is set to SW start, then parameter          */</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span>  <span class="comment">/* &quot;ExternalTriggerEdge&quot; is discarded.                                      */</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>  uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);</div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> |</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>  |</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>    |</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>    |</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>    |</div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>    |</div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>,</div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span>             (TriggerSource &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)          |</div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span>             (ExternalTriggerEdge * (is_trigger_not_sw)) |</div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>             (((Rank4_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span>              &lt;&lt; (LL_ADC_INJ_RANK_4 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span>             (((Rank3_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>              &lt;&lt; (LL_ADC_INJ_RANK_3 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>             (((Rank2_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span>              &lt;&lt; (LL_ADC_INJ_RANK_2 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span>             (((Rank1_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span>              &lt;&lt; (LL_ADC_INJ_RANK_1 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span>             SequencerNbRanks</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>            );</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span>}</div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SamplingTime)</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>{</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>,</div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span>                                             ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK) &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span> </div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a> &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS),</div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>             SamplingTime   &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS));</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>}</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSamplingTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span>{</div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK)</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>                                                                 &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span> </div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span>                             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span>                             &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span>                    &gt;&gt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS)</div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span>                   );</div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span>}</div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSingleDiff(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SingleDiff)</div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span>{</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>  <span class="comment">/* Bits of channels in single or differential mode are set only for         */</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>  <span class="comment">/* differential mode (for single mode, mask of bits allowed to be set is    */</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>  <span class="comment">/* shifted out of range of bits of channels in single or differential mode. */</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gae818864200b315ff24e20004da2e649b">DIFSEL</a>,</div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span>             Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK,</div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span>             (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)</div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span>             &amp; (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a> &gt;&gt; (SingleDiff &amp; ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));</div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span>}</div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSingleDiff(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span>{</div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gae818864200b315ff24e20004da2e649b">DIFSEL</a>, (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)));</div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span>}</div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>{</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDChannelGroup&quot; with bits position  */</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>  <span class="comment">/* in register and register position depending on parameter &quot;AWDy&quot;.         */</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>  <span class="comment">/* Parameters &quot;AWDChannelGroup&quot; and &quot;AWDy&quot; are used with masks because      */</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>                                             ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span>                                             + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK)</div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span> </div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span>             (AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK),</div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span>             AWDChannelGroup &amp; AWDy);</div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span>}</div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDMonitChannels(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy)</div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>{</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>                                                   ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span>                                                   + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK)</div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span>                                                      * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span> </div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span>  uint32_t analog_wd_monit_channels = (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, AWDy) &amp; AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK);</div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span> </div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span>  <span class="comment">/* If &quot;analog_wd_monit_channels&quot; == 0, then the selected AWD is disabled       */</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span>  <span class="comment">/* (parameter value LL_ADC_AWD_DISABLE).                                    */</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span>  <span class="comment">/* Else, the selected AWD is enabled and is monitoring a group of channels  */</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>  <span class="comment">/* or a single channel.                                                     */</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>  <span class="keywordflow">if</span> (analog_wd_monit_channels != 0UL)</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>  {</div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span>    <span class="keywordflow">if</span> (AWDy == LL_ADC_AWD1)</div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span>    {</div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span>      <span class="keywordflow">if</span> ((analog_wd_monit_channels &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>) == 0UL)</div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span>      {</div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span>        analog_wd_monit_channels = ((analog_wd_monit_channels</div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span>                                     | (ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span>                                    )</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>                                    &amp; (~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>))</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>                                   );</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>      }</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>      {</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span>        analog_wd_monit_channels = (analog_wd_monit_channels</div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span>                                    | (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a> &lt;&lt; (analog_wd_monit_channels &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>))</div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span>                                   );</div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span>      }</div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span>    }</div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>    {</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>      <span class="keywordflow">if</span> ((analog_wd_monit_channels &amp; ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span>      {</div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span>        analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK</div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span>                                    | ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>))</div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span>                                   );</div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span>      }</div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span>      {</div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span>        analog_wd_monit_channels = (analog_wd_monit_channels</div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>                                    | (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>)</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span>                                    | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>)</div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span>                                   );</div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span>      }</div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span>    }</div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span>  }</div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span> </div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span>  <span class="keywordflow">return</span> analog_wd_monit_channels;</div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span>}</div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,</div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span>                                                     uint32_t AWDThresholdLowValue)</div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span>{</div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdxxxValue&quot; with bits      */</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span>  <span class="comment">/* position in register and register position depending on parameter        */</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span>  <span class="comment">/* &quot;AWDy&quot;.                                                                  */</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdxxxValue&quot; are used with masks because */</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span>                                             ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span> </div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>,</div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span>             (AWDThresholdHighValue &lt;&lt; ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);</div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span>}</div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow,</div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span>                                                  uint32_t AWDThresholdValue)</div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span>{</div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdValue&quot; with bits         */</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span>  <span class="comment">/* position in register and register position depending on parameters       */</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>  <span class="comment">/* &quot;AWDThresholdsHighLow&quot; and &quot;AWDy&quot;.                                       */</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdValue&quot; are used with masks because    */</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>                                             ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span> </div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span>             AWDThresholdsHighLow,</div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span>             AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4));</div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span>}</div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDThresholds(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx,</div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span>                                                      uint32_t AWDy, uint32_t AWDThresholdsHighLow)</div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>{</div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>                                                   ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span> </div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span>                             (AWDThresholdsHighLow | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>))</div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span>                    &gt;&gt; (((AWDThresholdsHighLow &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4)</div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span>                        &amp; ~(AWDThresholdsHighLow &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)));</div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>}</div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAWDFilteringConfiguration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t FilteringConfig)</div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span>{</div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span>  (void)(AWDy);</div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">TR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0e8b46608c98b5b9a6956021b9a137a">ADC_TR1_AWDFILT</a>, FilteringConfig);</div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span>}</div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAWDFilteringConfiguration(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy)</div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span>{</div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span>  (void)(AWDy);</div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">TR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0e8b46608c98b5b9a6956021b9a137a">ADC_TR1_AWDFILT</a>));</div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span>}</div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OvsScope)</div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span>{</div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>, OvsScope);</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span>}</div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingScope(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span>{</div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>));</div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span>}</div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OverSamplingDiscont)</div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span>{</div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>, OverSamplingDiscont);</div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span>}</div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span>{</div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>));</div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span>}</div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigOverSamplingRatioShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Ratio, uint32_t Shift)</div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span>{</div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>), (Shift | Ratio));</div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span>}</div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingRatio(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span>{</div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>));</div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span>}</div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingShift(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span>{</div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>));</div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span>}</div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span> </div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t Multimode)</div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span>{</div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>, Multimode);</div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span>}</div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultimode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span>{</div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>));</div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span>}</div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiDMATransfer(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiDMATransfer)</div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span>{</div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>, MultiDMATransfer);</div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span>}</div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiDMATransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span>{</div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>));</div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span>}</div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiTwoSamplingDelay(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span>{</div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>, MultiTwoSamplingDelay);</div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span>}</div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiTwoSamplingDelay(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span>{</div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>));</div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span>}</div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span>{</div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"> 6729</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>);</div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span>}</div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"> 6747</span>{</div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"> 6748</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span>}</div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDeepPowerDownEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span>{</div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span>}</div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span>{</div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>);</div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span>}</div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span>{</div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span>}</div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsInternalRegulatorEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span>{</div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span>}</div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span>{</div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span>}</div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span>{</div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span>}</div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span>{</div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span>}</div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDisableOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span>{</div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span>}</div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff)</div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span>{</div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a> | ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a> | (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_START_MASK));</div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span>}</div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsCalibrationOnGoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span>{</div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span>}</div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span>{</div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span>}</div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span>{</div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span>}</div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span>{</div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"> 6994</span>}</div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsStopConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span>{</div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span>}</div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartSamplingPhase(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span>{</div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64cbd7438a043b8f10603925889d36ce">ADC_CFGR2_SWTRIG</a>);</div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span>}</div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopSamplingPhase(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"> 7045</span>{</div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64cbd7438a043b8f10603925889d36ce">ADC_CFGR2_SWTRIG</a>);</div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span>}</div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span>{</div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span>}</div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData12(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span>{</div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span>}</div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData10(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span>{</div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span>}</div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData8(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span>{</div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span>}</div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span>{</div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span>}</div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span> </div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadMultiConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON,</div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span>                                                              uint32_t ConversionData)</div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span>{</div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga760f86a1a18dffffda54fc15a977979f">CDR</a>,</div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span>                             ConversionData)</div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span>                    &gt;&gt; (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(ConversionData) &amp; 0x1FUL)</div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span>                   );</div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span>}</div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"> 7158</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span>{</div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>);</div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span>}</div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span>{</div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>);</div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span>}</div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span>{</div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span>}</div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsStopConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span>{</div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span>}</div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_ReadConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span>{</div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span> </div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span>                             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span>                   );</div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span>}</div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData12(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span>{</div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span> </div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span>                             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span>                   );</div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span>}</div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData10(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span>{</div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span> </div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span>                             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span>                   );</div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span>}</div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"> 7334</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_INJ_ReadConversionData8(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span>{</div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"> 7337</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span> </div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span>                            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span>                  );</div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"> 7342</span>}</div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"> 7343</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_INJ_ReadConversionData6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span>{</div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span> </div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"> 7368</span>                            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span>                  );</div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span>}</div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"> 7371</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span>{</div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span>}</div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span>{</div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span>}</div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"> 7411</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span>{</div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span>}</div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"> 7422</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span>{</div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span>}</div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span>{</div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span>}</div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span>{</div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span>}</div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span>{</div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span>}</div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"> 7466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span>{</div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"> 7469</span>}</div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span>{</div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span>}</div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"> 7489</span>{</div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span>}</div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"> 7499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span>{</div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span>}</div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span>{</div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY);</div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"> 7516</span>}</div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span>{</div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOC);</div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span>}</div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span>{</div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span>}</div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span>{</div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR);</div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span>}</div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span>{</div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP);</div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span>}</div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span>{</div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC);</div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span>}</div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span>{</div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS);</div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span>}</div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span>{</div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF);</div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span>}</div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span>{</div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"> 7604</span>}</div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span>{</div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2);</div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span>}</div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span>{</div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3);</div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span>}</div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span> </div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span>{</div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_MST) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span>}</div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span>{</div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_SLV) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span>}</div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span>{</div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"> 7662</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span>}</div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span>{</div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span>}</div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span>{</div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_MST) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span>}</div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span>{</div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span>}</div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span>{</div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"> 7710</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"> 7711</span>}</div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"> 7720</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span>{</div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_SLV) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span>}</div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span>{</div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_MST) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span>}</div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span>{</div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_SLV) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span>}</div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"> 7757</span>{</div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_MST) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span>}</div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span>{</div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_SLV) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span>}</div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"> 7772</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span>{</div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_MST) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span>}</div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"> 7784</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span>{</div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span>}</div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span>{</div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_MST) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span>}</div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span>{</div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_SLV) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span>}</div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span>{</div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span>}</div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span>{</div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_SLV) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span>}</div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span>{</div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_MST) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span>}</div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span>{</div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_SLV) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"> 7867</span>}</div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"> 7877</span>{</div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_MST) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span>}</div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span>{</div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_SLV) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span>}</div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span>{</div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span>}</div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span>{</div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span>}</div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"> 7931</span>{</div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span>}</div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"> 7942</span>{</div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span>}</div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span>{</div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span>}</div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"> 7964</span>{</div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span>}</div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"> 7967</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span>{</div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span>}</div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"> 7986</span>{</div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span>}</div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span>{</div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span>}</div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span>{</div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span>}</div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span>{</div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span>}</div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"> 8029</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"> 8030</span>{</div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span>}</div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span>{</div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span>}</div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span>{</div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span>}</div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span>{</div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"> 8064</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span>}</div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"> 8066</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span>{</div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span>}</div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span>{</div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span>}</div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span>{</div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span>}</div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span>{</div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span>}</div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"> 8110</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span>{</div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span>}</div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"> 8129</span>{</div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span>}</div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span>{</div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span>}</div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span>{</div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span>}</div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"> 8155</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span>{</div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span>}</div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span>{</div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span>}</div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span>{</div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span>}</div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span>{</div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span>}</div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span>{</div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC) == (LL_ADC_IT_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span>}</div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span>{</div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span>}</div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span>{</div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF) == (LL_ADC_IT_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span>}</div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span>{</div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"> 8250</span>}</div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"> 8260</span>{</div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span>}</div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"> 8272</span>{</div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"> 8273</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span>}</div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span> </div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span> </div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, <span class="keyword">const</span> LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);</div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span><span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);</div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span> </div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span><span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span><span class="comment">/* (availability of ADC group injected depends on STM32 series) */</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span> </div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_InitTypeDef *pADC_InitStruct);</div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *pADC_InitStruct);</div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span> </div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);</div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);</div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span> </div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"> 8302</span><span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_INJ_InitTypeDef *pADC_InjInitStruct);</div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *pADC_InjInitStruct);</div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span> </div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span> </div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span>}</div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span> </div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00222">stm32h5xx.h:222</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00139">stm32h5xx.h:140</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01609">stm32h563xx.h:1609</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01586">stm32h563xx.h:1586</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01595">stm32h563xx.h:1595</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01599">stm32h563xx.h:1599</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga4686388b1cd45bca2ef737f1d614a8e7"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01604">stm32h563xx.h:1604</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01628">stm32h563xx.h:1628</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01584">stm32h563xx.h:1584</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b">ADC_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01621">stm32h563xx.h:1621</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01602">stm32h563xx.h:1602</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01629">stm32h563xx.h:1629</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga8634248df172cd37d156a9d4df976a74"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga8634248df172cd37d156a9d4df976a74">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01591">stm32h563xx.h:1591</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01626">stm32h563xx.h:1626</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01583">stm32h563xx.h:1583</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01585">stm32h563xx.h:1585</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01619">stm32h563xx.h:1619</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01587">stm32h563xx.h:1587</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gae818864200b315ff24e20004da2e649b"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gae818864200b315ff24e20004da2e649b">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01618">stm32h563xx.h:1618</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01588">stm32h563xx.h:1588</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga027abde03e4ff1cae275fbea702d2095"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div><div class="ttdeci">#define ADC_SMPR1_SMP0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03711">stm32h563xx.h:3711</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga06b41927167c714522bb04b6fff3820d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div><div class="ttdeci">#define ADC_CCR_CKMODE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04426">stm32h563xx.h:4426</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ab5a3ce3abb3b693315a7af856dab27"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab5a3ce3abb3b693315a7af856dab27">ADC_OR_OP0</a></div><div class="ttdeci">#define ADC_OR_OP0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04321">stm32h563xx.h:4321</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_S</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04298">stm32h563xx.h:4298</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga163968c55b1756d3880add05e08e452f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div><div class="ttdeci">#define ADC_CCR_PRESC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04432">stm32h563xx.h:4432</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga16ad6df507751f55e64b21412f34664b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div><div class="ttdeci">#define ADC_CFGR_JAUTO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03645">stm32h563xx.h:3645</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1e94005518a839badc98d9713de326ee"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_CH</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04114">stm32h563xx.h:4114</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga213e7ac73ff5f6d57ef808b55a5d06d2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR_DISCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03619">stm32h563xx.h:3619</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03553">stm32h563xx.h:3553</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03547">stm32h563xx.h:3547</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga27b3e6a6bfa0c60d25674e43da3387ca"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a></div><div class="ttdeci">#define ADC_CR_JADSTART</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03556">stm32h563xx.h:3556</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga35b8ec23ce97b5a2d656da3e548aedc5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35b8ec23ce97b5a2d656da3e548aedc5">ADC_OFR1_SATEN</a></div><div class="ttdeci">#define ADC_OFR1_SATEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04110">stm32h563xx.h:4110</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04093">stm32h563xx.h:4093</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3ad505a73bda99d0d888aad0b0d78df5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR_DMAEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03579">stm32h563xx.h:3579</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3e4f43bb44ce34e13701c87f4eb3c352"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a></div><div class="ttdeci">#define ADC_CFGR2_TROVS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03685">stm32h563xx.h:3685</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04075">stm32h563xx.h:4075</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4034a5f515ffc477133edc0672f3207e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4034a5f515ffc477133edc0672f3207e">ADC_CFGR2_BULB</a></div><div class="ttdeci">#define ADC_CFGR2_BULB</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03699">stm32h563xx.h:3699</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04123">stm32h563xx.h:4123</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4896e6f24dae71bcf906f5621b4516d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div><div class="ttdeci">#define ADC_CFGR_DISCNUM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03623">stm32h563xx.h:3623</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4f425cee1f82c1082295777f1867c16f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a></div><div class="ttdeci">#define ADC_DIFSEL_DIFSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04273">stm32h563xx.h:4273</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga54bcccd92a204be96e683968b57d6863"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR_DMACFG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03582">stm32h563xx.h:3582</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03559">stm32h563xx.h:3559</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5865ff9d8e590fe16c4603a193488eff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div><div class="ttdeci">#define ADC_CCR_MDMA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04420">stm32h563xx.h:4420</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5be7ae16a57665a53f3efce3f8aeb493"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03565">stm32h563xx.h:3565</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga602da64684da4f219320006e99afa3a6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a></div><div class="ttdeci">#define ADC_CR_ADCALDIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03571">stm32h563xx.h:3571</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga614603a6e2355d6e99a0f4349cf61ba8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div><div class="ttdeci">#define ADC_CFGR2_OVSS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03677">stm32h563xx.h:3677</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6199fc9eee7c2bade8a144575f3388df"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03647">stm32h563xx.h:3647</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga64cbd7438a043b8f10603925889d36ce"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64cbd7438a043b8f10603925889d36ce">ADC_CFGR2_SWTRIG</a></div><div class="ttdeci">#define ADC_CFGR2_SWTRIG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03696">stm32h563xx.h:3696</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga68a713cf085ebc530caf2492c24edf86"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a></div><div class="ttdeci">#define ADC_CR_DEEPPWD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03568">stm32h563xx.h:3568</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga68ff689152a4e5a8c532bcb28066636a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03663">stm32h563xx.h:3663</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga696139df17c4a2e2fd69efac34c76616"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a></div><div class="ttdeci">#define ADC_CFGR2_JOVSE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03666">stm32h563xx.h:3666</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03670">stm32h563xx.h:3670</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6c745a8afc373cfb30d2eea5c3e2b539"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div><div class="ttdeci">#define ADC_CFGR_AUTDLY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03613">stm32h563xx.h:3613</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga700209a12e66924a0fea72afd6e4bc1f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04103">stm32h563xx.h:4103</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga73249abd113dec0f23baad8ed97a519b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_JAWD1EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03642">stm32h563xx.h:3642</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga75beb1c49661df317e99020112aca85d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a></div><div class="ttdeci">#define ADC_CFGR_JQDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03658">stm32h563xx.h:3658</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8097124ae6a0a332d6fa66a494910b96"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div><div class="ttdeci">#define ADC_JSQR_JEXTSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04051">stm32h563xx.h:4051</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga821c516b84062c1548d1ec679449ae5f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div><div class="ttdeci">#define ADC_CFGR_CONT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03610">stm32h563xx.h:3610</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03574">stm32h563xx.h:3574</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga90ad1cfd78eff67df0be5c4925676819"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a></div><div class="ttdeci">#define ADC_TR1_HT1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03861">stm32h563xx.h:3861</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga90d2d5c526ce5c0a551f533eccbee71a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a></div><div class="ttdeci">#define ADC1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03407">stm32h563xx.h:3407</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03483">stm32h563xx.h:3483</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga95732299dd4eedd4c34b00eafe06ec02"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03649">stm32h563xx.h:3649</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04408">stm32h563xx.h:4408</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa07d9d3fa40509a51411382b877dfc07"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa07d9d3fa40509a51411382b877dfc07">ADC_OR_OP1</a></div><div class="ttdeci">#define ADC_OR_OP1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04324">stm32h563xx.h:4324</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa0e8b46608c98b5b9a6956021b9a137a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0e8b46608c98b5b9a6956021b9a137a">ADC_TR1_AWDFILT</a></div><div class="ttdeci">#define ADC_TR1_AWDFILT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03854">stm32h563xx.h:3854</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa3407e68c4289d1249dd3da05e4e7cbc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3407e68c4289d1249dd3da05e4e7cbc">ADC_SMPR1_SMPPLUS</a></div><div class="ttdeci">#define ADC_SMPR1_SMPPLUS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03781">stm32h563xx.h:3781</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04045">stm32h563xx.h:4045</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa348e5a8262fa4004bca7049df8ec8a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_AWD1EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03639">stm32h563xx.h:3639</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaacd10fb14a367458b3aa766c75aa12f6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaacd10fb14a367458b3aa766c75aa12f6">ADC_OFR1_OFFSETPOS</a></div><div class="ttdeci">#define ADC_OFR1_OFFSETPOS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04107">stm32h563xx.h:4107</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04446">stm32h563xx.h:4446</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaba122b5165f806339c2616b0ca4ec55c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba122b5165f806339c2616b0ca4ec55c">ADC_CFGR2_SMPTRIG</a></div><div class="ttdeci">#define ADC_CFGR2_SMPTRIG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03702">stm32h563xx.h:3702</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaba7b00a5ded63d156bf4d1bf6bf62ca8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a></div><div class="ttdeci">#define ADC_TR1_LT1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03850">stm32h563xx.h:3850</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabde20461b88c714bd033532116a3aa6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR_EXTSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03592">stm32h563xx.h:3592</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabdf410a1bf14e651c908b2e09f0fc85f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a></div><div class="ttdeci">#define ADC_DR_RDATA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04040">stm32h563xx.h:4040</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac068ea2cb540312d356ccd5301d46a70"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03688">stm32h563xx.h:3688</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacae9f86a9852402b380d49f9781d75b9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a></div><div class="ttdeci">#define ADC_CR_JADSTP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03562">stm32h563xx.h:3562</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad02fcd8fd97b2f7d70a5a04fed60b558"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a></div><div class="ttdeci">#define ADC_JDR1_JDATA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04203">stm32h563xx.h:4203</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad27b9dc322ac84ef5fc8b80094ae4e3d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div><div class="ttdeci">#define ADC_JSQR_JEXTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04060">stm32h563xx.h:4060</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04066">stm32h563xx.h:4066</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03550">stm32h563xx.h:3550</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad9e80cddd31bb22e69abe0fa914515f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a></div><div class="ttdeci">#define ADC_CFGR_AWD1SGL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03636">stm32h563xx.h:3636</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae04353744e03fd108feb56f6a08bc2f0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div><div class="ttdeci">#define ADC_CFGR_JQM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03633">stm32h563xx.h:3633</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae2498e8e6e6fdd0d598969e9d34a29c0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div><div class="ttdeci">#define ADC_CCR_DUAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04399">stm32h563xx.h:4399</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04084">stm32h563xx.h:4084</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03884">stm32h563xx.h:3884</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae9f75ebf90f85ba43654ce84312221a4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div><div class="ttdeci">#define ADC_CFGR_JDISCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03630">stm32h563xx.h:3630</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeaa43af8cc44bfe846f5405967e420ba"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div><div class="ttdeci">#define ADC_CFGR_RES</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03586">stm32h563xx.h:3586</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaebd124d19cd84bfe2381ac05cacf7e46"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a></div><div class="ttdeci">#define ADC_CCR_DMACFG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04416">stm32h563xx.h:4416</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04443">stm32h563xx.h:4443</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04440">stm32h563xx.h:4440</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaed2f858a86778698f9294da72af89642"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR_ALIGN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03616">stm32h563xx.h:3616</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf19413a93e5983d4c2a3caa18c569b14"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR_OVRMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03607">stm32h563xx.h:3607</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf437add5f6ed735d2b68d90f567630df"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR_EXTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03601">stm32h563xx.h:3601</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafd3ac73479e69a95097301f82149ff6f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a></div><div class="ttdeci">#define ADC_AWD2CR_AWD2CH_0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04224">stm32h563xx.h:4224</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01624">stm32h563xx.h:1625</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">ADC.</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l01581">stm32h563xx.h:1582</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__adc_8h.html">stm32h5xx_ll_adc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
