`timescale 1ns / 1ps

module tb_moore_1011_fsmd();
reg d_in;
reg clk,rst;
wire y_out;
reg [15:0] bit_in;
wire [15:0] bit_out;

moore_1011_fsmd DUT (
        .d_in(d_in),
        .clk(clk),  .rst(rst),
        .y_out(y_out),
        .bit_in(bit_in),
        .bit_out(bit_out)
        );
 
 
 always #10 clk = ~clk;
 always #20 d_in = $random();       
  initial 
  begin
    clk= 0;
    rst = 0;
    d_in = 0;
  #10 rst =1;
  #20 bit_in = 16'b1101_1001_0011_0110;
  #1000 $finish();
  end
endmodule
