
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203425 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712252 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 1 min 44 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963682 (Simulation time: 0 hr 2 min 1 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 45034886 heartbeat IPC: 0.254306 cumulative IPC: 0.131333 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 124042402 heartbeat IPC: 0.12657 cumulative IPC: 0.128119 (Simulation time: 0 hr 5 min 34 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 203167849 heartbeat IPC: 0.126382 cumulative IPC: 0.127418 (Simulation time: 0 hr 7 min 18 sec) 
Finished CPU 0 instructions: 25000004 cycles: 196204168 cumulative IPC: 0.127418 (Simulation time: 0 hr 7 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.127418 instructions: 25000004 cycles: 196204168
cpu0_DTLB TOTAL     ACCESS:    5782462  HIT:    5048680  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554925  HIT:    4076945  MISS:     477980
cpu0_DTLB RFO       ACCESS:    1227537  HIT:     971735  MISS:     255802
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8726 cycles
cpu0_ITLB TOTAL     ACCESS:    3107160  HIT:    3107160  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107160  HIT:    3107160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477980  HIT:     310199  MISS:     167781
cpu0_STLB RFO       ACCESS:     255802  HIT:      86925  MISS:     168877
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4352 cycles
cpu0_L1D TOTAL     ACCESS:    6850794  HIT:    4764098  MISS:    2086696
cpu0_L1D LOAD      ACCESS:    5224264  HIT:    3149994  MISS:    2074270
cpu0_L1D RFO       ACCESS:    1299438  HIT:    1288406  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327092  HIT:     325698  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 180.694 cycles
cpu0_L2C TOTAL     ACCESS:    3833319  HIT:    1656285  MISS:    2177034
cpu0_L2C LOAD      ACCESS:    2074270  HIT:     208619  MISS:    1865651
cpu0_L2C RFO       ACCESS:      11032  HIT:        114  MISS:      10918
cpu0_L2C PREFETCH  ACCESS:    1097802  HIT:     797400  MISS:     300402
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648805  MISS:         16
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:    1145973  ISSUED:    1122149  USEFUL:      79869  USELESS:     221353
cpu0_L2C AVERAGE MISS LATENCY: 210.352 cycles
LLC TOTAL     ACCESS:    2813279  HIT:    1231453  MISS:    1581826
LLC LOAD      ACCESS:    1865651  HIT:     563283  MISS:    1302368
LLC RFO       ACCESS:      10918  HIT:        453  MISS:      10465
LLC PREFETCH  ACCESS:     301323  HIT:      32434  MISS:     268889
LLC WRITEBACK ACCESS:     635340  HIT:     635272  MISS:         68
LLC TRANSLATION ACCESS:         47  HIT:         11  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 261.202 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     104425  ROW_BUFFER_MISS:    1476657
 DBUS AVG_CONGESTED_CYCLE:    3.95958
 WQ ROW_BUFFER_HIT:       1125  ROW_BUFFER_MISS:     554534  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.7859
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

