```verilog
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);

    reg [7:0] prev_in;

    always @(posedge clk) begin
        // Detect positive edge transition
        pedge <= (~prev_in) & in;
        // Store the current input vector for use in the next cycle
        prev_in <= in;
    end

endmodule
```