Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot axi4_Lite_ER_v1_0_tb_behav xil_defaultlib.axi4_Lite_ER_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_S00_AXI_defaul...
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_bfm_1_axi4_Lit...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_bfm_1_master_0...
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_bfm_1
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_bfm_1_wrapper
Compiling module xil_defaultlib.axi4_Lite_ER_v1_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4_Lite_ER_v1_0_tb_behav
