#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Oct  6 13:00:05 2023
# Process ID: 29044
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1
# Command line: vivado.exe -log DG_multiple_led.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DG_multiple_led.tcl
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_multiple_led.vds
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source DG_multiple_led.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DG_multiple_led -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DG_multiple_led' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_multiple_led.v:23]
INFO: [Synth 8-3876] $readmem data file 'i_tb_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_multiple_led.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_33_3' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/clk_33_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_33_3' (1#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/clk_33_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Izhikevich_model_pipeline_multiple' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
	Parameter para_t_step bound to: 64'b0011111011100100111110001011010110001000111000110110100011110001 
	Parameter para_k bound to: 64'b0011111111011100100111101001111111111110111101110111011100001000 
	Parameter para_a bound to: 64'b0011111101101010110111101000100011101010111111110100111010011010 
	Parameter para_b bound to: 64'b0100000000111000011110100111100111011101000100011010001000011001 
	Parameter para_Vmin bound to: 64'b1100000001010000100111011100110011110111010010101101101010100110 
	Parameter para_d bound to: 64'b0100000001001001000000000000000000000000000000000000000000000000 
	Parameter para_C bound to: 64'b0100000001000011000000000000000000000000000000000000000000000000 
	Parameter para_Vr bound to: 64'b1100000001010011010110011100100101010101001000110001001011101111 
	Parameter para_Vt bound to: 64'b1100000001000110011100110100010100001000111101001010010111110101 
	Parameter para_Vpeak bound to: 64'b0100000000101110111110101011110101110111101000101101101111001000 
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:270]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:271]
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:272]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:273]
INFO: [Synth 8-6157] synthesizing module 'double_sub' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_sub' (2#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:108]
WARNING: [Synth 8-7023] instance 'v_SUB_Vr' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:108]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:117]
WARNING: [Synth 8-7023] instance 'v_SUB_Vt' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:117]
INFO: [Synth 8-6157] synthesizing module 'double_div' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_div' (3#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_div' is unconnected for instance 'h_DIV_C' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:126]
WARNING: [Synth 8-7023] instance 'h_DIV_C' of module 'double_div' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:126]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:135]
WARNING: [Synth 8-7023] instance 'u_SUB_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:135]
INFO: [Synth 8-6157] synthesizing module 'double_mul' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (4#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_MUL_h' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:144]
WARNING: [Synth 8-7023] instance 'a_MUL_h' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:144]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:153]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_MUL_v_sub_Vt' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:153]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:162]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:162]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:171]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_u_sub_i' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:171]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:180]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:180]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:188]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_u' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:188]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:197]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:197]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_h_div_C_mul_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:206]
WARNING: [Synth 8-7023] instance 'v_SUB_h_div_C_mul_u_sub_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:206]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'b_MUL_a_mul_h_mul_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:215]
WARNING: [Synth 8-7023] instance 'b_MUL_a_mul_h_mul_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:215]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_a_mul_h_mul_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:224]
WARNING: [Synth 8-7023] instance 'u_SUB_a_mul_h_mul_u' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:224]
INFO: [Synth 8-6157] synthesizing module 'double_add' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_add' (5#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:233]
WARNING: [Synth 8-7023] instance 'v' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:233]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:242]
WARNING: [Synth 8-7023] instance 'u' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:242]
INFO: [Synth 8-6157] synthesizing module 'double_compare' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_compare' (6#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-29044-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_compare' is unconnected for instance 'v_GREATER_OR_EQUAL_Vpeak' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:251]
WARNING: [Synth 8-7023] instance 'v_GREATER_OR_EQUAL_Vpeak' of module 'double_compare' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:251]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u_ADD_d' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:260]
WARNING: [Synth 8-7023] instance 'u_ADD_d' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:260]
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:377]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:378]
INFO: [Synth 8-6155] done synthesizing module 'Izhikevich_model_pipeline_multiple' (7#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_spikes' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:23]
INFO: [Synth 8-3876] $readmem data file 'led.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:43]
INFO: [Synth 8-3876] $readmem data file 'led.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:44]
INFO: [Synth 8-3876] $readmem data file 'led.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:45]
INFO: [Synth 8-3876] $readmem data file 'led.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:46]
INFO: [Synth 8-6155] done synthesizing module 'led_spikes' (8#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DG_multiple_led' (9#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_multiple_led.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.754 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1566.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_ADD_d'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_ADD_d'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vt'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vt'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3_1/clk_33_3/clk_33_3_in_context.xdc] for cell 'inst_clk_33_3'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3_1/clk_33_3/clk_33_3_in_context.xdc] for cell 'inst_clk_33_3'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:21]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DG_multiple_led_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DG_multiple_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DG_multiple_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1651.355 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3_1/clk_33_3/clk_33_3_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3_1/clk_33_3/clk_33_3_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_ADD_d. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_SUB_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_MUL_h. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk_33_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_DIV_C. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'v_reg_next_reg[0]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:389]
WARNING: [Synth 8-327] inferring latch for variable 'v_reg_next_reg[1]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:389]
WARNING: [Synth 8-327] inferring latch for variable 'v_reg_next_reg[2]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:389]
WARNING: [Synth 8-327] inferring latch for variable 'v_reg_next_reg[3]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:389]
WARNING: [Synth 8-327] inferring latch for variable 'u_reg_next_reg[0]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'u_reg_next_reg[1]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'u_reg_next_reg[2]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'u_reg_next_reg[3]' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:390]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 20    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit	(4 X 64 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------+------------------------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                                     | Inference | Size (Depth x Width) | Primitives     | 
+----------------+------------------------------------------------+-----------+----------------------+----------------+
|DG_multiple_led | u_Izhikevich_model_pipeline_multiple/v_reg_reg | Implied   | 4 x 64               | RAM16X1D x 64  | 
|DG_multiple_led | u_Izhikevich_model_pipeline_multiple/u_reg_reg | Implied   | 4 x 64               | RAM16X1D x 64  | 
+----------------+------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------+------------------------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                                     | Inference | Size (Depth x Width) | Primitives     | 
+----------------+------------------------------------------------+-----------+----------------------+----------------+
|DG_multiple_led | u_Izhikevich_model_pipeline_multiple/v_reg_reg | Implied   | 4 x 64               | RAM16X1D x 64  | 
|DG_multiple_led | u_Izhikevich_model_pipeline_multiple/u_reg_reg | Implied   | 4 x 64               | RAM16X1D x 64  | 
+----------------+------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_33_3       |         1|
|2     |double_sub     |         5|
|3     |double_div     |         1|
|4     |double_mul     |         8|
|5     |double_add     |         3|
|6     |double_compare |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_33         |     1|
|2     |double_add     |     3|
|5     |double_compare |     1|
|6     |double_div     |     1|
|7     |double_mul     |     8|
|15    |double_sub     |     5|
|20    |BUFG           |     4|
|21    |CARRY4         |    10|
|22    |LUT1           |     9|
|23    |LUT2           |    37|
|24    |LUT3           |    16|
|25    |LUT4           |   239|
|26    |LUT5           |   220|
|27    |LUT6           |    33|
|28    |RAM16X1D       |   128|
|29    |FDRE           |  1374|
|30    |LD             |   512|
|31    |IBUF           |     1|
|32    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1651.355 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.355 ; gain = 84.602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1657.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DG_multiple_led' is not ideal for floorplanning, since the cellview 'Izhikevich_model_pipeline_multiple' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 640 instances were transformed.
  LD => LDCE: 512 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

Synth Design complete, checksum: 4c3ec268
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.484 ; gain = 94.730
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_multiple_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DG_multiple_led_utilization_synth.rpt -pb DG_multiple_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 13:00:43 2023...
