#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 28 17:50:49 2021
# Process ID: 23700
# Current directory: C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.runs/synth_1
# Command line: vivado.exe -log Datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl
# Log file: C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.runs/synth_1/Datapath.vds
# Journal file: C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 852.254 ; gain = 235.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ClkDiv.v:1]
	Parameter DivVal bound to: 50000000 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ClkDiv.v:13]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ClkDiv.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ClkDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDReg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:23]
INFO: [Synth 8-4471] merging register 'PC_Plus4_out_reg[31:0]' into 'PC_out_reg[31:0]' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:32]
WARNING: [Synth 8-6014] Unused sequential element PC_Plus4_out_reg was removed.  [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:32]
INFO: [Synth 8-6155] done synthesizing module 'IFIDReg' (5#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IFIDReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:506]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:549]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:812]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Control' (7#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (8#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'IDEXReg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IDEXReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXReg' (9#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IDEXReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (10#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (11#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit4To1' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit4To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit4To1' (12#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit4To1.v:10]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'Mux32Bit4To1' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:89]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (14#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (15#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'HiLoRegisters' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/HiLoRegisters.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoRegisters' (16#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/HiLoRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEMReg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/EXMEMReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMReg' (17#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/EXMEMReg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Jump_out' does not match port width (32) of module 'EXMEMReg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'CombLogicForBranching' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CombLogicForBranching' (18#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (19#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'MEMWBReg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/MEMWBReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBReg' (20#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/MEMWBReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SevenSegment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (21#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:107]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'firstdigitB' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'seconddigitB' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'thirddigitB' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'forthdigitB' should be on the sensitivity list [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:106]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (22#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (23#1) [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Datapath.v:27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design ALU32Bit has unconnected port Clk
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 925.141 ; gain = 307.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 925.141 ; gain = 307.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 925.141 ; gain = 307.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 925.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/project_1/Resources/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/project_1/Resources/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/project_1/Resources/5-Two4DigitDisplay/Two4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Datapath_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Datapath_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1043.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.680 ; gain = 426.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.680 ; gain = 426.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.680 ; gain = 426.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUSrcB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HiWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LoWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bgtz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Blez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:134]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:64]
INFO: [Synth 8-3971] The signal "RegisterFile:/regFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/SignExtension.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit4To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/Mux32Bit2To1.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'ALUCntrl_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALUControl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'hi_output_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'lo_output_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/CombLogicForBranching.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.680 ; gain = 426.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 25    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	 139 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	  27 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  25 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 4     
	  25 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 139 Input     32 Bit        Muxes := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IFIDReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  25 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 4     
	  25 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit4To1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
Module HiLoRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
Module CombLogicForBranching 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module MEMWBReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Two4DigitDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/ALU32Bit.v:140]
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: C+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP hi_output0, operation Mode is: C+A*B.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: operator hi_output0 is absorbed into DSP hi_output0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'id_ex/PC_Plus4_out_reg[31:0]' into 'id_ex/PC_out_reg[31:0]' [C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.srcs/sources_1/new/IDEXReg.v:61]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design ALU32Bit has unconnected port Clk
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design Control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "Datapath/reg_file/regFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction15_11_out_reg[0]' (FDR) to 'id_ex/JumpAddress_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction15_11_out_reg[1]' (FDR) to 'id_ex/JumpAddress_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction15_11_out_reg[2]' (FDR) to 'id_ex/JumpAddress_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction15_11_out_reg[3]' (FDR) to 'id_ex/JumpAddress_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction15_11_out_reg[4]' (FDR) to 'id_ex/JumpAddress_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction20_16_out_reg[0]' (FDR) to 'id_ex/JumpAddress_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction20_16_out_reg[1]' (FDR) to 'id_ex/JumpAddress_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction20_16_out_reg[2]' (FDR) to 'id_ex/JumpAddress_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction20_16_out_reg[3]' (FDR) to 'id_ex/JumpAddress_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction20_16_out_reg[4]' (FDR) to 'id_ex/JumpAddress_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[22]' (FDR) to 'id_ex/JumpAddress_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[23]' (FDR) to 'id_ex/JumpAddress_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[25]' (FDR) to 'id_ex/JumpAddress_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[12]' (FDR) to 'if_id/IM_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[14]' (FDR) to 'if_id/IM_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[13]' (FDR) to 'if_id/IM_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[11]' (FDR) to 'if_id/IM_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[15]' (FDR) to 'if_id/IM_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[0]' (FDR) to 'id_ex/JumpAddress_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[1]' (FDR) to 'id_ex/JumpAddress_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[2]' (FDR) to 'id_ex/JumpAddress_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[3]' (FDR) to 'if_id/IM_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[9]' (FDR) to 'id_ex/JumpAddress_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[10]' (FDR) to 'id_ex/Instruction10_6_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[11]' (FDR) to 'id_ex/Instruction10_6_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[12]' (FDR) to 'id_ex/Instruction10_6_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[13]' (FDR) to 'id_ex/Instruction10_6_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[14]' (FDR) to 'id_ex/JumpAddress_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[15]' (FDR) to 'id_ex/JumpAddress_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[16]' (FDR) to 'id_ex/JumpAddress_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[17]' (FDR) to 'id_ex/JumpAddress_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[19]' (FDR) to 'id_ex/Instruction10_6_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[26]' (FDR) to 'id_ex/JumpAddress_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[28]' (FDR) to 'id_ex/PC_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[29]' (FDR) to 'id_ex/PC_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[30]' (FDR) to 'id_ex/PC_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[31]' (FDR) to 'id_ex/PC_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[9]' (FDR) to 'if_id/IM_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[20]' (FDR) to 'if_id/IM_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[18]' (FDR) to 'if_id/IM_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[17]' (FDR) to 'if_id/IM_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[21]' (FDR) to 'if_id/IM_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[16]' (LD) to 'sign_ext/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[24]' (LD) to 'sign_ext/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[20]' (LD) to 'sign_ext/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[28]' (LD) to 'sign_ext/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[18]' (LD) to 'sign_ext/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[26]' (LD) to 'sign_ext/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[22]' (LD) to 'sign_ext/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[30]' (LD) to 'sign_ext/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[17]' (LD) to 'sign_ext/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[25]' (LD) to 'sign_ext/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[21]' (LD) to 'sign_ext/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[29]' (LD) to 'sign_ext/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[19]' (LD) to 'sign_ext/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[27]' (LD) to 'sign_ext/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[23]' (LD) to 'sign_ext/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[15]' (LD) to 'sign_ext/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[7]' (FDR) to 'if_id/IM_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[8]' (FDR) to 'if_id/IM_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[6]' (FDR) to 'if_id/IM_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[10]' (FDR) to 'if_id/IM_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[4]' (FDR) to 'if_id/IM_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'if_id/IM_out_reg[31]' (FDR) to 'if_id/IM_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_id/IM_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction10_6_out_reg[0]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction10_6_out_reg[1]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction10_6_out_reg[2]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction10_6_out_reg[3]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/Instruction10_6_out_reg[4]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex_mem/PC_Plus4_out_reg[1]' (FDR) to 'ex_mem/PC_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[4]' (FDR) to 'id_ex/Extended_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[5]' (FDR) to 'id_ex/Extended_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[6]' (FDR) to 'id_ex/Extended_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[8]' (FDR) to 'id_ex/JumpAddress_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[18]' (FDR) to 'id_ex/Extended_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[9]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[3]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[4]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[6]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[7]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[8]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[10]' (LD) to 'sign_ext/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[11]' (LD) to 'sign_ext/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[5]' (LD) to 'sign_ext/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[12]' (LD) to 'sign_ext/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'sign_ext/out_reg[13]' (LD) to 'sign_ext/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'id_ex/JumpAddress_out_reg[7]' (FDR) to 'id_ex/Extended_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[30]' (FDR) to 'id_ex/Extended_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[31]' (FDR) to 'id_ex/Extended_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[3]' (FDR) to 'id_ex/Extended_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[4]' (FDR) to 'id_ex/Extended_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[6]' (FDR) to 'id_ex/Extended_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[7]' (FDR) to 'id_ex/Extended_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[8]' (FDR) to 'id_ex/Extended_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[15]' (FDR) to 'id_ex/Extended_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[16]' (FDR) to 'id_ex/Extended_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[17]' (FDR) to 'id_ex/Extended_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[18]' (FDR) to 'id_ex/Extended_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[19]' (FDR) to 'id_ex/Extended_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'id_ex/Extended_out_reg[20]' (FDR) to 'id_ex/Extended_out_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module SignExtension.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module SignExtension.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module SignExtension.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module SignExtension.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module SignExtension.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module Mux32Bit4To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module Mux32Bit2To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module Mux32Bit2To1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\id_ex/jr_out_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1043.680 ; gain = 426.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1062.688 ; gain = 445.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1084.363 ; gain = 467.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance reg_file/regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance reg_file/regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1123.465 ; gain = 506.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |CARRY4    |   120|
|3     |DSP48E1   |     8|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |     4|
|6     |LUT2      |   379|
|7     |LUT3      |    87|
|8     |LUT4      |   112|
|9     |LUT5      |   388|
|10    |LUT6      |   717|
|11    |MUXF7     |    14|
|12    |RAMB18E1  |     2|
|13    |FDCE      |    31|
|14    |FDRE      |   527|
|15    |FDSE      |     1|
|16    |LD        |    76|
|17    |IBUF      |     2|
|18    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |  2489|
|2     |  reg_file     |RegisterFile          |     2|
|3     |  branch_logic |CombLogicForBranching |     1|
|4     |  alu          |ALU32Bit              |   255|
|5     |  alu_control  |ALUControl            |   348|
|6     |  alu_src_a    |Mux32Bit2To1          |   104|
|7     |  alu_src_b    |Mux32Bit2To1_0        |    32|
|8     |  cd0          |ClkDiv                |    67|
|9     |  d0           |Two4DigitDisplay      |    45|
|10    |  ex_mem       |EXMEMReg              |   120|
|11    |  hi_lo        |HiLoRegisters         |   271|
|12    |  id_ex        |IDEXReg               |   892|
|13    |  if_id        |IFIDReg               |    71|
|14    |  mem_to_reg   |Mux32Bit4To1          |    32|
|15    |  mem_wb       |MEMWBReg              |    73|
|16    |  pc           |ProgramCounter        |    63|
|17    |  pc_adder     |PCAdder               |     9|
|18    |  pc_adder2    |Adder                 |    39|
|19    |  pc_adder_8   |PCAdder_1             |     9|
|20    |  pc_src       |Mux32Bit2To1_2        |    31|
|21    |  reg_dst      |Mux32Bit4To1_3        |     3|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 1136.281 ; gain = 400.512
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1136.281 ; gain = 519.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1148.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1148.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 76 instances

INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 188 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1148.320 ; gain = 842.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1148.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hayes/Desktop/Programming Projects/ECE 369A Projects/ECE-369A/lab9-15/lab9-15.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 17:52:22 2021...
