RCGCADC 			EQU 0x400FE638 ; ADC clock register
ADC0_ACTSS 			EQU 0x40038000 ; Sample sequencer (ADC0 base address)
ADC0_RIS 			EQU 0x40038004 ; Interrupt status
ADC0_IM 			EQU 0x40038008 ; Interrupt select
ADC0_EMUX 			EQU 0x40038014 ; Trigger select
ADC0_PSSI 			EQU 0x40038028 ; Initiate sample
ADC0_SSMUX3 		EQU 0x400380A0 ; Input channel select
ADC0_SSCTL3 		EQU 0x400380A4 ; Sample sequence control
ADC0_SSFIFO3 		EQU 0x400380A8 ; Channel 3 results 
ADC0_PC				EQU 0x40038FC4 ; Sample rate
	
;LABEL			DIRECTIVE	VALUE				COMMENT	
				AREA init_adc,	CODE,	READONLY,	ALIGN=2
				THUMB
					
				EXPORT		POT_ADC_INIT
					
POT_ADC_INIT	PROC	
				; Disable sequencer while ADC setup
				LDR 		R1, =ADC0_ACTSS
				LDR 		R0, [R1]
				BIC 		R0, R0, #0x08 	; clear bit 3 to disable seq 3
				STR 		R0, [R1]
				; Select trigger source
				LDR 		R1, =ADC0_EMUX
				LDR 		R0, [R1]
				BIC 		R0, R0, #0xF000 ; clear bits 15:12 to select SOFTWARE
				STR 		R0, [R1] ; trigger
				; Select input channel
				LDR 		R1, =ADC0_SSMUX3
				LDR 		R0, [R1]
				BIC 		R0, R0, #0x000F ; clear bits 3:0 to select AIN0
				STR 		R0, [R1]
				; Config sample sequence
				LDR 		R1, =ADC0_SSCTL3
				LDR 		R0, [R1]
				ORR 		R0, R0, #0x06 	; set bits 2:1 (IE0, END0)
				STR 		R0, [R1]
				; Set sample rate
				LDR 		R1, =ADC0_PC
				LDR 		R0, [R1]
				ORR 		R0, R0, #0x01 	; set bits 3:0 to 1 for 125k sps
				STR 		R0, [R1]
				; Done with setup, enable sequencer
				LDR 		R1, =ADC0_ACTSS
				LDR 		R0, [R1]
				ORR 		R0, R0, #0x08 	; set bit 3 to enable seq 3
				STR 		R0, [R1] 		; sampling enabled but not initiated yet			
				BX			LR
				ENDP
				ALIGN
				END