library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity OR_GATE is
  port (A, B: in std_logic; C: out std_logic);
end entity OR_GATE;

architecture Struct of OR_GATE is
  signal S1, S2 : std_logic;
begin
  -- component instances
  NAND1 : NAND_2 port map(A => A, B => A, Y => S1);
  NAND2 : NAND_2 port map(A => B, B => B, Y => S2);
  NAND3 : NAND_2 port map(A => S1, B => S2, Y => C);
end Struct;