 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: V-2023.12-SP5
Date   : Thu Mar 20 17:58:15 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_AO_RVT_TT_nldm_211120
Wire Load Model Mode: segmented

  Startpoint: w68[4] (input port clocked by clk)
  Endpoint: n0_out/iN8/r2_ff_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w68[4] (in)                                             0.00       0.10 f
  U37887/Y (NAND2xp5_ASAP7_75t_R)                         9.28       9.38 r
  U50511/Y (OAI21xp5_ASAP7_75t_R)                         9.76      19.14 f
  n0_out/iN8/r2_ff_reg[4]/D (DFFASRHQNx1_ASAP7_75t_R)     0.00      19.14 f
  data arrival time                                                 19.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0_out/iN8/r2_ff_reg[4]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.99      19.00
  data required time                                                19.00
  --------------------------------------------------------------------------
  data required time                                                19.00
  data arrival time                                                -19.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: w04[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN4/r0_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w04[0] (in)                                             0.00       0.10 f
  U21494/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18463/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN4/r0_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN4/r0_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w34[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN4/r3_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w34[0] (in)                                             0.00       0.10 f
  U21485/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18391/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN4/r3_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN4/r3_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w24[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN4/r2_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w24[0] (in)                                             0.00       0.10 f
  U21488/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18607/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN4/r2_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN4/r2_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w14[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN4/r1_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w14[0] (in)                                             0.00       0.10 f
  U21491/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18535/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN4/r1_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN4/r1_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w05[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN5/r0_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w05[0] (in)                                             0.00       0.10 f
  U21479/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18461/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN5/r0_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN5/r0_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w35[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN5/r3_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w35[0] (in)                                             0.00       0.10 f
  U21470/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18389/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN5/r3_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN5/r3_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w25[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN5/r2_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w25[0] (in)                                             0.00       0.10 f
  U21473/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18605/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN5/r2_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN5/r2_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w15[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN5/r1_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w15[0] (in)                                             0.00       0.10 f
  U21476/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18533/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN5/r1_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN5/r1_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w06[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN6/r0_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w06[0] (in)                                             0.00       0.10 f
  U21464/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18459/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN6/r0_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN6/r0_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w36[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN6/r3_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w36[0] (in)                                             0.00       0.10 f
  U21455/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18387/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN6/r3_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN6/r3_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w26[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN6/r2_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w26[0] (in)                                             0.00       0.10 f
  U21458/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18603/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN6/r2_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN6/r2_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w16[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN6/r1_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w16[0] (in)                                             0.00       0.10 f
  U21461/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18531/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN6/r1_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN6/r1_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w07[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN7/r0_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w07[0] (in)                                             0.00       0.10 f
  U21449/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18457/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN7/r0_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN7/r0_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w37[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN7/r3_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w37[0] (in)                                             0.00       0.10 f
  U21440/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18385/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN7/r3_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN7/r3_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w27[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN7/r2_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w27[0] (in)                                             0.00       0.10 f
  U21443/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18601/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN7/r2_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN7/r2_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w17[0] (input port clocked by clk)
  Endpoint: n1_hidden/iN7/r1_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w17[0] (in)                                             0.00       0.10 f
  U21446/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18529/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n1_hidden/iN7/r1_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1_hidden/iN7/r1_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w04[0] (input port clocked by clk)
  Endpoint: n2_hidden/iN4/r0_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w04[0] (in)                                             0.00       0.10 f
  U21082/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18751/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n2_hidden/iN4/r0_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2_hidden/iN4/r0_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w24[0] (input port clocked by clk)
  Endpoint: n2_hidden/iN4/r2_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w24[0] (in)                                             0.00       0.10 f
  U21076/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18895/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n2_hidden/iN4/r2_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2_hidden/iN4/r2_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: w14[0] (input port clocked by clk)
  Endpoint: n2_hidden/iN4/r1_ff_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  w14[0] (in)                                             0.00       0.10 f
  U21079/Y (NAND3xp33_ASAP7_75t_R)                        9.29       9.39 r
  U18823/Y (A2O1A1Ixp33_ASAP7_75t_R)                      9.86      19.26 f
  n2_hidden/iN4/r1_ff_reg[1]/D (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00      19.26 f
  data arrival time                                                 19.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2_hidden/iN4/r1_ff_reg[1]/CLK (DFFASRHQNx1_ASAP7_75t_R)
                                                          0.00       0.01 r
  library hold time                                      18.96      18.97
  data required time                                                18.97
  --------------------------------------------------------------------------
  data required time                                                18.97
  data arrival time                                                -19.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


1
