{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/Clk100_1:true|/rst_clk_wiz_0_20M_mb_reset:true|/rst_clk_wiz_0_20M_peripheral_aresetn1:true|/mdm_1_debug_sys_rst:true|/microblaze_0_Clk:true|/rst_clk_wiz_0_20M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.25",
   "Default View_TopLeft":"-516,12",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/rst_Clk100_100M_bus_struct_reset:false|/Clk100_1:false|/clk_wiz_0_clk_out1:false|/rst_Clk100_100M_peripheral_aresetn:false|/mdm_1_debug_sys_rst:false|/axi_quad_spi_0_ip2intc_irpt:false|/rst_Clk100_100M_mb_reset:false|/rst_clk_wiz_0_20M_mb_reset:false|/rst_clk_wiz_0_20M_peripheral_aresetn1:false|/microblaze_0_Clk:false|/rst_clk_wiz_0_20M_bus_struct_reset:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 11 -x 3000 -y 440 -defaultsOSRD
preplace port emc_rtl_0 -pg 1 -lvl 11 -x 3000 -y 300 -defaultsOSRD
preplace port CS_0 -pg 1 -lvl 11 -x 3000 -y 20 -defaultsOSRD
preplace port DCX_0 -pg 1 -lvl 11 -x 3000 -y 50 -defaultsOSRD
preplace port WR_0 -pg 1 -lvl 11 -x 3000 -y 200 -defaultsOSRD
preplace port RD_0 -pg 1 -lvl 11 -x 3000 -y 140 -defaultsOSRD
preplace port IM0_0 -pg 1 -lvl 11 -x 3000 -y 80 -defaultsOSRD
preplace port ResetDisplay_0 -pg 1 -lvl 11 -x 3000 -y 170 -defaultsOSRD
preplace portBus LCD_Data_0 -pg 1 -lvl 11 -x 3000 -y 110 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 9 -x 2620 -y 440 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 450 -y 200 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 820 -y 190 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 110 -y 210 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 5 -x 1380 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y 370 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -x 2870 -y 370 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 820 -y 350 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 2320 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 9 -x 2620 -y 200 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -x 2010 -y 200 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 4 -x 1130 -y 210 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 9 -x 2620 -y 300 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 7 -x 2010 -y 70 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 8 -x 2320 -y 80 -defaultsOSRD
preplace inst ILI9341StreamLCD_0 -pg 1 -lvl 9 -x 2620 -y 70 -defaultsOSRD
preplace inst ApplyCorrection_0 -pg 1 -lvl 6 -x 1680 -y 200 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 9 2 NJ 440 NJ
preplace netloc microblaze_0_debug 1 1 1 N 210
preplace netloc smartconnect_0_M03_AXI 1 3 1 990J 350n
preplace netloc microblaze_0_ilmb_1 1 2 1 N 200
preplace netloc microblaze_0_dlmb_1 1 2 1 N 180
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 6 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 2760
preplace netloc microblaze_0_M_AXI_DP 1 2 1 680 220n
preplace netloc smartconnect_0_M02_AXI 1 3 6 990J 310 NJ 310 NJ 310 NJ 310 NJ 310 2470
preplace netloc axi_interconnect_0_M02_AXI 1 8 1 2490J 240n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 9 1 2750 200n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 NJ 200
preplace netloc axi_interconnect_0_M01_AXI 1 8 1 2480 220n
preplace netloc smartconnect_0_M04_AXI 1 3 1 980 210n
preplace netloc axi_dma_1_M_AXI_MM2S 1 4 4 1270 280 1500J 290 NJ 290 2180J
preplace netloc axi_dma_1_M_AXIS_MM2S 1 4 1 N 220
preplace netloc axi_dma_0_M_AXI_MM2S 1 7 1 2180 180n
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 2160 200n
preplace netloc smartconnect_0_M01_AXI 1 3 4 960J 300 NJ 300 NJ 300 1860
preplace netloc axi_emc_0_EMC_INTF 1 9 2 NJ 300 NJ
preplace netloc smartconnect_0_M05_AXI 1 3 6 960J 430 NJ 430 NJ 430 NJ 430 NJ 430 2460
preplace netloc axi_dma_2_M_AXI_MM2S 1 7 1 2170 60n
preplace netloc smartconnect_0_M06_AXI 1 3 4 970 70 NJ 70 NJ 70 NJ
preplace netloc axi_dma_2_M_AXIS_MM2S 1 7 1 N 80
preplace netloc axis_dwidth_converter_1_M_AXIS 1 8 1 N 80
preplace netloc ApplyCorrection_0_Output_r 1 6 1 1850 200n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 3 1510 280 NJ 280 2160
preplace netloc axis_dwidth_converter_0_M_AXIS 1 5 1 NJ 220
preplace netloc smartconnect_0_M00_AXI 1 3 3 NJ 290 NJ 290 1490
levelinfo -pg 1 0 110 450 820 1130 1380 1680 2010 2320 2620 2870 3000
pagesize -pg 1 -db -bbox -sgen 0 0 3170 510
",
   "Interfaces View_ScaleFactor":"0.382658",
   "Interfaces View_TopLeft":"-16,-149",
   "No Loops_ScaleFactor":"0.337886",
   "No Loops_TopLeft":"-95,-71",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/rst_Clk100_100M_bus_struct_reset:true|/Clk100_1:true|/clk_wiz_0_clk_out1:true|/rst_Clk100_100M_peripheral_aresetn:true|/mdm_1_debug_sys_rst:true|/axi_quad_spi_0_ip2intc_irpt:true|/rst_Clk100_100M_mb_reset:true|/microblaze_0_Clk:true|/rst_clk_wiz_0_20M_bus_struct_reset:true|/rst_clk_wiz_0_20M_mb_reset:true|/rst_clk_wiz_0_20M_peripheral_aresetn1:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 8 -x 2280 -y 820 -defaultsOSRD
preplace port emc_rtl_0 -pg 1 -lvl 8 -x 2280 -y 400 -defaultsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 8 -x 2280 -y 600 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port IP_CS_0 -pg 1 -lvl 8 -x 2280 -y 140 -defaultsOSRD
preplace port IP_DCX_0 -pg 1 -lvl 8 -x 2280 -y 170 -defaultsOSRD
preplace port IP_WR_0 -pg 1 -lvl 8 -x 2280 -y 200 -defaultsOSRD
preplace port IP_RD_0 -pg 1 -lvl 8 -x 2280 -y 230 -defaultsOSRD
preplace port IP_RESETDisplay_0 -pg 1 -lvl 8 -x 2280 -y 300 -defaultsOSRD
preplace port BoloTrigger -pg 1 -lvl 8 -x 2280 -y 80 -defaultsOSRD
preplace portBus IP_DATABUS_0 -pg 1 -lvl 8 -x 2280 -y 110 -defaultsOSRD
preplace portBus IP_IM0_0 -pg 1 -lvl 8 -x 2280 -y 270 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 1120 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2090 -y 820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinY S_AXI 0L -pinY UART 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY interrupt 20R
preplace inst axi_emc_0 -pg 1 -lvl 7 -x 2090 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52} -defaultsOSRD -pinY S_AXI_MEM 0L -pinY EMC_INTF 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY rdclk 60L
preplace inst microblaze_0 -pg 1 -lvl 5 -x 1290 -y 1080 -swap {0 1 2 3 16 5 6 7 8 9 10 11 12 13 14 15 25 17 18 19 20 21 22 23 24 4 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56} -defaultsOSRD -pinY INTERRUPT 0L -pinY DLMB 20R -pinY ILMB 40R -pinY M_AXI_DP 0R -pinY DEBUG 140L -pinY Clk 200L -pinY Reset 220L
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -x 1710 -y 1100 -defaultsOSRD -pinY DLMB 0L -pinY ILMB 20L -pinY Clk100 40L -pinY SYS_Rst 260L
preplace inst mdm_1 -pg 1 -lvl 4 -x 900 -y 1220 -defaultsOSRD -pinY MBDEBUG_0 0R -pinY Debug_SYS_Rst 20R
preplace inst rst_Clk100_100M -pg 1 -lvl 3 -x 540 -y 1160 -swap {0 3 2 4 1 8 9 6 7 5} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 80L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 200L -pinY dcm_locked 20L -pinY mb_reset 180R -pinBusY bus_struct_reset 200R -pinBusY peripheral_reset 20R -pinBusY interconnect_aresetn 40R -pinBusY peripheral_aresetn 0R
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -x 1710 -y 70 -swap {88 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 138 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 56 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 38 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 0 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 20 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 156 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 118 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 197 188 198 189 199 190 200 191 201 192 202 193 203 194 204 195 205 196} -defaultsOSRD -pinY S00_AXI 410L -pinY M00_AXI 750R -pinY M01_AXI 530R -pinY M02_AXI 330R -pinY S01_AXI 0L -pinY M03_AXI 0R -pinY M04_AXI 770R -pinY M05_AXI 550R -pinY ACLK 610L -pinY ARESETN 430L -pinY S00_ACLK 630L -pinY S00_ARESETN 450L -pinY M00_ACLK 650L -pinY M00_ARESETN 470L -pinY M01_ACLK 670L -pinY M01_ARESETN 490L -pinY M02_ACLK 690L -pinY M02_ARESETN 510L -pinY S01_ACLK 710L -pinY S01_ARESETN 530L -pinY M03_ACLK 730L -pinY M03_ARESETN 550L -pinY M04_ACLK 750L -pinY M04_ARESETN 570L -pinY M05_ACLK 770L -pinY M05_ARESETN 590L
preplace inst axi_quad_spi_0 -pg 1 -lvl 7 -x 2090 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 75 76 74 77 73 78} -defaultsOSRD -pinY SPI_0 0R -pinY AXI_LITE 0L -pinY AXI_FULL 20L -pinY ext_spi_clk 80L -pinY s_axi_aclk 100L -pinY s_axi_aresetn 60L -pinY s_axi4_aclk 120L -pinY s_axi4_aresetn 40L -pinY ip2intc_irpt 20R
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 900 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 20} -defaultsOSRD -pinY s_axi 0L -pinY interrupt 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L -pinBusY intr 20L
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 540 -y 1000 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY dout 20R
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 270 -y 1160 -defaultsOSRD -pinY resetn 0L -pinY clk_in1 20L -pinY clk_out1 0R -pinY locked 20R
preplace inst Display_top_0 -pg 1 -lvl 7 -x 2090 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 61 50 52 53 54 55 56 57 59 62 60 51 58} -defaultsOSRD -pinY m00_axi 0R -pinY s00_axi 0L -pinY s00_axi_aclk 230L -pinY s00_axi_aresetn 170L -pinY IP_InterruptOut 20R -pinBusY IP_DATABUS 40R -pinY IP_CS 70R -pinY IP_DCX 100R -pinY IP_WR 130R -pinY IP_RD 160R -pinY IP_IM0 200R -pinY IP_RESETDisplay 230R -pinY m00_axi_aclk 210L -pinY m00_axi_aresetn 190L -pinY m00d_error 180R
preplace netloc xlconstant_0_dout 1 1 2 180 1240 NJ
preplace netloc rst_Clk100_100M_mb_reset 1 3 2 N 1340 1060J
preplace netloc rst_Clk100_100M_bus_struct_reset 1 3 3 NJ 1360 NJ 1360 N
preplace netloc mdm_1_debug_sys_rst 1 2 3 360 1420 740J 1320 1020
preplace netloc rst_Clk100_100M_peripheral_aresetn 1 3 4 760 1000 NJ 1000 1540 900 1880
preplace netloc xlconcat_0_dout 1 3 1 740 1020n
preplace netloc Display_top_0_IP_InterruptOut 1 2 6 360 940 NJ 940 NJ 940 NJ 940 1920J 520 2260
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 6 360 1080 720J 960 NJ 960 NJ 960 1940J 540 2240
preplace netloc Clk100_1 1 0 2 NJ 1180 NJ
preplace netloc clk_wiz_0_locked 1 2 1 N 1180
preplace netloc clk_wiz_0_clk_out1 1 2 5 360 1100 720 1300 1040 1020 1560 920 1900
preplace netloc Display_top_0_IP_CS 1 7 1 NJ 140
preplace netloc Net 1 7 1 NJ 110
preplace netloc Display_top_0_IP_DCX 1 7 1 NJ 170
preplace netloc Display_top_0_IP_WR 1 7 1 NJ 200
preplace netloc Display_top_0_IP_RD 1 7 1 NJ 230
preplace netloc Display_top_0_IP_IM0 1 7 1 NJ 270
preplace netloc Display_top_0_IP_RESETDisplay 1 7 1 NJ 300
preplace netloc microblaze_0_axi_periph_M02_AXI 1 6 1 N 400
preplace netloc microblaze_0_M_AXI_DP 1 5 1 1520 480n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 6 1 N 600
preplace netloc microblaze_0_dlmb_1 1 5 1 N 1100
preplace netloc microblaze_0_debug 1 4 1 N 1220
preplace netloc axi_uartlite_0_UART 1 7 1 NJ 820
preplace netloc axi_quad_spi_0_SPI_0 1 7 1 NJ 600
preplace netloc microblaze_0_ilmb_1 1 5 1 N 1120
preplace netloc microblaze_0_axi_periph_M00_AXI 1 6 1 N 820
preplace netloc axi_emc_0_EMC_INTF 1 7 1 NJ 400
preplace netloc microblaze_0_axi_periph_M04_AXI 1 3 4 780 980 NJ 980 NJ 980 1860
preplace netloc axi_intc_0_interrupt 1 4 1 N 1080
preplace netloc Display_top_0_m00_axi 1 5 3 1520 10 NJ 10 2240
preplace netloc microblaze_0_axi_periph_M03_AXI 1 6 1 N 70
preplace netloc microblaze_0_axi_periph_M05_AXI 1 6 1 N 620
levelinfo -pg 1 0 100 270 540 900 1290 1710 2090 2280
pagesize -pg 1 -db -bbox -sgen -100 0 2470 1430
",
   "Reduced Jogs_ScaleFactor":"0.373427",
   "Reduced Jogs_TopLeft":"-364,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 13 -x 3920 -y 760 -defaultsOSRD
preplace port emc_rtl_0 -pg 1 -lvl 13 -x 3920 -y 620 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 0 -x -50 -y 1460 -defaultsOSRD
preplace port CS_0 -pg 1 -lvl 13 -x 3920 -y 200 -defaultsOSRD
preplace port DCX_0 -pg 1 -lvl 13 -x 3920 -y 230 -defaultsOSRD
preplace port WR_0 -pg 1 -lvl 13 -x 3920 -y 260 -defaultsOSRD
preplace port RD_0 -pg 1 -lvl 13 -x 3920 -y 290 -defaultsOSRD
preplace port IM0_0 -pg 1 -lvl 13 -x 3920 -y 320 -defaultsOSRD
preplace port ResetDisplay_0 -pg 1 -lvl 13 -x 3920 -y 350 -defaultsOSRD
preplace port ClockOut200Mhz_0 -pg 1 -lvl 13 -x 3920 -y 1520 -defaultsOSRD
preplace portBus LCD_Data_0 -pg 1 -lvl 13 -x 3920 -y 380 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 320 -y 1520 -defaultsOSRD
preplace inst rst_clk_wiz_0_20M -pg 1 -lvl 4 -x 870 -y 1410 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 11 -x 3460 -y 360 -defaultsOSRD
preplace inst ILI9341StreamLCD_0 -pg 1 -lvl 12 -x 3750 -y 290 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 34 32 35 33} -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 12 -x 3750 -y 770 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 12 -x 3750 -y 620 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 8 -x 2300 -y 130 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 8 -x 2300 -y 1310 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 9 -x 2730 -y 1320 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 7 -x 1910 -y 1310 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 5 -x 1190 -y 330 -defaultsOSRD
preplace inst axis_dwidth_converter_2 -pg 1 -lvl 7 -x 1910 -y 370 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3140 -y 830 -defaultsOSRD
preplace inst BinData_0_bram -pg 1 -lvl 11 -x 3460 -y 820 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 8 -x 2300 -y 340 -defaultsOSRD
preplace inst linearStretch_0 -pg 1 -lvl 10 -x 3140 -y 370 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 9 -x 2730 -y 860 -defaultsOSRD
preplace inst BinData_0 -pg 1 -lvl 6 -x 1550 -y 340 -defaultsOSRD
preplace inst ClockManager_0 -pg 1 -lvl 3 -x 540 -y 1470 -defaultsOSRD
preplace netloc xlconstant_0_dout 1 2 2 400 1390 NJ
preplace netloc microblaze_0_Clk 1 3 9 680 330 1050 240 1310 240 1800 240 2040 510 2550 510 2940 270 3340 270 3590
preplace netloc rst_clk_wiz_0_20M_peripheral_aresetn1 1 4 8 1060 250 1300 250 1780 260 2050 500 2580 500 2950 280 3320 280 3600
preplace netloc ILI9341StreamLCD_0_CS 1 12 1 3890J 200n
preplace netloc ILI9341StreamLCD_0_DCX 1 12 1 3900J 230n
preplace netloc ILI9341StreamLCD_0_WR 1 12 1 3890J 260n
preplace netloc ILI9341StreamLCD_0_RD 1 12 1 NJ 290
preplace netloc ILI9341StreamLCD_0_IM0 1 12 1 3900J 310n
preplace netloc ILI9341StreamLCD_0_ResetDisplay 1 12 1 3900J 330n
preplace netloc ILI9341StreamLCD_0_LCD_Data 1 12 1 3890J 350n
preplace netloc Clk100_1 1 0 3 NJ 1460 N 1460 NJ
preplace netloc ClockManager_0_Lock 1 3 1 690 1450n
preplace netloc rst_clk_wiz_0_20M_mb_reset 1 4 4 1080J 1240 NJ 1240 NJ 1240 2030
preplace netloc rst_clk_wiz_0_20M_bus_struct_reset 1 4 5 1070J 1220 NJ 1220 NJ 1220 NJ 1220 2540
preplace netloc mdm_1_debug_sys_rst 1 3 5 690 1230 NJ 1230 NJ 1230 NJ 1230 2020
preplace netloc ClockManager_0_ClockOut200Mhz 1 3 10 680J 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc microblaze_0_M_AXI_DP 1 8 1 2530 570n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 7 3 2070 430 NJ 430 2890
preplace netloc axis_dwidth_converter_0_M_AXIS 1 5 1 N 330
preplace netloc axi_dma_2_M_AXI_MM2S 1 8 1 2570 70n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 9 3 2960J 740 NJ 740 3610
preplace netloc microblaze_0_axi_periph_M01_AXI 1 7 3 2060 490 NJ 490 2880
preplace netloc microblaze_0_ilmb_1 1 8 1 N 1310
preplace netloc axi_dma_0_M_AXIS_MM2S 1 8 2 NJ 330 2930
preplace netloc BinData_0_CorrectedFrameDataOut 1 6 1 1790 340n
preplace netloc linearStretch_0_Output_r 1 10 1 3330 340n
preplace netloc axis_dwidth_converter_2_M_AXIS 1 7 1 2020 100n
preplace netloc axi_emc_0_EMC_INTF 1 12 1 NJ 620
preplace netloc axi_dma_2_M_AXIS_MM2S 1 4 5 1080 450 NJ 450 NJ 450 NJ 450 2530
preplace netloc microblaze_0_debug 1 7 1 N 1300
preplace netloc BinData_0_Bin_V_PORTA 1 6 5 1790J 250 NJ 250 NJ 250 NJ 250 3310
preplace netloc axis_dwidth_converter_1_M_AXIS 1 11 1 3580 240n
preplace netloc axi_uartlite_0_UART 1 12 1 NJ 760
preplace netloc microblaze_0_dlmb_1 1 8 1 N 1290
preplace netloc microblaze_0_axi_periph_M06_AXI 1 9 1 2970 810n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 9 3 2930 750 NJ 750 NJ
preplace netloc microblaze_0_axi_periph_M05_AXI 1 9 1 2920 340n
preplace netloc axi_dma_0_M_AXI_MM2S 1 8 1 2560 310n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 5 1320 10 NJ 10 NJ 10 NJ 10 2900
preplace netloc axi_dma_2_M_AXI_S2MM 1 8 1 2540 90n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 9 3 2910 260 NJ 260 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 N 830
levelinfo -pg 1 -50 100 320 540 870 1190 1550 1910 2300 2730 3140 3460 3750 3920
pagesize -pg 1 -db -bbox -sgen -150 0 4100 1580
"
}
{
   "da_axi4_cnt":"293",
   "da_board_cnt":"13",
   "da_bram_cntlr_cnt":"30",
   "da_clkrst_cnt":"102",
   "da_mb_cnt":"8"
}
