#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 14 19:40:59 2017
# Process ID: 9348
# Current directory: C:/Users/mini/Dropbox/current_semester/SENIOR_DESIGN_PROJECT/MATLAB/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -source vivado_create_prj.tcl
# Log file: C:/Users/mini/Dropbox/current_semester/SENIOR_DESIGN_PROJECT/MATLAB/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/Users/mini/Dropbox/current_semester/SENIOR_DESIGN_PROJECT/MATLAB/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_create_prj.tcl
# create_project vivado_prj {} -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mini/Dropbox/current_semester/SENIOR_DESIGN_PROJECT/MATLAB/hdl_prj/vivado_ip_prj'
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_property target_language VHDL [current_project]
# set defaultRepoPath {./ipcore}
# set_property ip_repo_paths $defaultRepoPath [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
ERROR: [Project 1-202] Error writing the XML file 'C:/Users/mini/Dropbox/current_semester/SENIOR_DESIGN_PROJECT/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.xpr'
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 19:41:05 2017...
