$date
	Sun Oct 23 08:52:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#700168
b10101 !
1"
#700170
b10101 &
b10101 %
1$
#700171
0"
#700174
b1000000 &
b1000000 %
#700178
b100000 &
b100000 %
#700182
b10000 &
b10000 %
#700186
b1000 &
b1000 %
#700190
b100 &
b100 %
#700194
b10 &
b10 %
#700198
b1 &
1#
b1 %
#700202
b0 &
b0 %
0#
0$
#1668166
b11000 &
b11000 %
1$
b11000 !
1"
#1668167
0"
#1668170
b1100 &
b1100 %
#1668174
b110 &
b110 %
#1668178
b11 &
b11 %
#1668182
b1010 &
b1010 %
#1668186
b101 &
b101 %
#1668190
b10000 &
b10000 %
#1668194
b1000 &
b1000 %
#1668198
b100 &
b100 %
#1668202
b10 &
b10 %
#1668206
b1 &
1#
b1 %
#1668210
b0 &
b0 %
0#
0$
#2708623
b11100 !
1"
#2708626
b11100 &
b11100 %
1$
#2708627
0"
#2708630
b1110 &
b1110 %
#2708634
b111 &
b111 %
#2708638
b10110 &
b10110 %
#2708642
b1011 &
b1011 %
#2708646
b100010 &
b100010 %
#2708650
b10001 &
b10001 %
#2708654
b110100 &
b110100 %
#2708658
b11010 &
b11010 %
#2708662
b1101 &
b1101 %
#2708666
b101000 &
b101000 %
#2708670
b10100 &
b10100 %
#2708674
b1010 &
b1010 %
#2708678
b101 &
b101 %
#2708682
b10000 &
b10000 %
#2708686
b1000 &
b1000 %
#2708690
b100 &
b100 %
#2708694
b10 &
b10 %
#2708698
b1 &
b1 %
1#
#2708702
b0 &
0#
b0 %
0$
#4500012
