// Seed: 1021837312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_5 = 1;
  assign id_4 = 1;
  tri0 id_6 = id_3 ==? id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_4),
      .id_5(id_5),
      .id_6(1),
      .id_7(id_7 - 1'h0),
      .id_8(1),
      .id_9(id_3),
      .id_10(1),
      .id_11(id_4)
  );
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.type_7 = 0;
endmodule
