Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 31 16:41:34 2024
| Host         : DESKTOP-3C6QEMK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpganexys_control_sets_placed.rpt
| Design       : rvfpganexys
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   871 |
|    Minimum number of control sets                        |   871 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2426 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   871 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |   160 |
| >= 6 to < 8        |    54 |
| >= 8 to < 10       |   100 |
| >= 10 to < 12      |    50 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |     9 |
| >= 16              |   408 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1150 |          388 |
| No           | No                    | Yes                    |            3206 |         1394 |
| No           | Yes                   | No                     |             845 |          326 |
| Yes          | No                    | No                     |            4236 |         1145 |
| Yes          | No                    | Yes                    |           11811 |         5066 |
| Yes          | Yes                   | No                     |            3646 |          989 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                                                                                                                    Enable Signal                                                                                                                                                                   |                                                                                                                                                                Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  tap/idcode_tck         |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                              | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/S_AXI_WREADY_i_reg                                                                                                                      | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dtmcs_tck              |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                        |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                        |                1 |              2 |         2.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_wvalid_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_4                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_0                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_0                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[3]_i_1__222_n_0                                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dmi_tck                | tap/dmi_0                                                                                                                                                                                                                                                                                                                                          | tap/dmi[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_bitcount                                                                                                                                                                                                                                                                                                                      | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                                                                                                                                                                                                                               | ddr2/ldc/uart_phy_sink_ready1                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_resp_buffer_do_read                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_consume[2]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_rdport_re                                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3                                                                                                                                                                                                                                      | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  ddr2/ldc/iodelay_clk   | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | ddr2/ldc/iodelay_rst                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_1[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__5_n_3                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                                                                                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__4_n_3                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__1_n_3                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[3]_i_1__247_n_0                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_do_read                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_wrport_we                                                                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_wrport_we                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                               | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                               | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_3                                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[1][0]                                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[0][0]                                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_3                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_3                                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                        | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1][0]                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[20][0]                                                                                                                                                                        | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_3                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                                          | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_3                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[2]_2                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_3                                                                                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__0_n_3                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                                                                                                                                                                                                                                | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                                          | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                                      | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_axi_arready[2][0]                                                                                                                                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level2[4]_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_3                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/init                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                                | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/o_arready_reg[0]                                                                                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_0                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_1                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_0                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                             | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/o_awready_reg[0]                                                                                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_pi1_command0_re                                                                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[3]                                                                                                                                                                                                             | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/waddr                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                                                                                             | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                                                                                             | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_0                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/axi2wb/sw_irq4_edge                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                                         | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/axi2wb/o_wb_adr_reg[5]_1                                                                                                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1][0]                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                                                         |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_9                                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                      | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_1[0]                                                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/SR[0]                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                                                       |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_0                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_3[0]                                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[1]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[3]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[3]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_we_reg_0[0]                                                                                                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[2]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_reg                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface0_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[1]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[7]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/E[0]                                                                                                                                                                                                                                                                                                             | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[2]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                             | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                     | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                                                                                                                                                                                                                                                                               | ddr2/ldc/write_beat_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_2[0]                                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_count[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                | ddr2/ldc/read_beat_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_5[0]                                                                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[5]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[4]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[0]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[3]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[2]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[6]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[1]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                                                    | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_4                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_1                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9]_0                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_3                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                     | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  dtmcs_tck              | tap/dtmcs_2                                                                                                                                                                                                                                                                                                                                        | tap/dtmcs[40]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                4 |             10 |         2.50 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                4 |             10 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             10 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/mac_muladd_10s_10s_10ns_10_4_1_U29/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/ap_CS_fsm_reg[19]                                                                                                                                                                                                  | swervolf/accelerator/accel_i/matprod_0/inst/trunc_ln27_reg_632[9]_i_1_n_3                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                              | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_3[0]                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                                | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             10 |         2.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                                                                                                       | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/flow_control_loop_pipe_sequential_init_U/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg_reg                                                                                                                                                  |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                                                                                                       | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/flow_control_loop_pipe_sequential_init_U/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg_reg                                                                                                                                                  |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                                                                                                                                                                                                          | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             11 |         5.50 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                4 |             11 |         2.75 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_offset                                                                                                                                                                                                                                                                                                                          | ddr2/ldc/read_beat_offset[0]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                3 |             12 |         4.00 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_beat_offset                                                                                                                                                                                                                                                                                                                         | ddr2/ldc/write_beat_offset[0]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  clk_core_BUFG          | swervolf/spi/rfwe_reg_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe_2                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi2/treg[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                   | clk_gen/SR[0]                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi2/rfwe_reg_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi/treg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_1[0]                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                                                                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                                                                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_row_open                                                                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_row[12]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_row_open                                                                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                                                                                                                                                                                                                        | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_9                                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                9 |             14 |         1.56 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  clk_core_BUFG          | tap/wren_reg[2]_1                                                                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0                                                                        |                5 |             15 |         3.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1[2]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clk_core_BUFG          | tap/wren_reg[2]_2                                                                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[21]_7                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             17 |         1.42 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                  | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                3 |             18 |         6.00 |
|  clk_core_BUFG          | tap/dmi_reg_en                                                                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |               14 |             18 |         1.29 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                5 |             18 |         3.60 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                5 |             18 |         3.60 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                3 |             18 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                      | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             18 |         4.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                5 |             18 |         3.60 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             19 |         3.80 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                                                                                     | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_15_sn_1                                                                                                                                                                                                                                                                                     | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                                                                                                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                                                                                                                                                                                                                            | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0                                                                                                                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_4                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               15 |             22 |         1.47 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip7_value1                                                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip15_value1                                                                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0353_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0368_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0357_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0304_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0363_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0308_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0359_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0358_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0349_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0351_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0313_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0300_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0294_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0356_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0354_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0309_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0310_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0312_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0303_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0352_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0314_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0317_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0305_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0346_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0347_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0348_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0298_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0307_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0296_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0302_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0361_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0362_out                                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |               10 |             27 |         2.70 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               10 |             27 |         2.70 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0                                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               10 |             28 |         2.80 |
|  dmi_tck                | tap/dmi_0                                                                                                                                                                                                                                                                                                                                          | tap/dmi[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip1_value1[2]_i_1_n_0                                                                                                                                                                                                                                                                                                   |               14 |             30 |         2.14 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                4 |             30 |         7.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                                                                                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip0_value1[2]_i_1_n_0                                                                                                                                                                                                                                                                                                   |               11 |             30 |         2.73 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_5                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             30 |         1.88 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                     | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                                                                     |               16 |             30 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/en065_out                                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             31 |         1.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rs_push                                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               14 |             31 |         2.21 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/en014_out                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               20 |             31 |         1.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en012_out                                                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               21 |             31 |         1.48 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                              | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             31 |         2.58 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/mul_32ns_32ns_64_1_1_U26/ap_NS_fsm10_out                                                                                                                                                                                                                                                               | swervolf/accelerator/accel_i/matprod_0/inst/mul_32s_32s_32_1_1_U28/ap_CS_fsm_reg[19]                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                              | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                      | swervolf/accelerator/accel_i/matprod_0/inst/mul_32s_32s_32_1_1_U25/ap_CS_fsm_reg[9]                                                                                                                                                                                                                                                            |                9 |             31 |         3.44 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                       | swervolf/accelerator/accel_i/matprod_0/inst/mul_32s_32s_32_1_1_U24/ap_CS_fsm_reg[0]                                                                                                                                                                                                                                                            |               10 |             31 |         3.10 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                              | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_2[0]                                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               19 |             31 |         1.63 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                                                                                                                                                                                                                             | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             31 |         2.58 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             31 |         1.94 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               18 |             31 |         1.72 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                                | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                              | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               10 |             31 |         3.10 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/gmem_addr_read_reg_154[31]_i_1__0_n_3                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[24]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[7]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[11]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1]_0[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[26]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                                                                                                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/waddr_reg[3]_0                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[27]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[17]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                   | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[6]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                     | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[2]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_0                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[31]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[21]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[15]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[28]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_1                                                                                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_dccm_errorff/en094_out                                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[5]_0[0]                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[4]_rep_1[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_1[0]                                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/en091_out                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[20]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               23 |             32 |         1.39 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/E[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_3[0]                                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_2[0]                                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_4[0]                                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[1]_0                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               28 |             32 |         1.14 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/axi2wb/E[0]                                                                                                                                                                                                                                                                                                                               | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en022_out                                                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[4]_0                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                                                                                                                                                                                                                      | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_update_value_re                                                                                                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_bus_errors                                                                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  timer_ptc/cntr_clk     | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wb_rdt_low                                                                                                                                                                                                                                                                                                                         | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |               25 |             32 |         1.28 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/en092_out                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/int_m3[31]_i_1_n_3                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                                                                                                                                                                                                                             | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/int_m1[31]_i_1_n_3                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                                                                                                                                                                                                                              | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/int_N3[31]_i_1_n_3                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                                                                                                                                                                                                                             | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/int_m2[31]_i_1_n_3                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[5]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[22]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[30]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[4]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/waddr_reg[4]_0                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[16]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[18]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[19]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[29]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[9]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[10]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[13]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[14]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[23]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[8]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[3]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[25]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/gmem_addr_read_reg_154[31]_i_1_n_3                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[1]                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  dtmcs_tck              | tap/dtmcs_2                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[12]                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  swervolfn_0_36124_BUFG | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  timer_ptc/lrc_clk      | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               11 |             33 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___54_n_0                                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               17 |             33 |         1.94 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___55_n_0                                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               14 |             33 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/icm/ic_data_inst/debug_rd_wy_ff/dout_reg[0]_0                                                                                                                                                                                                                                                                               | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               15 |             33 |         2.20 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               11 |             33 |         3.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[14]_0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |               12 |             34 |         2.83 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                           | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |                7 |             34 |         4.86 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                                         | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                9 |             36 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/dout_reg[1]_0                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               16 |             36 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_0                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               17 |             36 |         2.12 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                |                5 |             36 |         7.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/fifo_cmd_en_1                                                                                                                                                                                                                                                                                      | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               16 |             36 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_2                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             36 |         2.57 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               14 |             37 |         2.64 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                5 |             37 |         7.40 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                          | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awvalid                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                8 |             37 |         4.62 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                9 |             39 |         4.33 |
|  dtmcs_tck              | tap/dtmcs_r1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |               10 |             39 |         3.90 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dd[i0div]                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               17 |             40 |         2.35 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/decode/tag_port_we                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/en0                                                                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/k_fu_4201_out                                                                                                                                                                                                                                              | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0]    |                                                                                                                                                                                                                                                                                                                                                |                9 |             45 |         5.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |               13 |             46 |         3.54 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_ar_buffer_source_valid_reg_1[0]                                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               10 |             46 |         4.60 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |               15 |             46 |         3.07 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |               13 |             46 |         3.54 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                |               11 |             46 |         4.18 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                9 |             46 |         5.11 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |               10 |             46 |         4.60 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                        | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               16 |             46 |         2.88 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               12 |             46 |         3.83 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                9 |             46 |         5.11 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |               10 |             46 |         4.60 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/E[0]                                                                                                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               11 |             46 |         4.18 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                        | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               18 |             46 |         2.56 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |               11 |             46 |         4.18 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.aw_ready                                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.ar_ready                                                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               17 |             48 |         2.82 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0] |                                                                                                                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               14 |             48 |         3.43 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[64]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               23 |             49 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             49 |         1.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               30 |             49 |         1.63 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[65]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               14 |             49 |         3.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             49 |         2.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             49 |         1.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             49 |         2.04 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               28 |             49 |         1.75 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |               11 |             49 |         4.45 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[65]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |               10 |             49 |         4.90 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             49 |         1.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               33 |             54 |         1.64 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               33 |             54 |         1.64 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               35 |             54 |         1.54 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               31 |             54 |         1.74 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               33 |             54 |         1.64 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               18 |             54 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               35 |             54 |         1.54 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               36 |             54 |         1.50 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               15 |             54 |         3.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/p_307_in                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               34 |             54 |         1.59 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                |               15 |             60 |         4.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                                                                 | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               12 |             60 |         5.00 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                |               17 |             60 |         3.53 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                |               18 |             60 |         3.33 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                  | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               13 |             60 |         4.62 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                |               17 |             60 |         3.53 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                8 |             61 |         7.62 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_CS_fsm_reg[23]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |                8 |             61 |         7.62 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |                8 |             61 |         7.62 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                                       | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |                8 |             61 |         7.62 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/mul_32ns_32ns_64_1_1_U26/ap_NS_fsm10_out                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                |               18 |             62 |         3.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[4]_0                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               19 |             62 |         3.26 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               33 |             63 |         1.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               37 |             63 |         1.70 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               30 |             63 |         2.10 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               35 |             63 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               27 |             63 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[0]_1                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_1                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               25 |             64 |         2.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_2                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               21 |             64 |         3.05 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_0                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               21 |             64 |         3.05 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dout_reg[12]_1                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               37 |             64 |         1.73 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_3                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               26 |             64 |         2.46 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rvalid                                                                                                                    | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               34 |             64 |         1.88 |
|  clk_core_BUFG          | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/dout_reg[0]_1                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               35 |             64 |         1.83 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___186_n_0                                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               30 |             64 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___188_n_0                                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___192_n_0                                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             64 |         2.37 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___190_n_0                                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               40 |             64 |         1.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[1]_0                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               27 |             64 |         2.37 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                                                                |               18 |             65 |         3.61 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               30 |             66 |         2.20 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                                                |                9 |             66 |         7.33 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |               21 |             67 |         3.19 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0[0]                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |               23 |             69 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i__n_0                                                                                                                                                                                                                                                                                                                | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               44 |             69 |         1.57 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                                                            | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               15 |             70 |         4.67 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                                                                |               22 |             70 |         3.18 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                                                              | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               17 |             70 |         4.12 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |               16 |             71 |         4.44 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |               15 |             71 |         4.73 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               11 |             71 |         6.45 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               18 |             71 |         3.94 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               14 |             71 |         5.07 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |               14 |             71 |         5.07 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |               20 |             71 |         3.55 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                |                9 |             72 |         8.00 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                             |                                                                                                                                                                                                                                                                                                                                                |               33 |             73 |         2.21 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                |               11 |             73 |         6.64 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               17 |             73 |         4.29 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                |               14 |             73 |         5.21 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                                                                        | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |               24 |             73 |         3.04 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                |               25 |             73 |         2.92 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                             |                                                                                                                                                                                                                                                                                                                                                |               32 |             73 |         2.28 |
|  clk_core_BUFG          | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                |               23 |             73 |         3.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               39 |             75 |         1.92 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               24 |             75 |         3.12 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               33 |             76 |         2.30 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               34 |             76 |         2.24 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               29 |             76 |         2.62 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               45 |             76 |         1.69 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_freezeff/dffsc/dout_reg[2]                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               40 |             76 |         1.90 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               25 |             76 |         3.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_2                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               35 |             78 |         2.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/en0                                                                                                                                                                                                                                                                                                                         | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               29 |             78 |         2.69 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               31 |             81 |         2.61 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               45 |             89 |         1.98 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               41 |             89 |         2.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rsenable_0                                                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               30 |             93 |         3.10 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               51 |             98 |         1.92 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/mac_muladd_10s_10s_10ns_10_4_1_U29/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/ap_CS_fsm_reg[19]                                                                                                                                                                                                  | swervolf/accelerator/accel_i/matprod_0/inst/BUS1_s_axi_U/ap_NS_fsm13_out                                                                                                                                                                                                                                                                       |               28 |            105 |         3.75 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0]_1                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               35 |            106 |         3.03 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               34 |            108 |         3.18 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | swervolf/intercon/interconnect_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               47 |            117 |         2.49 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               43 |            121 |         2.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                                                                                                                                                                                                                  | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               49 |            122 |         2.49 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               50 |            125 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               37 |            129 |         3.49 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                                                                                                                                                                                                                        | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               35 |            133 |         3.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               37 |            135 |         3.65 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               59 |            135 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/flush_upperff/ibwrite[0]                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               41 |            135 |         3.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[2]                                                                                                                                                                                                                                                                           | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               41 |            135 |         3.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               66 |            137 |         2.08 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                                                                                                                                                                                                                 | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |               74 |            155 |         2.09 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                                                                                                                                                                                                                                                                                     | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               56 |            156 |         2.79 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               60 |            164 |         2.73 |
|  clk_core_BUFG          | swervolf/accelerator/accel_i/matprod_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                |               41 |            186 |         4.54 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_2                                                                                                                                                                                                                                                                                                                       |               85 |            196 |         2.31 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                                                                                                                                                                                                                          | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               59 |            199 |         3.37 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_mb_beat_count_ff/dout_reg[1]_1                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               84 |            224 |         2.67 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                                                                                                                              |               93 |            231 |         2.48 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4163_out                                                                                                                                                                                                                                                                                            | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |              180 |            236 |         1.31 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/qwen0                                                                                                                                                                                                                                                                                                       | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               85 |            236 |         2.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4                                                                                                                                                                                                                                                                                                   | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |               99 |            236 |         2.38 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |              161 |            468 |         2.91 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                |              222 |            676 |         3.05 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/rst_core                                                                                                                                                                                                                                                                                                                               |              267 |            720 |         2.70 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_3                                                                                                                                                                                                                                                                                                                       |              442 |            938 |         2.12 |
|  clk_core_BUFG          |                                                                                                                                                                                                                                                                                                                                                    | clk_gen/o_rst_core_reg_0                                                                                                                                                                                                                                                                                                                       |              643 |           1449 |         2.25 |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


