Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Fri Jul 23 19:37:02 2021
| Host             : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.092        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.863        |
| Device Static (W)        | 0.230        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.5         |
| Junction Temperature (C) | 30.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.126 |       30 |       --- |             --- |
| Slice Logic              |     0.020 |    28448 |       --- |             --- |
|   LUT as Logic           |     0.012 |     6322 |    218600 |            2.89 |
|   LUT as Shift Register  |     0.005 |     1305 |     70400 |            1.85 |
|   Register               |     0.002 |    15536 |    437200 |            3.55 |
|   CARRY4                 |    <0.001 |      586 |     54650 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |      373 |    218600 |            0.17 |
|   LUT as Distributed RAM |    <0.001 |       24 |     70400 |            0.03 |
|   Others                 |     0.000 |     1348 |       --- |             --- |
| Signals                  |     0.037 |    20854 |       --- |             --- |
| Block RAM                |     0.017 |     21.5 |       545 |            3.94 |
| MMCM                     |     0.732 |        7 |         8 |           87.50 |
| I/O                      |     0.364 |      140 |       362 |           38.67 |
| PS7                      |     1.568 |        1 |       --- |             --- |
| Static Power             |     0.230 |          |           |                 |
| Total                    |     3.092 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.298 |       0.234 |      0.064 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.523 |       0.482 |      0.041 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.078 |       0.077 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.737 |       0.718 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| clk1_bufin                                                                                 | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin        |             2.4 |
| clk1_bufin_1                                                                               | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin        |             2.4 |
| clk1_bufin_2                                                                               | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin        |             2.4 |
| clk1_bufin_3                                                                               | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin        |             2.4 |
| clk1_bufin_4                                                                               | design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin |             2.4 |
| clk_12mhz_design_1_clk_wiz_1_0_1                                                           | design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0                 |            83.3 |
| clk_130_design_1_clk_wiz_0_0                                                               | design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0                   |             7.7 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                           |            10.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]              |            10.0 |
| clkfb_o                                                                                    | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clkfb_o           |            59.5 |
| clkfb_o_1                                                                                  | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clkfb_o           |            59.5 |
| clkfb_o_2                                                                                  | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clkfb_o           |            59.5 |
| clkfb_o_3                                                                                  | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clkfb_o           |            59.5 |
| clkfb_o_4                                                                                  | design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clkfb_o    |            59.5 |
| clkfbout_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                  |            50.0 |
| clkfbout_design_1_clk_wiz_1_0_1                                                            | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                  |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs     |            33.0 |
| lvds_dco1_p                                                                                | lvds_dco1_p_0                                                            |            11.9 |
| lvds_dco1_p1                                                                               | lvds_dco1_p_1                                                            |            11.9 |
| lvds_dco1_p2                                                                               | lvds_dco1_p_2                                                            |            11.9 |
| lvds_dco2_p                                                                                | lvds_dco2_p_0                                                            |            11.9 |
| lvds_dco2_p1                                                                               | lvds_dco2_p_1                                                            |            11.9 |
| lvds_fco1_p                                                                                | lvds_fco1_p_0                                                            |            83.3 |
| lvds_fco1_p1                                                                               | lvds_fco1_p_1                                                            |            83.3 |
| lvds_fco1_p2                                                                               | lvds_fco1_p_2                                                            |            83.3 |
| lvds_fco2_p                                                                                | lvds_fco2_p_0                                                            |            83.3 |
| lvds_fco2_p1                                                                               | lvds_fco2_p_1                                                            |            83.3 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_1_wrapper          |     2.862 |
|   dbg_hub                 |     0.003 |
|     inst                  |     0.003 |
|       BSCANID.u_xsdbm_id  |     0.003 |
|   design_1_i              |     2.806 |
|     PS_Interface_TOP_0    |     0.005 |
|       U0                  |     0.005 |
|     axi_gpio_6            |     0.002 |
|       U0                  |     0.002 |
|     clk_wiz_0             |     0.122 |
|       inst                |     0.122 |
|     clk_wiz_1             |     0.121 |
|       inst                |     0.121 |
|     fpga_dig_top_0        |     0.369 |
|       U0                  |     0.369 |
|     fpga_dig_top_1        |     0.370 |
|       U0                  |     0.370 |
|     fpga_dig_top_1_bank_0 |     0.156 |
|       U0                  |     0.156 |
|     ila_0                 |     0.056 |
|       U0                  |     0.056 |
|     modulater_14bit_0     |     0.013 |
|       U0                  |     0.013 |
|     moving_average_top_0  |     0.003 |
|       U0                  |     0.003 |
|     moving_average_top_1  |     0.003 |
|       U0                  |     0.003 |
|     processing_system7_0  |     1.574 |
|       inst                |     1.574 |
|     ps7_0_axi_periph      |     0.005 |
|       s00_couplers        |     0.004 |
|       xbar                |     0.001 |
|     spi3_WICSC_top_0      |     0.001 |
|       U0                  |     0.001 |
+---------------------------+-----------+


