$date
	Mon Jul 06 15:03:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module $end
$var wire 1 ! SCL $end
$var wire 1 " SDL $end
$var wire 1 # reset $end
$upscope $end
$scope module top_module_tb $end
$var wire 1 $ SCL $end
$var wire 1 % SDL $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
z#
1"
1!
$end
#10000000
0%
0&
#10600000
1%
0$
#11900000
1$
#13100000
0%
0$
#14400000
1$
#15600000
1%
0$
#16900000
1$
#18100000
0%
0$
#19400000
1$
#20600000
0$
#21900000
1$
#23100000
0$
#24400000
1$
#25600000
1%
0$
#26900000
1$
#28100000
z%
0$
#29400000
1%
1$
#30600000
0$
#31900000
1$
#33100000
0%
0$
#34400000
1$
#35600000
1%
0$
#36900000
1$
#38100000
0%
0$
#39400000
1$
#40600000
1%
0$
#41900000
1$
#43100000
0%
0$
#44400000
1$
#45600000
0$
#46900000
1$
#48100000
0$
#49400000
1$
#50600000
1%
0$
#51900000
1$
#53100000
0%
0$
#54400000
1$
#55000000
1%
#70000000
1&
#71000000
