{
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "DESIGN_NAME": "manual_macro_placement_test",
    "FP_CORE_UTIL": "35",
    "FP_PDN_VOFFSET": 0,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_CHECK_NODES": false,
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "BASE_SDC_FILE": "dir::base.sdc",
    "PL_TARGET_DENSITY": 0.35,
    "DPL_CELL_PADDING": 0,
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk1 clk2",
    "RUN_CTS": false,
    "DIODE_INSERTION_STRATEGY": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": false,
    "VERILOG_FILES": "dir::src/*.v",
    "MACROS": {
        "spm": {
            "module": "spm",
            "instances": {
                "spm_inst_0": {
                    "location": [
                        5.59000,
                        148.23
                    ],
                    "orientation": "N"
                },
                "spm_inst_1": {
                    "location": [
                        5.59000,
                        148.23
                    ],
                    "orientation": "N"
                }
            },
            "gds": "dir::macros/spm.gds",
            "lef": [
                "dir::macros/spm.lef"
            ],
            "spef": {
                "*": "dir::macros/spm.nom.spef"
            },
            "lib": {
                "*": "dir::macros/spm.lib"
            }
        }
    },
    "QUIT_ON_SYNTH_CHECKS": false
}