{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 21:09:16 2022 " "Info: Processing started: Fri Feb 25 21:09:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|CP2 " "Warning: Node \"control:inst\|CP2\" is a latch" {  } { { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "X " "Info: Assuming node \"X\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "X" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|CP2 " "Info: Detected ripple clock \"control:inst\|CP2\" as buffer" {  } { { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|CP2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "X register register count:inst2\|cnt\[0\] count:inst2\|cnt\[2\] 340.02 MHz Internal " "Info: Clock \"X\" Internal fmax is restricted to 340.02 MHz between source register \"count:inst2\|cnt\[0\]\" and destination register \"count:inst2\|cnt\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.241 ns + Longest register register " "Info: + Longest register to register delay is 1.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|cnt\[0\] 1 REG LCFF_X1_Y2_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 11; REG Node = 'count:inst2\|cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.624 ns) 1.133 ns count:inst2\|cnt\[2\]~1 2 COMB LCCOMB_X1_Y2_N28 1 " "Info: 2: + IC(0.509 ns) + CELL(0.624 ns) = 1.133 ns; Loc. = LCCOMB_X1_Y2_N28; Fanout = 1; COMB Node = 'count:inst2\|cnt\[2\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { count:inst2|cnt[0] count:inst2|cnt[2]~1 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.241 ns count:inst2\|cnt\[2\] 3 REG LCFF_X1_Y2_N29 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.241 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst2|cnt[2]~1 count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 58.98 % ) " "Info: Total cell delay = 0.732 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.509 ns ( 41.02 % ) " "Info: Total interconnect delay = 0.509 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { count:inst2|cnt[0] count:inst2|cnt[2]~1 count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { count:inst2|cnt[0] {} count:inst2|cnt[2]~1 {} count:inst2|cnt[2] {} } { 0.000ns 0.509ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 5.594 ns + Shortest register " "Info: + Shortest clock path from clock \"X\" to destination register is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns X 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { X control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(0.000 ns) 4.091 ns control:inst\|CP2~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.594 ns count:inst2\|cnt\[2\] 4 REG LCFF_X1_Y2_N29 9 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 35.25 % ) " "Info: Total cell delay = 1.972 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 64.75 % ) " "Info: Total interconnect delay = 3.622 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X source 5.594 ns - Longest register " "Info: - Longest clock path from clock \"X\" to source register is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns X 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { X control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(0.000 ns) 4.091 ns control:inst\|CP2~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.594 ns count:inst2\|cnt\[0\] 4 REG LCFF_X1_Y2_N9 11 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 11; REG Node = 'count:inst2\|cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 35.25 % ) " "Info: Total cell delay = 1.972 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 64.75 % ) " "Info: Total interconnect delay = 3.622 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { count:inst2|cnt[0] count:inst2|cnt[2]~1 count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { count:inst2|cnt[0] {} count:inst2|cnt[2]~1 {} count:inst2|cnt[2] {} } { 0.000ns 0.509ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { count:inst2|cnt[2] {} } {  } {  } "" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst\|CP2 CP X 1.317 ns register " "Info: tsu for register \"control:inst\|CP2\" (data pin = \"CP\", clock pin = \"X\") is 1.317 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.237 ns + Longest pin register " "Info: + Longest pin to register delay is 2.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CP 1 PIN PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 2.237 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.496 ns) + CELL(0.651 ns) = 2.237 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 77.83 % ) " "Info: Total cell delay = 1.741 ns ( 77.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 22.17 % ) " "Info: Total interconnect delay = 0.496 ns ( 22.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.090ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 1.868 ns - Shortest register " "Info: - Shortest clock path from clock \"X\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns X 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { X control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 69.91 % ) " "Info: Total cell delay = 1.306 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.562 ns ( 30.09 % ) " "Info: Total interconnect delay = 0.562 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { X control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { X {} X~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.562ns } { 0.000ns 1.100ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.090ns 0.651ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { X control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { X {} X~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.562ns } { 0.000ns 1.100ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "X Y\[3\] count:inst2\|cnt\[2\] 15.041 ns register " "Info: tco from clock \"X\" to destination pin \"Y\[3\]\" through register \"count:inst2\|cnt\[2\]\" is 15.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X source 5.594 ns + Longest register " "Info: + Longest clock path from clock \"X\" to source register is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns X 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { X control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(0.000 ns) 4.091 ns control:inst\|CP2~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.594 ns count:inst2\|cnt\[2\] 4 REG LCFF_X1_Y2_N29 9 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 35.25 % ) " "Info: Total cell delay = 1.972 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 64.75 % ) " "Info: Total interconnect delay = 3.622 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.143 ns + Longest register pin " "Info: + Longest register to pin delay is 9.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|cnt\[2\] 1 REG LCFF_X1_Y2_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Demo/Demo/count.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.650 ns) 1.484 ns print:inst3\|WideOr2~0 2 COMB LCCOMB_X1_Y2_N6 1 " "Info: 2: + IC(0.834 ns) + CELL(0.650 ns) = 1.484 ns; Loc. = LCCOMB_X1_Y2_N6; Fanout = 1; COMB Node = 'print:inst3\|WideOr2~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { count:inst2|cnt[2] print:inst3|WideOr2~0 } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Demo/Demo/print.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(3.230 ns) 9.143 ns Y\[3\] 3 PIN PIN_104 0 " "Info: 3: + IC(4.429 ns) + CELL(3.230 ns) = 9.143 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'Y\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { print:inst3|WideOr2~0 Y[3] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 160 800 976 176 "Y\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.880 ns ( 42.44 % ) " "Info: Total cell delay = 3.880 ns ( 42.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.263 ns ( 57.56 % ) " "Info: Total interconnect delay = 5.263 ns ( 57.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.143 ns" { count:inst2|cnt[2] print:inst3|WideOr2~0 Y[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.143 ns" { count:inst2|cnt[2] {} print:inst3|WideOr2~0 {} Y[3] {} } { 0.000ns 0.834ns 4.429ns } { 0.000ns 0.650ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { X control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { X {} X~combout {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 0.562ns 2.223ns 0.837ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.143 ns" { count:inst2|cnt[2] print:inst3|WideOr2~0 Y[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.143 ns" { count:inst2|cnt[2] {} print:inst3|WideOr2~0 {} Y[3] {} } { 0.000ns 0.834ns 4.429ns } { 0.000ns 0.650ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CP CP1 5.430 ns Longest " "Info: Longest tpd from source pin \"CP\" to destination pin \"CP1\" is 5.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CP 1 PIN PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(3.056 ns) 5.430 ns CP1 2 PIN PIN_7 0 " "Info: 2: + IC(1.284 ns) + CELL(3.056 ns) = 5.430 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { CP CP1 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 72 432 608 88 "CP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.146 ns ( 76.35 % ) " "Info: Total cell delay = 4.146 ns ( 76.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns ( 23.65 % ) " "Info: Total interconnect delay = 1.284 ns ( 23.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { CP CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { CP {} CP~combout {} CP1 {} } { 0.000ns 0.000ns 1.284ns } { 0.000ns 1.090ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|CP2 CP X -0.369 ns register " "Info: th for register \"control:inst\|CP2\" (data pin = \"CP\", clock pin = \"X\") is -0.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 1.868 ns + Longest register " "Info: + Longest clock path from clock \"X\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns X 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { X control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 69.91 % ) " "Info: Total cell delay = 1.306 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.562 ns ( 30.09 % ) " "Info: Total interconnect delay = 0.562 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { X control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { X {} X~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.562ns } { 0.000ns 1.100ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.237 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CP 1 PIN PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Demo/Demo/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 2.237 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N16 2 " "Info: 2: + IC(0.496 ns) + CELL(0.651 ns) = 2.237 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/Demo/Demo/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 77.83 % ) " "Info: Total cell delay = 1.741 ns ( 77.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 22.17 % ) " "Info: Total interconnect delay = 0.496 ns ( 22.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.090ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { X control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { X {} X~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.562ns } { 0.000ns 1.100ns 0.206ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.237 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.090ns 0.651ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 21:09:16 2022 " "Info: Processing ended: Fri Feb 25 21:09:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
