##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CW_Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for FRAC_CLK
		4.4::Critical Path Report for I2S_CLK
		4.5::Critical Path Report for Iambic_Clock_1
		4.6::Critical Path Report for \USBFS:USB\/sof_int
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. FRAC_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. \USBFS:USB\/sof_int:R)
		5.4::Critical Path Report for (FRAC_CLK:R vs. FRAC_CLK:R)
		5.5::Critical Path Report for (I2S_CLK:R vs. I2S_CLK:R)
		5.6::Critical Path Report for (Iambic_Clock_1:R vs. Iambic_Clock_1:R)
		5.7::Critical Path Report for (CW_Clock:R vs. CW_Clock:R)
		5.8::Critical Path Report for (\USBFS:USB\/sof_int:R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (\USBFS:USB\/sof_int:R vs. \USBFS:USB\/sof_int:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: BEAT_CLK                   | N/A                    | Target: 0.00 MHz    | 
Clock: BEAT_CLK(routed)           | N/A                    | Target: 0.00 MHz    | 
Clock: CW_Clock                   | Frequency: 214.23 MHz  | Target: 0.01 MHz    | 
Clock: CW_Clock(fixed-function)   | N/A                    | Target: 0.01 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 32.43 MHz   | Target: 36.92 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 36.92 MHz   | 
Clock: CyBUS_CLK(routed)          | N/A                    | Target: 36.92 MHz   | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 36.92 MHz   | 
Clock: CyPLL_OUT                  | N/A                    | Target: 36.92 MHz   | 
Clock: CyXTAL                     | N/A                    | Target: 24.00 MHz   | 
Clock: Debounce_Clock             | N/A                    | Target: 0.00 MHz    | 
Clock: FRAC_CLK                   | Frequency: 26.31 MHz   | Target: 1.85 MHz    | 
Clock: FRAC_CLK(routed)           | N/A                    | Target: 1.85 MHz    | 
Clock: I2S_CLK                    | Frequency: 51.30 MHz   | Target: 12.31 MHz   | 
Clock: Iambic_Clock_1             | Frequency: 33.53 MHz   | Target: 18.46 MHz   | 
Clock: Iambic_Clock_Main          | N/A                    | Target: 2.05 MHz    | 
Clock: \USBFS:USB\/sof_int        | Frequency: 131.78 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CW_Clock             CW_Clock             9.99917e+007     99986999    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK            27083.3          11153       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            FRAC_CLK             27083.3          -3750       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            \USBFS:USB\/sof_int  416.667          -8351       N/A              N/A         N/A              N/A         N/A              N/A         
FRAC_CLK             FRAC_CLK             541667           503662      N/A              N/A         N/A              N/A         N/A              N/A         
I2S_CLK              I2S_CLK              81250            61755       N/A              N/A         N/A              N/A         N/A              N/A         
Iambic_Clock_1       Iambic_Clock_1       54166.7          24343       N/A              N/A         N/A              N/A         N/A              N/A         
\USBFS:USB\/sof_int  CyBUS_CLK            416.667          -22119      N/A              N/A         N/A              N/A         N/A              N/A         
\USBFS:USB\/sof_int  \USBFS:USB\/sof_int  10000            2412        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
DOUT(0)_PAD   15850         I2S_CLK:R         
KEY_0(0)_PAD  14582         Debounce_Clock:R  
KEY_1(0)_PAD  14445         Debounce_Clock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
AMP(0)_PAD        26294         CyBUS_CLK:R                  
ATU_0(0)_PAD:out  24594         CyBUS_CLK:R                  
ATU_1(0)_PAD      23200         CyBUS_CLK:R                  
BCK1(0)_PAD       27211         I2S_CLK:R                    
BCK2(0)_PAD       26189         I2S_CLK:R                    
DIN(0)_PAD        23320         I2S_CLK:R                    
LED1(0)_PAD       25466         CyBUS_CLK:R                  
LED2(0)_PAD       26325         CyBUS_CLK:R                  
LRCK1(0)_PAD      24601         I2S_CLK:R                    
LRCK2(0)_PAD      24353         I2S_CLK:R                    
RX(0)_PAD         25486         CyBUS_CLK:R                  
SCK1(0)_PAD       20203         CyBUS_CLK(routed):R          
SCK1(0)_PAD       20203         CyBUS_CLK(routed):F          
SCK2(0)_PAD       20256         CyBUS_CLK(routed):R          
SCK2(0)_PAD       20256         CyBUS_CLK(routed):F          
SCL(0)_PAD:out    26263         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out    27083         CyBUS_CLK(fixed-function):R  
TX(0)_PAD         25026         CyBUS_CLK:R                  
XK(0)_PAD         23832         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CW_Clock
**************************************
Clock: CW_Clock
Frequency: 214.23 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_tff_1/q
Path End       : \CW_Control:Sync:ctrl_reg\/clk_en
Capture Clock  : \CW_Control:Sync:ctrl_reg\/clock
Path slack     : 99986999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CW_Clock:R#1 vs. CW_Clock:R#2)   99991667
- Setup time                                        -1470
----------------------------------------------   -------- 
End-of-path required time (ps)                   99990197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           3198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
cy_tff_1/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
cy_tff_1/q                         macrocell92     875    875  99986999  RISE       1
\CW_Control:Sync:ctrl_reg\/clk_en  controlcell5   2323   3198  99986999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CW_Control:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 32.43 MHz | Target: 36.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_6\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : -3750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29300
-------------------------------------   ----- 
End-of-path arrival time (ps)           29300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35    1421  23975  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43    2315  26290  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43    2450  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44       0  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cout     macrocell44     560  29300  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/cin      macrocell45       0  29300  -3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for FRAC_CLK
**************************************
Clock: FRAC_CLK
Frequency: 26.31 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:MODULE_5:g1:a0:s_6\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : 503662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36472
-------------------------------------   ----- 
End-of-path arrival time (ps)           36472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed            macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0             macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout               macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin                macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout               macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin                macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout               macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin                macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout               macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin                macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout               macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin                macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout               macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin                macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout               macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin                macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout               macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin                macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout               macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin                macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout               macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin               macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout              macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin               macrocell27      0  15668  503662  RISE       1
\FracN:adder2_11\/cout              macrocell27    560  16228  503662  RISE       1
\FracN:adder2_12\/cin               macrocell28      0  16228  503662  RISE       1
\FracN:adder2_12\/cout              macrocell28    560  16788  503662  RISE       1
\FracN:adder2_13\/cin               macrocell29      0  16788  503662  RISE       1
\FracN:adder2_13\/cout              macrocell29    560  17348  503662  RISE       1
\FracN:adder2_14\/cin               macrocell30      0  17348  503662  RISE       1
\FracN:adder2_14\/q_fixed           macrocell30   1421  18769  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_1   macrocell31   6826  25596  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31   2450  28046  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32      0  28046  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32    560  28606  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33      0  28606  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33    560  29166  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34      0  29166  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34    560  29726  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35      0  29726  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35   1421  31147  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43   2315  33462  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43   2450  35912  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44      0  35912  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cout     macrocell44    560  36472  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/cin      macrocell45      0  36472  503662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2S_CLK
*************************************
Clock: I2S_CLK
Frequency: 51.30 MHz | Target: 12.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 61755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -1099
--------------------------------------------   ----- 
End-of-path required time (ps)                 80151

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18396
-------------------------------------   ----- 
End-of-path arrival time (ps)           18396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell59     875    875  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell47   10658  11533  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell47    2345  13878  61755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4518  18396  61755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Iambic_Clock_1
********************************************
Clock: Iambic_Clock_1
Frequency: 33.53 MHz | Target: 18.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 24343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -3570
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               50597

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   6800  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   2320  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   2320  26254  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  26254  24343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \USBFS:USB\/sof_int
*************************************************
Clock: \USBFS:USB\/sof_int
Frequency: 131.78 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_0\/q
Path End       : \SyncSOF:buffer_1\/main_1
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : 2412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_0\/q       macrocell89    875   8038   2412  RISE       1
\SyncSOF:buffer_1\/main_1  macrocell88   4256  12294   2412  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:Counter2\/reset
Capture Clock  : \SyncSOF:Counter2\/clock
Path slack     : 11153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     27083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15930
-------------------------------------   ----- 
End-of-path arrival time (ps)           15930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout        drqcell5      6300   6300  11153  RISE       1
\SyncSOF:Counter2\/reset  count7cell    9630  15930  11153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. FRAC_CLK:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_6\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : -3750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29300
-------------------------------------   ----- 
End-of-path arrival time (ps)           29300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35    1421  23975  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43    2315  26290  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43    2450  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44       0  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cout     macrocell44     560  29300  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/cin      macrocell45       0  29300  -3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. \USBFS:USB\/sof_int:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:buffer_1\/ar_0
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : -8351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            7163
+ Cycle adjust (CyBUS_CLK:R#8 vs. \USBFS:USB\/sof_int:R#20)    417
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                7579

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15930
-------------------------------------   ----- 
End-of-path arrival time (ps)           15930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout       drqcell5      6300   6300  -8351  RISE       1
\SyncSOF:buffer_1\/ar_0  macrocell88   9630  15930  -8351  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1


5.4::Critical Path Report for (FRAC_CLK:R vs. FRAC_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:MODULE_5:g1:a0:s_6\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : 503662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36472
-------------------------------------   ----- 
End-of-path arrival time (ps)           36472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed            macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0             macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout               macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin                macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout               macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin                macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout               macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin                macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout               macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin                macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout               macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin                macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout               macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin                macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout               macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin                macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout               macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin                macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout               macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin                macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout               macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin               macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout              macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin               macrocell27      0  15668  503662  RISE       1
\FracN:adder2_11\/cout              macrocell27    560  16228  503662  RISE       1
\FracN:adder2_12\/cin               macrocell28      0  16228  503662  RISE       1
\FracN:adder2_12\/cout              macrocell28    560  16788  503662  RISE       1
\FracN:adder2_13\/cin               macrocell29      0  16788  503662  RISE       1
\FracN:adder2_13\/cout              macrocell29    560  17348  503662  RISE       1
\FracN:adder2_14\/cin               macrocell30      0  17348  503662  RISE       1
\FracN:adder2_14\/q_fixed           macrocell30   1421  18769  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_1   macrocell31   6826  25596  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31   2450  28046  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32      0  28046  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32    560  28606  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33      0  28606  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33    560  29166  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34      0  29166  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34    560  29726  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35      0  29726  503662  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35   1421  31147  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43   2315  33462  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43   2450  35912  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44      0  35912  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cout     macrocell44    560  36472  503662  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/cin      macrocell45      0  36472  503662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1


5.5::Critical Path Report for (I2S_CLK:R vs. I2S_CLK:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 61755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -1099
--------------------------------------------   ----- 
End-of-path required time (ps)                 80151

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18396
-------------------------------------   ----- 
End-of-path arrival time (ps)           18396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell59     875    875  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell47   10658  11533  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell47    2345  13878  61755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4518  18396  61755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell3        0      0  RISE       1


5.6::Critical Path Report for (Iambic_Clock_1:R vs. Iambic_Clock_1:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 24343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -3570
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               50597

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   6800  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   2320  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   2320  26254  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  26254  24343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (CW_Clock:R vs. CW_Clock:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_tff_1/q
Path End       : \CW_Control:Sync:ctrl_reg\/clk_en
Capture Clock  : \CW_Control:Sync:ctrl_reg\/clock
Path slack     : 99986999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CW_Clock:R#1 vs. CW_Clock:R#2)   99991667
- Setup time                                        -1470
----------------------------------------------   -------- 
End-of-path required time (ps)                   99990197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           3198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
cy_tff_1/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
cy_tff_1/q                         macrocell92     875    875  99986999  RISE       1
\CW_Control:Sync:ctrl_reg\/clk_en  controlcell5   2323   3198  99986999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CW_Control:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1


5.8::Critical Path Report for (\USBFS:USB\/sof_int:R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_1\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_1\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_1\/main_2       macrocell85   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_1\/clock_0                            macrocell85         0      0  RISE       1


5.9::Critical Path Report for (\USBFS:USB\/sof_int:R vs. \USBFS:USB\/sof_int:R)
*******************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_0\/q
Path End       : \SyncSOF:buffer_1\/main_1
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : 2412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_0\/q       macrocell89    875   8038   2412  RISE       1
\SyncSOF:buffer_1\/main_1  macrocell88   4256  12294   2412  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_1\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_1\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_1\/main_2       macrocell85   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_0\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_0\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_0\/main_2       macrocell86   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_7\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_7\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_7\/main_2       macrocell72   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_7\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_6\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_6\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_6\/main_2       macrocell73   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_6\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_5\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_5\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_5\/main_2       macrocell74   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_5\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_4\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_4\/clock_0
Path slack     : -22119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20079
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_4\/main_2       macrocell75   5488  20079  -22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_4\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_4\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_4\/clock_0
Path slack     : -21917p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           19876
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_4\/main_2       macrocell82   5286  19876  -21917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_4\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_3\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_3\/clock_0
Path slack     : -21917p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           19876
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_3\/main_2       macrocell83   5286  19876  -21917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_2\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_2\/clock_0
Path slack     : -21050p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           19010
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_2\/main_2       macrocell77   4419  19010  -21050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_6\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_6\/clock_0
Path slack     : -21050p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           19010
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_6\/main_2       macrocell80   4419  19010  -21050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_6\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_3\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_3\/clock_0
Path slack     : -21033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       10239
-------------------------------------   ----- 
End-of-path arrival time (ps)           18992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_3\/main_2       macrocell76   4402  18992  -21033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_3\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_1\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_1\/clock_0
Path slack     : -21033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       10239
-------------------------------------   ----- 
End-of-path arrival time (ps)           18992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_1\/main_2       macrocell78   4402  18992  -21033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_hi_0\/main_2
Capture Clock  : \SyncSOF:frame_pos_hi_0\/clock_0
Path slack     : -21033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                       0
+ Clock path delay                       8754
+ Data path delay                       10239
-------------------------------------   ----- 
End-of-path arrival time (ps)           18992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_hi_0\/main_2       macrocell79   4402  18992  -21033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_5\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_5\/clock_0
Path slack     : -19538p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                      0
+ Clock path delay                      8754
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           17498
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_5\/main_2       macrocell81   2907  17498  -19538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_5\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_lo_2\/main_2
Capture Clock  : \SyncSOF:frame_pos_lo_2\/clock_0
Path slack     : -19538p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                      0
+ Clock path delay                      8754
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           17498
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:frame_pos_lo_2\/main_2       macrocell84   2907  17498  -19538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:sof_prev\/main_2
Capture Clock  : \SyncSOF:sof_prev\/clock_0
Path slack     : -19535p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                      0
+ Clock path delay                      8754
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           17495
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q                  macrocell90    875   9629  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/main_0  macrocell49   2617  12245  -22119  RISE       1
\SyncSOF:MODULE_7:g1:a0:xneq\/q       macrocell49   2345  14590  -22119  RISE       1
\SyncSOF:sof_prev\/main_2             macrocell91   2904  17495  -19535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:sof_prev\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:frame_pos_ready\/main_0
Capture Clock  : \SyncSOF:frame_pos_ready\/clock_0
Path slack     : -16582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                      0
+ Clock path delay                      8754
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           14541
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q              macrocell90    875   9629  -22119  RISE       1
\SyncSOF:frame_pos_ready\/main_0  macrocell87   4913  14541  -16582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_ready\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_sync\/q
Path End       : \SyncSOF:sof_prev\/main_0
Capture Clock  : \SyncSOF:sof_prev\/clock_0
Path slack     : -15059p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\USBFS:USB\/sof_int:R#47 vs. CyBUS_CLK:R#18)     417
- Setup time                                                   -2457
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -2040

Launch Clock Arrival Time                      0
+ Clock path delay                      8754
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:sof_sync\/clock_0                               macrocell90   8754   8754  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SyncSOF:sof_sync\/q       macrocell90    875   9629  -22119  RISE       1
\SyncSOF:sof_prev\/main_0  macrocell91   3390  13019  -15059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:sof_prev\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:buffer_1\/ar_0
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : -8351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            7163
+ Cycle adjust (CyBUS_CLK:R#8 vs. \USBFS:USB\/sof_int:R#20)    417
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                7579

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15930
-------------------------------------   ----- 
End-of-path arrival time (ps)           15930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout       drqcell5      6300   6300  -8351  RISE       1
\SyncSOF:buffer_1\/ar_0  macrocell88   9630  15930  -8351  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:buffer_0\/ap_0
Capture Clock  : \SyncSOF:buffer_0\/clock_0
Path slack     : -8351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            7163
+ Cycle adjust (CyBUS_CLK:R#8 vs. \USBFS:USB\/sof_int:R#20)    417
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                7579

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15930
-------------------------------------   ----- 
End-of-path arrival time (ps)           15930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout       drqcell5      6300   6300  -8351  RISE       1
\SyncSOF:buffer_0\/ap_0  macrocell89   9630  15930  -8351  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_6\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : -3750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29300
-------------------------------------   ----- 
End-of-path arrival time (ps)           29300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35    1421  23975  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43    2315  26290  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43    2450  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44       0  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cout     macrocell44     560  29300  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/cin      macrocell45       0  29300  -3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_5\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_5\/clock_0
Path slack     : -3190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28740
-------------------------------------   ----- 
End-of-path arrival time (ps)           28740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt1_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35    1421  23975  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cpt0_1   macrocell43    2315  26290  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cout     macrocell43    2450  28740  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/cin      macrocell44       0  28740  -3190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_6\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : -2784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27410
-------------------------------------   ----- 
End-of-path arrival time (ps)           27410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cout     macrocell35     560  23114  -3741  RISE       1
\FracN:MODULE_4:g1:a0:s_5\/cin      macrocell36       0  23114  -3741  RISE       1
\FracN:MODULE_4:g1:a0:s_5\/cout     macrocell36     560  23674  -2784  RISE       1
\FracN:MODULE_4:g1:a0:s_6\/cin      macrocell37       0  23674  -2784  RISE       1
\FracN:MODULE_4:g1:a0:s_6\/q_fixed  macrocell37    1421  25095  -2784  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/main_1   macrocell45    2315  27410  -2784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_4\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_4\/clock_0
Path slack     : -2629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28179
-------------------------------------   ----- 
End-of-path arrival time (ps)           28179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/q_fixed  macrocell34    1421  23415  -3749  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/cpt0_1   macrocell42    2314  25729  -3749  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/cout     macrocell42    2450  28179  -3749  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/cin      macrocell43       0  28179  -2629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_5\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_5\/clock_0
Path slack     : -2215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26841
-------------------------------------   ----- 
End-of-path arrival time (ps)           26841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt1_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cout     macrocell35     560  23114  -3741  RISE       1
\FracN:MODULE_4:g1:a0:s_5\/cin      macrocell36       0  23114  -3741  RISE       1
\FracN:MODULE_4:g1:a0:s_5\/q_fixed  macrocell36    1421  24535  -3741  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/main_1   macrocell44    2306  26841  -2215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_3\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_3\/clock_0
Path slack     : -2066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27616
-------------------------------------   ----- 
End-of-path arrival time (ps)           27616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/q_fixed  macrocell33    1421  22855  -3746  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/cpt0_1   macrocell41    2311  25166  -3746  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/cout     macrocell41    2450  27616  -3746  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/cin      macrocell42       0  27616  -2066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_4\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_4\/clock_0
Path slack     : -1664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26290
-------------------------------------   ----- 
End-of-path arrival time (ps)           26290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt1_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cout     macrocell34     560  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/cin      macrocell35       0  22554  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_4\/q_fixed  macrocell35    1421  23975  -3750  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/main_1   macrocell43    2315  26290  -1664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_2\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_2\/clock_0
Path slack     : -1503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27054
-------------------------------------   ----- 
End-of-path arrival time (ps)           27054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/q_fixed  macrocell32    1421  22295  -3743  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/cpt0_1   macrocell40    2308  24604  -3743  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/cout     macrocell40    2450  27054  -3743  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/cin      macrocell41       0  27054  -1503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_3\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_3\/clock_0
Path slack     : -1103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25729
-------------------------------------   ----- 
End-of-path arrival time (ps)           25729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt1_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cout     macrocell33     560  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/cin      macrocell34       0  21994  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_3\/q_fixed  macrocell34    1421  23415  -3749  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/main_1   macrocell42    2314  25729  -1103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_2\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_2\/clock_0
Path slack     : -540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25166
-------------------------------------   ----- 
End-of-path arrival time (ps)           25166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt0_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cout     macrocell32     560  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/cin      macrocell33       0  21434  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_2\/q_fixed  macrocell33    1421  22855  -3746  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/main_1   macrocell41    2311  25166   -540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_1\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_1\/clock_0
Path slack     : 23p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24604
-------------------------------------   ----- 
End-of-path arrival time (ps)           24604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cpt1_0   macrocell31    2929  18424  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/cout     macrocell31    2450  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/cin      macrocell32       0  20874  -3750  FALL       1
\FracN:MODULE_4:g1:a0:s_1\/q_fixed  macrocell32    1421  22295  -3743  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/main_1   macrocell40    2308  24604     23  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_1\/cin
Capture Clock  : \FracN:MODULE_5:g1:a0:s_1\/clock_0
Path slack     : 39p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25512
-------------------------------------   ----- 
End-of-path arrival time (ps)           25512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/main_0   macrocell31    2929  18424  -2761  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/q_fixed  macrocell31    2345  20769  -2761  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/cpt0_1   macrocell39    2292  23062  -2761  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/cout     macrocell39    2450  25512  -2761  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/cin      macrocell40       0  25512     39  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:MODULE_5:g1:a0:s_0\/main_1
Capture Clock  : \FracN:MODULE_5:g1:a0:s_0\/clock_0
Path slack     : 1565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23062
-------------------------------------   ----- 
End-of-path arrival time (ps)           23062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0           controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0             macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout               macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin                macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout               macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin                macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout               macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin                macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout               macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin                macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout               macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin                macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout               macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin                macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout               macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin                macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout               macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin                macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout               macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin                macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout               macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin               macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout              macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin               macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout              macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin               macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout              macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin               macrocell14       0  13514  -3750  RISE       1
\FracN:adder1_13\/cout              macrocell14     560  14074  -3750  RISE       1
\FracN:adder1_14\/cin               macrocell15       0  14074  -3750  RISE       1
\FracN:adder1_14\/q_fixed           macrocell15    1421  15495  -3750  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/main_0   macrocell31    2929  18424  -2761  RISE       1
\FracN:MODULE_4:g1:a0:s_0\/q_fixed  macrocell31    2345  20769  -2761  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/main_1   macrocell39    2292  23062   1565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_0\/q
Path End       : \SyncSOF:buffer_1\/main_1
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : 2412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_0\/q       macrocell89    875   8038   2412  RISE       1
\SyncSOF:buffer_1\/main_1  macrocell88   4256  12294   2412  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_0\/q
Path End       : \SyncSOF:buffer_0\/main_1
Capture Clock  : \SyncSOF:buffer_0\/clock_0
Path slack     : 2412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_0\/q       macrocell89    875   8038   2412  RISE       1
\SyncSOF:buffer_0\/main_1  macrocell89   4256  12294   2412  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_1\/q
Path End       : \SyncSOF:buffer_1\/main_0
Capture Clock  : \SyncSOF:buffer_1\/clock_0
Path slack     : 4146p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       3397
-------------------------------------   ---- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_1\/q       macrocell88    875   8038   4146  RISE       1
\SyncSOF:buffer_1\/main_0  macrocell88   2522  10560   4146  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:buffer_1\/q
Path End       : \SyncSOF:buffer_0\/main_0
Capture Clock  : \SyncSOF:buffer_0\/clock_0
Path slack     : 4146p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      7163
+ Cycle adjust (\USBFS:USB\/sof_int:R#1 vs. \USBFS:USB\/sof_int:R#2)   10000
- Setup time                                                           -2457
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         14706

Launch Clock Arrival Time                      0
+ Clock path delay                      7163
+ Data path delay                       3397
-------------------------------------   ---- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_1\/clock_0                               macrocell88   7163   7163  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:buffer_1\/q       macrocell88    875   8038   4146  RISE       1
\SyncSOF:buffer_0\/main_0  macrocell89   2522  10560   4146  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
\USBFS:USB\/sof_int                                      usbcell          0      0  RISE       1
\SyncSOF:buffer_0\/clock_0                               macrocell89   7163   7163  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:Counter2\/reset
Capture Clock  : \SyncSOF:Counter2\/clock
Path slack     : 11153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     27083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15930
-------------------------------------   ----- 
End-of-path arrival time (ps)           15930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout        drqcell5      6300   6300  11153  RISE       1
\SyncSOF:Counter2\/reset  count7cell    9630  15930  11153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:Counter0\/reset
Capture Clock  : \SyncSOF:Counter0\/clock
Path slack     : 12026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     27083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout        drqcell5      6300   6300  11153  RISE       1
\SyncSOF:Counter0\/reset  count7cell    8758  15058  12026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TxI2S_Buff/termout
Path End       : \SyncSOF:Counter1\/reset
Capture Clock  : \SyncSOF:Counter1\/clock
Path slack     : 12029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     27083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15054
-------------------------------------   ----- 
End-of-path arrival time (ps)           15054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TxI2S_Buff/clock                                            drqcell5            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
TxI2S_Buff/termout        drqcell5      6300   6300  11153  RISE       1
\SyncSOF:Counter1\/reset  count7cell    8754  15054  12029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_13\/cin
Capture Clock  : \FracN:adder1_13\/clock_0
Path slack     : 12036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13514
-------------------------------------   ----- 
End-of-path arrival time (ps)           13514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout      macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin       macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout      macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin      macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout     macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin      macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout     macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin      macrocell13       0  12954  -3750  RISE       1
\FracN:adder1_12\/cout     macrocell13     560  13514  -3750  RISE       1
\FracN:adder1_13\/cin      macrocell14       0  13514  12036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_13\/clock_0                                  macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_12\/cin
Capture Clock  : \FracN:adder1_12\/clock_0
Path slack     : 12596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout      macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin       macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout      macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin      macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout     macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin      macrocell12       0  12394  -3750  RISE       1
\FracN:adder1_11\/cout     macrocell12     560  12954  -3750  RISE       1
\FracN:adder1_12\/cin      macrocell13       0  12954  12596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_12\/clock_0                                  macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_11\/cin
Capture Clock  : \FracN:adder1_11\/clock_0
Path slack     : 13156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12394
-------------------------------------   ----- 
End-of-path arrival time (ps)           12394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout      macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin       macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout      macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin      macrocell11       0  11834  -3750  RISE       1
\FracN:adder1_10\/cout     macrocell11     560  12394  -3750  RISE       1
\FracN:adder1_11\/cin      macrocell12       0  12394  13156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_11\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_10\/cin
Capture Clock  : \FracN:adder1_10\/clock_0
Path slack     : 13716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout      macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin       macrocell10       0  11274  -3750  RISE       1
\FracN:adder1_9\/cout      macrocell10     560  11834  -3750  RISE       1
\FracN:adder1_10\/cin      macrocell11       0  11834  13716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_10\/clock_0                                  macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_9\/cin
Capture Clock  : \FracN:adder1_9\/clock_0
Path slack     : 14276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  -3750  RISE       1
\FracN:adder1_8\/cout      macrocell9      560  11274  -3750  RISE       1
\FracN:adder1_9\/cin       macrocell10       0  11274  14276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_9\/clock_0                                   macrocell10         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_8\/cin
Capture Clock  : \FracN:adder1_8\/clock_0
Path slack     : 14836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  -3750  RISE       1
\FracN:adder1_7\/cout      macrocell8      791  10714  -3750  RISE       1
\FracN:adder1_8\/cin       macrocell9        0  10714  14836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_8\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_7\/cin
Capture Clock  : \FracN:adder1_7\/clock_0
Path slack     : 15627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  -3750  RISE       1
\FracN:adder1_6\/cout      macrocell7      560   9923  -3750  RISE       1
\FracN:adder1_7\/cin       macrocell8        0   9923  15627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_7\/clock_0                                   macrocell8          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_6\/cin
Capture Clock  : \FracN:adder1_6\/clock_0
Path slack     : 16187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  -3750  RISE       1
\FracN:adder1_5\/cout      macrocell6      560   9363  -3750  RISE       1
\FracN:adder1_6\/cin       macrocell7        0   9363  16187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_6\/clock_0                                   macrocell7          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_5\/cin
Capture Clock  : \FracN:adder1_5\/clock_0
Path slack     : 16747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  -3750  RISE       1
\FracN:adder1_4\/cout      macrocell5      560   8803  -3750  RISE       1
\FracN:adder1_5\/cin       macrocell6        0   8803  16747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_5\/clock_0                                   macrocell6          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_4\/cin
Capture Clock  : \FracN:adder1_4\/clock_0
Path slack     : 17307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  -3750  RISE       1
\FracN:adder1_3\/cout      macrocell4      560   8243  -3750  RISE       1
\FracN:adder1_4\/cin       macrocell5        0   8243  17307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_4\/clock_0                                   macrocell5          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_0\/q
Path End       : \SyncSOF:frame_pos_hi_0\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_0\/clock_0
Path slack     : 17464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_0\/q       macrocell79    875    875  17464  RISE       1
\SyncSOF:frame_pos_hi_0\/main_1  macrocell79   6287   7162  17464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_3\/cin
Capture Clock  : \FracN:adder1_3\/clock_0
Path slack     : 17867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  -3750  RISE       1
\FracN:adder1_2\/cout      macrocell3      560   7683  -3750  RISE       1
\FracN:adder1_3\/cin       macrocell4        0   7683  17867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_3\/clock_0                                   macrocell4          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_0
Path End       : \SyncSOF:frame_pos_lo_5\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_5\/clock_0
Path slack     : 18002p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_0       count7cell    1480   1480  18002  RISE       1
\SyncSOF:frame_pos_lo_5\/main_0  macrocell81   5144   6624  18002  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_5\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/count_3
Path End       : \SyncSOF:frame_pos_lo_2\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_2\/clock_0
Path slack     : 18004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/count_3       count7cell    1480   1480  18004  RISE       1
\SyncSOF:frame_pos_lo_2\/main_0  macrocell84   5143   6623  18004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[7]:INST\/out
Path End       : \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 18035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7949
-------------------------------------   ---- 
End-of-path arrival time (ps)           7949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[7]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[7]:INST\/out                synccell       1040   1040  18035  RISE       1
\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell2   6909   7949  18035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock              statusicell2        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/tc
Path End       : \SyncSOF:Counter2\/clk_en
Capture Clock  : \SyncSOF:Counter2\/clock
Path slack     : 18070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     25613

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/tc      count7cell    1810   1810  18070  RISE       1
\SyncSOF:Counter2\/clk_en  count7cell    5733   7543  18070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_prev\/q
Path End       : \SyncSOF:frame_pos_ready\/main_1
Capture Clock  : \SyncSOF:frame_pos_ready\/clock_0
Path slack     : 18110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:sof_prev\/clock_0                                  macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:sof_prev\/q              macrocell91    875    875  12696  RISE       1
\SyncSOF:frame_pos_ready\/main_1  macrocell87   5641   6516  18110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_ready\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/tc
Path End       : \SyncSOF:Counter1\/clk_en
Capture Clock  : \SyncSOF:Counter1\/clock
Path slack     : 18293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     25613

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/tc      count7cell    1810   1810  18293  RISE       1
\SyncSOF:Counter1\/clk_en  count7cell    5510   7320  18293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_2\/cin
Capture Clock  : \FracN:adder1_2\/clock_0
Path slack     : 18427p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt0_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  -3750  RISE       1
\FracN:adder1_1\/cout      macrocell2      560   7123  -3750  RISE       1
\FracN:adder1_2\/cin       macrocell3        0   7123  18427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_2\/clock_0                                   macrocell3          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[4]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 18669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[4]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[4]:INST\/out                 synccell       1040   1040  18669  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4  statusicell1   6275   7315  18669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[0]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 18675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[0]:INST\/out                 synccell       1040   1040  18675  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0  statusicell1   6270   7310  18675  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[5]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 18679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[5]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[5]:INST\/out                 synccell       1040   1040  18679  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5  statusicell1   6265   7305  18679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_1\/cin
Capture Clock  : \FracN:adder1_1\/clock_0
Path slack     : 18987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -1533
------------------------------------------------   ----- 
End-of-path required time (ps)                     25550

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/cpt1_0    macrocell1     2307   4113  -3750  RISE       1
\FracN:adder1_0\/cout      macrocell1     2450   6563  -3750  RISE       1
\FracN:adder1_1\/cin       macrocell2        0   6563  18987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_1\/clock_0                                   macrocell2          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[1]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 19366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[1]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[1]:INST\/out                 synccell       1040   1040  19366  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell1   5578   6618  19366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_2\/q
Path End       : \SyncSOF:frame_pos_lo_2\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_2\/clock_0
Path slack     : 19691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_2\/q       macrocell84    875    875  19691  RISE       1
\SyncSOF:frame_pos_lo_2\/main_1  macrocell84   4061   4936  19691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_1\/q
Path End       : \SyncSOF:frame_pos_hi_1\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_1\/clock_0
Path slack     : 19823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_1\/q       macrocell78    875    875  19823  RISE       1
\SyncSOF:frame_pos_hi_1\/main_1  macrocell78   3928   4803  19823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_4\/q
Path End       : \SyncSOF:frame_pos_lo_4\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_4\/clock_0
Path slack     : 19947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_4\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_4\/q       macrocell82    875    875  19947  RISE       1
\SyncSOF:frame_pos_lo_4\/main_1  macrocell82   3804   4679  19947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_4\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_6\/q
Path End       : \SyncSOF:frame_pos_lo_6\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_6\/clock_0
Path slack     : 19959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_6\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_6\/q       macrocell80    875    875  19959  RISE       1
\SyncSOF:frame_pos_lo_6\/main_1  macrocell80   3792   4667  19959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_6\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_3\/q
Path End       : \SyncSOF:frame_pos_lo_3\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_3\/clock_0
Path slack     : 19963p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_3\/q       macrocell83    875    875  19963  RISE       1
\SyncSOF:frame_pos_lo_3\/main_1  macrocell83   3788   4663  19963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_0\/q
Path End       : \SyncSOF:frame_pos_lo_0\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_0\/clock_0
Path slack     : 20007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_0\/q       macrocell86    875    875  20007  RISE       1
\SyncSOF:frame_pos_lo_0\/main_1  macrocell86   3744   4619  20007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt
Path End       : \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 20240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt  statusicell1   2821   2821  20240  RISE       1
\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0    statusicell2   2923   5744  20240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock              statusicell2        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/count_4
Path End       : \SyncSOF:frame_pos_lo_3\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_3\/clock_0
Path slack     : 20246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/count_4       count7cell    1480   1480  20246  RISE       1
\SyncSOF:frame_pos_lo_3\/main_0  macrocell83   2900   4380  20246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/count_1
Path End       : \SyncSOF:frame_pos_lo_0\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_0\/clock_0
Path slack     : 20247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/count_1       count7cell    1480   1480  20247  RISE       1
\SyncSOF:frame_pos_lo_0\/main_0  macrocell86   2899   4379  20247  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/count_2
Path End       : \SyncSOF:frame_pos_lo_1\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_1\/clock_0
Path slack     : 20252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/count_2       count7cell    1480   1480  20252  RISE       1
\SyncSOF:frame_pos_lo_1\/main_0  macrocell85   2894   4374  20252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter0\/count_5
Path End       : \SyncSOF:frame_pos_lo_4\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_4\/clock_0
Path slack     : 20261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter0\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter0\/count_5       count7cell    1480   1480  20261  RISE       1
\SyncSOF:frame_pos_lo_4\/main_0  macrocell82   2885   4365  20261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_4\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_0
Path End       : \FracN:adder1_8\/main_0
Capture Clock  : \FracN:adder1_8\/clock_0
Path slack     : 20475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_0  controlcell2   1806   1806    922  RISE       1
\FracN:adder1_8\/main_0    macrocell9     2346   4152  20475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_8\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_3
Path End       : \FracN:adder1_11\/main_0
Capture Clock  : \FracN:adder1_11\/clock_0
Path slack     : 20483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_3  controlcell2   1806   1806   2611  RISE       1
\FracN:adder1_11\/main_0   macrocell12    2337   4143  20483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_11\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_7
Path End       : \FracN:adder1_7\/main_0
Capture Clock  : \FracN:adder1_7\/clock_0
Path slack     : 20487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_7  controlcell3   1806   1806    144  RISE       1
\FracN:adder1_7\/main_0    macrocell8     2333   4139  20487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_7\/clock_0                                   macrocell8          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_1
Path End       : \FracN:adder1_1\/main_0
Capture Clock  : \FracN:adder1_1\/clock_0
Path slack     : 20500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_1  controlcell3   1806   1806  -3203  RISE       1
\FracN:adder1_1\/main_0    macrocell2     2320   4126  20500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_1\/clock_0                                   macrocell2          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_3
Path End       : \FracN:adder1_3\/main_0
Capture Clock  : \FracN:adder1_3\/clock_0
Path slack     : 20502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_3  controlcell3   1806   1806  -2081  RISE       1
\FracN:adder1_3\/main_0    macrocell4     2318   4124  20502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_3\/clock_0                                   macrocell4          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_1
Path End       : \FracN:adder1_9\/main_0
Capture Clock  : \FracN:adder1_9\/clock_0
Path slack     : 20503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_1  controlcell2   1806   1806   1511  RISE       1
\FracN:adder1_9\/main_0    macrocell10    2317   4123  20503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_9\/clock_0                                   macrocell10         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_2
Path End       : \FracN:adder1_10\/main_0
Capture Clock  : \FracN:adder1_10\/clock_0
Path slack     : 20504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_2  controlcell2   1806   1806   2072  RISE       1
\FracN:adder1_10\/main_0   macrocell11    2316   4122  20504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_10\/clock_0                                  macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_2
Path End       : \FracN:adder1_2\/main_0
Capture Clock  : \FracN:adder1_2\/clock_0
Path slack     : 20506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_2  controlcell3   1806   1806  -2637  RISE       1
\FracN:adder1_2\/main_0    macrocell3     2315   4121  20506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_2\/clock_0                                   macrocell3          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_5
Path End       : \FracN:adder1_13\/main_0
Capture Clock  : \FracN:adder1_13\/clock_0
Path slack     : 20507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_5  controlcell2   1806   1806   3755  RISE       1
\FracN:adder1_13\/main_0   macrocell14    2313   4119  20507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_13\/clock_0                                  macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_HI\/control_4
Path End       : \FracN:adder1_12\/main_0
Capture Clock  : \FracN:adder1_12\/clock_0
Path slack     : 20513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_HI\/busclk                                      controlcell2        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_HI\/control_4  controlcell2   1806   1806   3201  RISE       1
\FracN:adder1_12\/main_0   macrocell13    2308   4114  20513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_12\/clock_0                                  macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_0
Path End       : \FracN:adder1_0\/main_0
Capture Clock  : \FracN:adder1_0\/clock_0
Path slack     : 20513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_0  controlcell3   1806   1806  -3750  RISE       1
\FracN:adder1_0\/main_0    macrocell1     2307   4113  20513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_4
Path End       : \FracN:adder1_4\/main_0
Capture Clock  : \FracN:adder1_4\/clock_0
Path slack     : 20513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_4  controlcell3   1806   1806  -1510  RISE       1
\FracN:adder1_4\/main_0    macrocell5     2307   4113  20513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_4\/clock_0                                   macrocell5          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_5
Path End       : \FracN:adder1_5\/main_0
Capture Clock  : \FracN:adder1_5\/clock_0
Path slack     : 20515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_5  controlcell3   1806   1806   -948  RISE       1
\FracN:adder1_5\/main_0    macrocell6     2305   4111  20515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_5\/clock_0                                   macrocell6          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:FRAC_LO\/control_6
Path End       : \FracN:adder1_6\/main_0
Capture Clock  : \FracN:adder1_6\/clock_0
Path slack     : 20517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#20 vs. FRAC_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FracN:FRAC_LO\/busclk                                      controlcell3        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\FracN:FRAC_LO\/control_6  controlcell3   1806   1806   -386  RISE       1
\FracN:adder1_6\/main_0    macrocell7     2303   4109  20517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_6\/clock_0                                   macrocell7          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_5\/q
Path End       : \SyncSOF:frame_pos_lo_5\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_5\/clock_0
Path slack     : 20591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_5\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_5\/q       macrocell81    875    875  20591  RISE       1
\SyncSOF:frame_pos_lo_5\/main_1  macrocell81   3161   4036  20591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_5\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[3]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 20796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[3]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[3]:INST\/out                 synccell       1040   1040  20796  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3  statusicell1   4148   5188  20796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_4
Path End       : \SyncSOF:frame_pos_hi_2\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_2\/clock_0
Path slack     : 20819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_4       count7cell    1480   1480  20819  RISE       1
\SyncSOF:frame_pos_hi_2\/main_0  macrocell77   2327   3807  20819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_1
Path End       : \SyncSOF:frame_pos_lo_6\/main_0
Capture Clock  : \SyncSOF:frame_pos_lo_6\/clock_0
Path slack     : 20832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_1       count7cell    1480   1480  20832  RISE       1
\SyncSOF:frame_pos_lo_6\/main_0  macrocell80   2314   3794  20832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_6\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_5
Path End       : \SyncSOF:frame_pos_hi_3\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_3\/clock_0
Path slack     : 20840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_5       count7cell    1480   1480  20840  RISE       1
\SyncSOF:frame_pos_hi_3\/main_0  macrocell76   2307   3787  20840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_3\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_2
Path End       : \SyncSOF:frame_pos_hi_0\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_0\/clock_0
Path slack     : 20843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_2       count7cell    1480   1480  20843  RISE       1
\SyncSOF:frame_pos_hi_0\/main_0  macrocell79   2304   3784  20843  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter1\/count_3
Path End       : \SyncSOF:frame_pos_hi_1\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_1\/clock_0
Path slack     : 20844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter1\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter1\/count_3       count7cell    1480   1480  20844  RISE       1
\SyncSOF:frame_pos_hi_1\/main_0  macrocell78   2302   3782  20844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter2\/count_0
Path End       : \SyncSOF:frame_pos_hi_4\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_4\/clock_0
Path slack     : 20893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3733
-------------------------------------   ---- 
End-of-path arrival time (ps)           3733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter2\/count_0       count7cell    1480   1480  20893  RISE       1
\SyncSOF:frame_pos_hi_4\/main_0  macrocell75   2253   3733  20893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_4\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter2\/count_1
Path End       : \SyncSOF:frame_pos_hi_5\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_5\/clock_0
Path slack     : 20895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3731
-------------------------------------   ---- 
End-of-path arrival time (ps)           3731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter2\/count_1       count7cell    1480   1480  20895  RISE       1
\SyncSOF:frame_pos_hi_5\/main_0  macrocell74   2251   3731  20895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_5\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter2\/count_2
Path End       : \SyncSOF:frame_pos_hi_6\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_6\/clock_0
Path slack     : 20897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3730
-------------------------------------   ---- 
End-of-path arrival time (ps)           3730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter2\/count_2       count7cell    1480   1480  20897  RISE       1
\SyncSOF:frame_pos_hi_6\/main_0  macrocell73   2250   3730  20897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_6\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:Counter2\/count_3
Path End       : \SyncSOF:frame_pos_hi_7\/main_0
Capture Clock  : \SyncSOF:frame_pos_hi_7\/clock_0
Path slack     : 20899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3728
-------------------------------------   ---- 
End-of-path arrival time (ps)           3728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:Counter2\/clock                                    count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:Counter2\/count_3       count7cell    1480   1480  20899  RISE       1
\SyncSOF:frame_pos_hi_7\/main_0  macrocell72   2248   3728  20899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_7\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_3\/q
Path End       : \SyncSOF:frame_pos_hi_3\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_3\/clock_0
Path slack     : 20962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_3\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_3\/q       macrocell76    875    875  20962  RISE       1
\SyncSOF:frame_pos_hi_3\/main_1  macrocell76   2789   3664  20962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_3\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_2\/q
Path End       : \SyncSOF:frame_pos_hi_2\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_2\/clock_0
Path slack     : 21157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_2\/q       macrocell77    875    875  21157  RISE       1
\SyncSOF:frame_pos_hi_2\/main_1  macrocell77   2594   3469  21157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_4\/q
Path End       : \SyncSOF:frame_pos_hi_4\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_4\/clock_0
Path slack     : 21210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3416
-------------------------------------   ---- 
End-of-path arrival time (ps)           3416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_4\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_4\/q       macrocell75    875    875  21210  RISE       1
\SyncSOF:frame_pos_hi_4\/main_1  macrocell75   2541   3416  21210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_4\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_5\/q
Path End       : \SyncSOF:frame_pos_hi_5\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_5\/clock_0
Path slack     : 21212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3415
-------------------------------------   ---- 
End-of-path arrival time (ps)           3415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_5\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_5\/q       macrocell74    875    875  21212  RISE       1
\SyncSOF:frame_pos_hi_5\/main_1  macrocell74   2540   3415  21212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_5\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_lo_1\/q
Path End       : \SyncSOF:frame_pos_lo_1\/main_1
Capture Clock  : \SyncSOF:frame_pos_lo_1\/clock_0
Path slack     : 21213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3414
-------------------------------------   ---- 
End-of-path arrival time (ps)           3414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_lo_1\/q       macrocell85    875    875  21213  RISE       1
\SyncSOF:frame_pos_lo_1\/main_1  macrocell85   2539   3414  21213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_lo_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_7\/q
Path End       : \SyncSOF:frame_pos_hi_7\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_7\/clock_0
Path slack     : 21221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3405
-------------------------------------   ---- 
End-of-path arrival time (ps)           3405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_7\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_7\/q       macrocell72    875    875  21221  RISE       1
\SyncSOF:frame_pos_hi_7\/main_1  macrocell72   2530   3405  21221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_7\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:sof_prev\/q
Path End       : \SyncSOF:sof_prev\/main_1
Capture Clock  : \SyncSOF:sof_prev\/clock_0
Path slack     : 21456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:sof_prev\/clock_0                                  macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:sof_prev\/q       macrocell91    875    875  12696  RISE       1
\SyncSOF:sof_prev\/main_1  macrocell91   2295   3170  21456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:sof_prev\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_hi_6\/q
Path End       : \SyncSOF:frame_pos_hi_6\/main_1
Capture Clock  : \SyncSOF:frame_pos_hi_6\/clock_0
Path slack     : 21505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     24626

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3122
-------------------------------------   ---- 
End-of-path arrival time (ps)           3122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_6\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_hi_6\/q       macrocell73    875    875  21505  RISE       1
\SyncSOF:frame_pos_hi_6\/main_1  macrocell73   2247   3122  21505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_hi_6\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SyncSOF:frame_pos_ready\/q
Path End       : \SyncSOF:FRAME_POS_LO\/status_0
Capture Clock  : \SyncSOF:FRAME_POS_LO\/clock
Path slack     : 22244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:frame_pos_ready\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SyncSOF:frame_pos_ready\/q      macrocell87    875    875  22244  RISE       1
\SyncSOF:FRAME_POS_LO\/status_0  statuscell4   2865   3740  22244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SyncSOF:FRAME_POS_LO\/clock                                statuscell4         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[2]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 22638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3346
-------------------------------------   ---- 
End-of-path arrival time (ps)           3346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[2]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[2]:INST\/out                 synccell       1040   1040  22638  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2  statusicell1   2306   3346  22638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USBFS:nrqSync:genblk1[6]:INST\/out
Path End       : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6
Capture Clock  : \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 22646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27083
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     25984

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:nrqSync:genblk1[6]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USBFS:nrqSync:genblk1[6]:INST\/out                 synccell       1040   1040  22646  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6  statusicell1   2298   3338  22646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock             statusicell1        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 24343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -3570
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               50597

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   6800  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   2320  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   2320  26254  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  26254  24343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell6       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -3570
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               50597

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23934
-------------------------------------   ----- 
End-of-path arrival time (ps)           23934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   6800  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   2320  23934  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  23934  26663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell5       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 28983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -3570
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               50597

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21614
-------------------------------------   ----- 
End-of-path arrival time (ps)           21614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   6800  21614  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  21614  28983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 31283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   3670  14814  31283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 31284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14813
-------------------------------------   ----- 
End-of-path arrival time (ps)           14813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell4   3669  14813  31284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 32348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell6   2605  13749  32348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell6       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 32349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13747
-------------------------------------   ----- 
End-of-path arrival time (ps)           13747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                             synccell        1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/main_2          macrocell52     7758   8798  24343  RISE       1
\Iambic_Counter:CounterUDB:count_enable\/q               macrocell52     2345  11143  24343  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell5   2604  13747  32349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell5       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 34746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11350
-------------------------------------   ----- 
End-of-path arrival time (ps)           11350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell4   4780  11350  34746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 34747p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11350
-------------------------------------   ----- 
End-of-path arrival time (ps)           11350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   4780  11350  34747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 35042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell5   4485  11055  35042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell5       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 36017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -8070
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               46097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell6   3509  10079  36017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell6       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -1099
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53068

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16634
-------------------------------------   ----- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:status_2\/main_0             macrocell51     4785  11355  36434  RISE       1
\Iambic_Counter:CounterUDB:status_2\/q                  macrocell51     2345  13700  36434  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    2933  16634  36434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 39060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -1099
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53068

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell3   2460   2460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell4      0   2460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell4   1000   3460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell5      0   3460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell5   1000   4460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell6      0   4460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell6   2070   6530  39060  RISE       1
\Iambic_Counter:CounterUDB:status_0\/main_0             macrocell50     2809   9339  39060  RISE       1
\Iambic_Counter:CounterUDB:status_0\/q                  macrocell50     2345  11684  39060  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2323  14007  39060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Iambic_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Iambic_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 40354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               51710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell3   2480   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell4      0   2480  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell4   1010   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell5      0   3490  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell5   1010   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell6      0   4500  27807  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell6   2070   6570  27807  RISE       1
\Iambic_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell93     4785  11355  40354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:overflow_reg_i\/clock_0         macrocell93         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Iambic_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Iambic_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 42360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               51710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell3   2460   2460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell4      0   2460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell4   1000   3460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell5      0   3460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell5   1000   4460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell6      0   4460  39060  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell6   2070   6530  39060  RISE       1
\Iambic_Counter:CounterUDB:prevCompare\/main_0          macrocell94     2820   9350  42360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:prevCompare\/clock_0            macrocell94         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Iambic_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Iambic_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 42925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               51710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                       synccell      1040   1040  24343  RISE       1
\Iambic_Counter:CounterUDB:count_stored_i\/main_0  macrocell95   7745   8785  42925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:count_stored_i\/clock_0         macrocell95         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 45082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Iambic_Clock_1:R#1 vs. Iambic_Clock_1:R#2)   54167
- Setup time                                                 -1099
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53068

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell3   1620   1620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell4      0   1620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell4   1000   2620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell5      0   2620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell5   1000   3620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell6      0   3620  45082  RISE       1
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell6   2070   5690  45082  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    2296   7986  45082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 61755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -1099
--------------------------------------------   ----- 
End-of-path required time (ps)                 80151

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18396
-------------------------------------   ----- 
End-of-path arrival time (ps)           18396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q            macrocell59     875    875  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_1   macrocell47   10658  11533  61755  RISE       1
\I2S:bI2S:tx_underflow_0\/q        macrocell47    2345  13878  61755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4518  18396  61755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/clock                             statusicell3        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 61996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -7680
--------------------------------------------   ----- 
End-of-path required time (ps)                 73570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11574
-------------------------------------   ----- 
End-of-path arrival time (ps)           11574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell59      875    875  61755  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1  10699  11574  61996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 63457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -7680
--------------------------------------------   ----- 
End-of-path required time (ps)                 73570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10113
-------------------------------------   ----- 
End-of-path arrival time (ps)           10113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell58      875    875  63224  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   9238  10113  63457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 64659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -1099
--------------------------------------------   ----- 
End-of-path required time (ps)                 80151

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15492
-------------------------------------   ----- 
End-of-path arrival time (ps)           15492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  64659  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell48     3825   7525  64659  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell48     2345   9870  64659  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    5621  15492  64659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/clock                             statusicell4        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 65109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -7680
--------------------------------------------   ----- 
End-of-path required time (ps)                 73570

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell60      875    875  63902  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   7586   8461  65109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 67374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -4410
--------------------------------------------   ----- 
End-of-path required time (ps)                 76840

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell64      875    875  67374  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   8591   9466  67374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 67751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell60   9562  11042  67751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 67765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11028
-------------------------------------   ----- 
End-of-path arrival time (ps)           11028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell59   9548  11028  67765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 68033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -4410
--------------------------------------------   ----- 
End-of-path required time (ps)                 76840

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell65      875    875  68033  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   7932   8807  68033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 68046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell60   9267  10747  68046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 68621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10172
-------------------------------------   ----- 
End-of-path arrival time (ps)           10172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell59   8692  10172  68621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 68639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -4410
--------------------------------------------   ----- 
End-of-path required time (ps)                 76840

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell63      875    875  68639  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   7326   8201  68639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 68800p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell64   8513   9993  68800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 68822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell63    875    875  68639  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell64   9096   9971  68822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 68846p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell63    875    875  68639  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell65   9072   9947  68846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 68855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell65   8458   9938  68855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 68987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell60   8326   9806  68987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 68997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell59   8316   9796  68997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 69120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell60   8193   9673  69120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 69135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell59   8178   9658  69135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 69194p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell60   8119   9599  69194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 69206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9587
-------------------------------------   ---- 
End-of-path arrival time (ps)           9587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell59   8107   9587  69206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 69836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:txenable\/q         macrocell57    875    875  69836  RISE       1
\I2S:bI2S:tx_state_0\/main_5  macrocell60   8082   8957  69836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 69856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3700   3700  65776  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell56     5237   8937  69856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 69868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:txenable\/q         macrocell57    875    875  69836  RISE       1
\I2S:bI2S:tx_state_2\/main_0  macrocell58   8050   8925  69868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 69868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:txenable\/q         macrocell57    875    875  69836  RISE       1
\I2S:bI2S:tx_state_1\/main_5  macrocell59   8050   8925  69868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_8
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 69935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8858
-------------------------------------   ---- 
End-of-path arrival time (ps)           8858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rxenable\/q         macrocell67    875    875  69935  RISE       1
\I2S:bI2S:rx_state_1\/main_8  macrocell64   7983   8858  69935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_8
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 69976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rxenable\/q         macrocell67    875    875  69935  RISE       1
\I2S:bI2S:rx_state_0\/main_8  macrocell65   7942   8817  69976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 70086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:rx_state_1\/main_4   macrocell64   7227   8707  70086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 70092p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:rx_state_0\/main_4   macrocell65   7221   8701  70092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 70160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell58    875    875  63224  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell56   7758   8633  70160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 70189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell65   7124   8604  70189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 70205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell59    875    875  61755  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell56   7713   8588  70205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 70211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell64   7102   8582  70211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 70224p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell64    875    875  67374  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell62   7694   8569  70224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_f0_load\/clock_0                              macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 70224p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell64    875    875  67374  RISE       1
\I2S:bI2S:rx_state_2\/main_1  macrocell63   7694   8569  70224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 70248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell64   7065   8545  70248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 70300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell65   7013   8493  70300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 70377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell60    875    875  63902  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell56   7541   8416  70377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 70460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell64   6853   8333  70460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 70474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell65   6839   8319  70474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 70695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  64659  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell66     4398   8098  70695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 70883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell65    875    875  68033  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell62   7035   7910  70883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_f0_load\/clock_0                              macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 70883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell65    875    875  68033  RISE       1
\I2S:bI2S:rx_state_2\/main_2  macrocell63   7035   7910  70883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 70965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell67   6348   7828  70965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 71261p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_2  controlcell1   1806   1806  71261  RISE       1
\I2S:bI2S:txenable\/main_1   macrocell57    5726   7532  71261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 71336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell63    875    875  68639  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell62   6582   7457  71336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_f0_load\/clock_0                              macrocell62         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 71336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell63    875    875  68639  RISE       1
\I2S:bI2S:rx_state_2\/main_0  macrocell63   6582   7457  71336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 71814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    1480   1480  71814  RISE       1
\I2S:bI2S:txenable\/main_0     macrocell57   5499   6979  71814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_6655_0/main_0
Capture Clock  : Net_6655_0/clock_0
Path slack     : 71823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    1480   1480  71814  RISE       1
Net_6655_0/main_0              macrocell61   5490   6970  71823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6655_0/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 71823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    1480   1480  71814  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell68   5490   6970  71823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_data_in_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_6655_0/main_1
Capture Clock  : Net_6655_0/clock_0
Path slack     : 71855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   3280   3280  71855  RISE       1
Net_6655_0/main_1                    macrocell61     3658   6938  71855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6655_0/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 72125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell64    875    875  67374  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell64   5793   6668  72125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 72183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_2  controlcell1   1806   1806  71261  RISE       1
\I2S:bI2S:rxenable\/main_0   macrocell67    4804   6610  72183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 72217p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rxenable\/q       macrocell67    875    875  69935  RISE       1
\I2S:bI2S:rxenable\/main_9  macrocell67   5701   6576  72217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 72268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell59    875    875  61755  RISE       1
\I2S:bI2S:tx_state_1\/main_7  macrocell59   5650   6525  72268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 72294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2340
--------------------------------------------   ----- 
End-of-path required time (ps)                 78910

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_2   controlcell1   1806   1806  71261  RISE       1
\I2S:bI2S:BitCounter\/enable  count7cell     4810   6616  72294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:txenable\/q        macrocell57    875    875  69836  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell57   5618   6493  72300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 72503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_2  controlcell1   1806   1806  71261  RISE       1
\I2S:bI2S:reset\/main_0      macrocell54    4484   6290  72503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:reset\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell57   4734   6214  72579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72584p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell57   4729   6209  72584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72743p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    1480   1480  67751  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell57   4570   6050  72743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 72777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rxenable\/q         macrocell67    875    875  69935  RISE       1
\I2S:bI2S:rx_state_2\/main_3  macrocell63   5141   6016  72777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_2\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 72839p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -4750
--------------------------------------------   ----- 
End-of-path required time (ps)                 76500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_data_in_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell68      875    875  72839  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   2786   3661  72839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 72842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell59    875    875  61755  RISE       1
\I2S:bI2S:tx_state_0\/main_7  macrocell60   5076   5951  72842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72917p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell57   4396   5876  72917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 72959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:txenable\/main_8     macrocell57   4354   5834  72959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 73503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    1480   1480  69194  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell67   3810   5290  73503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 73504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    1480   1480  68046  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell67   3809   5289  73504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 73535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell64    875    875  67374  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell65   4383   5258  73535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 73660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell65    875    875  68033  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell65   4258   5133  73660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : Net_6748/main_1
Capture Clock  : Net_6748/clock_0
Path slack     : 73704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    1480   1480  73704  RISE       1
Net_6748/main_1                macrocell55   3609   5089  73704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6748/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 73715p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    1480   1480  73704  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell57   3598   5078  73715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 73837p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    1480   1480  69120  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell67   3476   4956  73837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 73878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_0            controlcell1   1806   1806  73878  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0  macrocell56    3109   4915  73878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 73879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    1480   1480  68987  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell67   3434   4914  73879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 73891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_0  controlcell1   1806   1806  73878  RISE       1
\I2S:bI2S:txenable\/main_2   macrocell57    3096   4902  73891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_0\/clock_0                              macrocell65         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell65    875    875  68033  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell64   3584   4459  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_state_1\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 74352p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_1           controlcell1   1806   1806  74352  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0  macrocell66    2635   4441  74352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 74363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:CtlReg\/clock                                    controlcell1        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\I2S:bI2S:CtlReg\/control_1  controlcell1   1806   1806  74352  RISE       1
\I2S:bI2S:rxenable\/main_1   macrocell67    2624   4430  74363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6655_0/q
Path End       : Net_6655_0/main_2
Capture Clock  : Net_6655_0/clock_0
Path slack     : 74457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6655_0/clock_0                                         macrocell61         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_6655_0/q       macrocell61    875    875  74457  RISE       1
Net_6655_0/main_2  macrocell61   3461   4336  74457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6655_0/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 74674p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:BitCounter\/clock                                count7cell          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    1480   1480  73704  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell67   2639   4119  74674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 75109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell66    875    875  75109  RISE       1
\I2S:bI2S:rxenable\/main_8       macrocell67   2809   3684  75109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rxenable\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 75124p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell66    875    875  75109  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell66   2794   3669  75124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 75128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_data_in_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell68    875    875  72839  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell68   2790   3665  75128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_data_in_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 75139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell56    875    875  75139  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell56   2779   3654  75139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 75142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_0\/q       macrocell60    875    875  63902  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell60   2776   3651  75142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 75149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3644
-------------------------------------   ---- 
End-of-path arrival time (ps)           3644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_underflow_sticky\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell56    875    875  75139  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell57   2769   3644  75149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:txenable\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 75157p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3636
-------------------------------------   ---- 
End-of-path arrival time (ps)           3636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_0\/q       macrocell60    875    875  63902  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell59   2761   3636  75157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 75328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell58    875    875  63224  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell59   2590   3465  75328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_1\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 75330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_2\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell58    875    875  63224  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell60   2588   3463  75330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:tx_state_0\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 75341p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3452
-------------------------------------   ---- 
End-of-path arrival time (ps)           3452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_f0_load\/clock_0                              macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell62    875    875  68727  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell66   2577   3452  75341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_overflow_sticky\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 75537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -1350
--------------------------------------------   ----- 
End-of-path required time (ps)                 79900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:rx_f0_load\/clock_0                              macrocell62         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell62      875    875  68727  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   3488   4363  75537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : Net_6748/main_0
Capture Clock  : Net_6748/clock_0
Path slack     : 75604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (I2S_CLK:R#1 vs. I2S_CLK:R#2)   81250
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 78793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2S:bI2S:reset\/clock_0                                   macrocell54         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
\I2S:bI2S:reset\/q  macrocell54    875    875  75604  RISE       1
Net_6748/main_0     macrocell55   2314   3189  75604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6748/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:minus1\/main_0
Capture Clock  : \FracN:minus1\/clock_0
Path slack     : 512686p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26524
-------------------------------------   ----- 
End-of-path arrival time (ps)           26524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed   macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0    macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout      macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin       macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout      macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin       macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout      macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin       macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout      macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin       macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout      macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin       macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout      macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin       macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout      macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin       macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout      macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin       macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout      macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin       macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout      macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin      macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout     macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin      macrocell27      0  15668  503662  RISE       1
\FracN:adder2_11\/cout     macrocell27    560  16228  503662  RISE       1
\FracN:adder2_12\/cin      macrocell28      0  16228  503662  RISE       1
\FracN:adder2_12\/cout     macrocell28    560  16788  503662  RISE       1
\FracN:adder2_13\/cin      macrocell29      0  16788  503662  RISE       1
\FracN:adder2_13\/cout     macrocell29    560  17348  503662  RISE       1
\FracN:adder2_14\/cin      macrocell30      0  17348  503662  RISE       1
\FracN:adder2_14\/q_fixed  macrocell30   1421  18769  503662  RISE       1
\FracN:minus1\/main_0      macrocell70   7754  26524  512686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_13\/cin
Capture Clock  : \FracN:adder2_13\/clock_0
Path slack     : 523345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16788
-------------------------------------   ----- 
End-of-path arrival time (ps)           16788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout     macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin      macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout     macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin     macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout    macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin     macrocell27      0  15668  503662  RISE       1
\FracN:adder2_11\/cout    macrocell27    560  16228  503662  RISE       1
\FracN:adder2_12\/cin     macrocell28      0  16228  503662  RISE       1
\FracN:adder2_12\/cout    macrocell28    560  16788  503662  RISE       1
\FracN:adder2_13\/cin     macrocell29      0  16788  523345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_13\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_12\/cin
Capture Clock  : \FracN:adder2_12\/clock_0
Path slack     : 523905p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout     macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin      macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout     macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin     macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout    macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin     macrocell27      0  15668  503662  RISE       1
\FracN:adder2_11\/cout    macrocell27    560  16228  503662  RISE       1
\FracN:adder2_12\/cin     macrocell28      0  16228  523905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_12\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_11\/cin
Capture Clock  : \FracN:adder2_11\/clock_0
Path slack     : 524465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout     macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin      macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout     macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin     macrocell26      0  15108  503662  RISE       1
\FracN:adder2_10\/cout    macrocell26    560  15668  503662  RISE       1
\FracN:adder2_11\/cin     macrocell27      0  15668  524465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_11\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_10\/cin
Capture Clock  : \FracN:adder2_10\/clock_0
Path slack     : 525025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout     macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin      macrocell25      0  14548  503662  RISE       1
\FracN:adder2_9\/cout     macrocell25    560  15108  503662  RISE       1
\FracN:adder2_10\/cin     macrocell26      0  15108  525025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_10\/clock_0                                  macrocell26         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_9\/cin
Capture Clock  : \FracN:adder2_9\/clock_0
Path slack     : 525585p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14548
-------------------------------------   ----- 
End-of-path arrival time (ps)           14548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  503662  RISE       1
\FracN:adder2_8\/cout     macrocell24    560  14548  503662  RISE       1
\FracN:adder2_9\/cin      macrocell25      0  14548  525585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_9\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_8\/cin
Capture Clock  : \FracN:adder2_8\/clock_0
Path slack     : 526145p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13988
-------------------------------------   ----- 
End-of-path arrival time (ps)           13988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  503662  RISE       1
\FracN:adder2_7\/cout     macrocell23    791  13988  503662  RISE       1
\FracN:adder2_8\/cin      macrocell24      0  13988  526145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_8\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_7\/cin
Capture Clock  : \FracN:adder2_7\/clock_0
Path slack     : 526936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13197
-------------------------------------   ----- 
End-of-path arrival time (ps)           13197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  503662  RISE       1
\FracN:adder2_6\/cout     macrocell22    560  13197  503662  RISE       1
\FracN:adder2_7\/cin      macrocell23      0  13197  526936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_7\/clock_0                                   macrocell23         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_6\/cin
Capture Clock  : \FracN:adder2_6\/clock_0
Path slack     : 527496p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  503662  RISE       1
\FracN:adder2_5\/cout     macrocell21    560  12637  503662  RISE       1
\FracN:adder2_6\/cin      macrocell22      0  12637  527496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_6\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_5\/cin
Capture Clock  : \FracN:adder2_5\/clock_0
Path slack     : 528056p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  503662  RISE       1
\FracN:adder2_4\/cout     macrocell20    560  12077  503662  RISE       1
\FracN:adder2_5\/cin      macrocell21      0  12077  528056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_5\/clock_0                                   macrocell21         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_4\/cin
Capture Clock  : \FracN:adder2_4\/clock_0
Path slack     : 528616p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  503662  RISE       1
\FracN:adder2_3\/cout     macrocell19    560  11517  503662  RISE       1
\FracN:adder2_4\/cin      macrocell20      0  11517  528616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_4\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_3\/cin
Capture Clock  : \FracN:adder2_3\/clock_0
Path slack     : 529176p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10957
-------------------------------------   ----- 
End-of-path arrival time (ps)           10957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  503662  RISE       1
\FracN:adder2_2\/cout     macrocell18    560  10957  503662  RISE       1
\FracN:adder2_3\/cin      macrocell19      0  10957  529176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_3\/clock_0                                   macrocell19         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_2\/cin
Capture Clock  : \FracN:adder2_2\/clock_0
Path slack     : 529736p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  503662  RISE       1
\FracN:adder2_1\/cout     macrocell17    560  10397  503662  RISE       1
\FracN:adder2_2\/cin      macrocell18      0  10397  529736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_2\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_1\/cin
Capture Clock  : \FracN:adder2_1\/clock_0
Path slack     : 530296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -1533
----------------------------------------------   ------ 
End-of-path required time (ps)                   540134

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9837
-------------------------------------   ---- 
End-of-path arrival time (ps)           9837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/cpt0_0   macrocell16   6512   7387  503662  RISE       1
\FracN:adder2_0\/cout     macrocell16   2450   9837  503662  RISE       1
\FracN:adder2_1\/cin      macrocell17      0   9837  530296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_1\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_11\/q_fixed
Path End       : \FracN:adder2_11\/main_0
Capture Clock  : \FracN:adder2_11\/clock_0
Path slack     : 530621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_11\/clock_0                                  macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_11\/q_fixed  macrocell12    875    875  508852  RISE       1
\FracN:adder2_11\/main_0   macrocell27   7714   8589  530621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_11\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_9\/q_fixed
Path End       : \FracN:adder2_9\/main_0
Capture Clock  : \FracN:adder2_9\/clock_0
Path slack     : 531685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_9\/clock_0                                   macrocell10         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_9\/q_fixed  macrocell10    875    875  508796  RISE       1
\FracN:adder2_9\/main_0   macrocell25   6649   7524  531685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_9\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_10\/q_fixed
Path End       : \FracN:adder2_10\/main_0
Capture Clock  : \FracN:adder2_10\/clock_0
Path slack     : 531693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_10\/clock_0                                  macrocell11         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_10\/q_fixed  macrocell11    875    875  509364  RISE       1
\FracN:adder2_10\/main_0   macrocell26   6641   7516  531693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_10\/clock_0                                  macrocell26         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_8\/q_fixed
Path End       : \FracN:adder2_8\/main_0
Capture Clock  : \FracN:adder2_8\/clock_0
Path slack     : 531694p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_8\/clock_0                                   macrocell9          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_8\/q_fixed  macrocell9     875    875  508244  RISE       1
\FracN:adder2_8\/main_0   macrocell24   6641   7516  531694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_8\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_3\/q_fixed
Path End       : \FracN:adder2_3\/main_0
Capture Clock  : \FracN:adder2_3\/clock_0
Path slack     : 531698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_3\/clock_0                                   macrocell4          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_3\/q_fixed  macrocell4     875    875  505217  RISE       1
\FracN:adder2_3\/main_0   macrocell19   6637   7512  531698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_3\/clock_0                                   macrocell19         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_7\/q_fixed
Path End       : \FracN:adder2_7\/main_0
Capture Clock  : \FracN:adder2_7\/clock_0
Path slack     : 531709p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_7\/clock_0                                   macrocell8          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_7\/q_fixed  macrocell8     875    875  507469  RISE       1
\FracN:adder2_7\/main_0   macrocell23   6626   7501  531709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_7\/clock_0                                   macrocell23         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_12\/q_fixed
Path End       : \FracN:adder2_12\/main_0
Capture Clock  : \FracN:adder2_12\/clock_0
Path slack     : 531718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_12\/clock_0                                  macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_12\/q_fixed  macrocell13    875    875  510509  RISE       1
\FracN:adder2_12\/main_0   macrocell28   6616   7491  531718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_12\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_4\/q_fixed
Path End       : \FracN:adder2_4\/main_0
Capture Clock  : \FracN:adder2_4\/clock_0
Path slack     : 531757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_4\/clock_0                                   macrocell5          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_4\/q_fixed  macrocell5     875    875  505837  RISE       1
\FracN:adder2_4\/main_0   macrocell20   6578   7453  531757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_4\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_2\/q_fixed
Path End       : \FracN:adder2_2\/main_0
Capture Clock  : \FracN:adder2_2\/clock_0
Path slack     : 531766p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_2\/clock_0                                   macrocell3          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_2\/q_fixed  macrocell3     875    875  504726  RISE       1
\FracN:adder2_2\/main_0   macrocell18   6569   7444  531766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_2\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_5\/q_fixed
Path End       : \FracN:adder2_5\/main_0
Capture Clock  : \FracN:adder2_5\/clock_0
Path slack     : 531775p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_5\/clock_0                                   macrocell6          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_5\/q_fixed  macrocell6     875    875  506415  RISE       1
\FracN:adder2_5\/main_0   macrocell21   6560   7435  531775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_5\/clock_0                                   macrocell21         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_1\/q_fixed
Path End       : \FracN:adder2_1\/main_0
Capture Clock  : \FracN:adder2_1\/clock_0
Path slack     : 531781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_1\/clock_0                                   macrocell2          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_1\/q_fixed  macrocell2     875    875  504181  RISE       1
\FracN:adder2_1\/main_0   macrocell17   6554   7429  531781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_1\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder2_0\/main_0
Capture Clock  : \FracN:adder2_0\/clock_0
Path slack     : 531822p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder2_0\/main_0   macrocell16   6512   7387  531822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_0\/clock_0                                   macrocell16         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_6\/q_fixed
Path End       : \FracN:adder2_6\/main_0
Capture Clock  : \FracN:adder2_6\/clock_0
Path slack     : 531900p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_6\/clock_0                                   macrocell7          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_6\/q_fixed  macrocell7     875    875  507100  RISE       1
\FracN:adder2_6\/main_0   macrocell22   6434   7309  531900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_6\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_13\/q_fixed
Path End       : \FracN:adder2_13\/main_0
Capture Clock  : \FracN:adder2_13\/clock_0
Path slack     : 531961p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_13\/clock_0                                  macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_13\/q_fixed  macrocell14    875    875  511312  RISE       1
\FracN:adder2_13\/main_0   macrocell29   6373   7248  531961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_13\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_11\/q_fixed
Path End       : \FracN:adder1_11\/main_1
Capture Clock  : \FracN:adder1_11\/clock_0
Path slack     : 532292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_11\/clock_0                                  macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_11\/q_fixed  macrocell12    875    875  508852  RISE       1
\FracN:adder1_11\/main_1   macrocell12   6043   6918  532292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_11\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_4\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_4\/clock_0
Path slack     : 533981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/main_0  macrocell43   4353   5228  533981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_4\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_5\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_5\/clock_0
Path slack     : 533981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/main_0  macrocell44   4353   5228  533981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_5\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_6\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_6\/clock_0
Path slack     : 533981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/main_0  macrocell45   4353   5228  533981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_6\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_1\/q_fixed
Path End       : \FracN:adder1_1\/main_1
Capture Clock  : \FracN:adder1_1\/clock_0
Path slack     : 534500p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_1\/clock_0                                   macrocell2          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_1\/q_fixed  macrocell2     875    875  504181  RISE       1
\FracN:adder1_1\/main_1   macrocell2    3834   4709  534500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_1\/clock_0                                   macrocell2          0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_12\/q_fixed
Path End       : \FracN:adder1_12\/main_1
Capture Clock  : \FracN:adder1_12\/clock_0
Path slack     : 534506p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_12\/clock_0                                  macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_12\/q_fixed  macrocell13    875    875  510509  RISE       1
\FracN:adder1_12\/main_1   macrocell13   3829   4704  534506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_12\/clock_0                                  macrocell13         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_2\/q_fixed
Path End       : \FracN:adder1_2\/main_1
Capture Clock  : \FracN:adder1_2\/clock_0
Path slack     : 534529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_2\/clock_0                                   macrocell3          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_2\/q_fixed  macrocell3     875    875  504726  RISE       1
\FracN:adder1_2\/main_1   macrocell3    3806   4681  534529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_2\/clock_0                                   macrocell3          0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_8\/q_fixed
Path End       : \FracN:adder1_8\/main_1
Capture Clock  : \FracN:adder1_8\/clock_0
Path slack     : 534534p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_8\/clock_0                                   macrocell9          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_8\/q_fixed  macrocell9     875    875  508244  RISE       1
\FracN:adder1_8\/main_1   macrocell9    3801   4676  534534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_8\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_5\/q_fixed
Path End       : \FracN:adder1_5\/main_1
Capture Clock  : \FracN:adder1_5\/clock_0
Path slack     : 534538p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_5\/clock_0                                   macrocell6          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_5\/q_fixed  macrocell6     875    875  506415  RISE       1
\FracN:adder1_5\/main_1   macrocell6    3796   4671  534538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_5\/clock_0                                   macrocell6          0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_4\/q_fixed
Path End       : \FracN:adder1_4\/main_1
Capture Clock  : \FracN:adder1_4\/clock_0
Path slack     : 534542p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_4\/clock_0                                   macrocell5          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_4\/q_fixed  macrocell5     875    875  505837  RISE       1
\FracN:adder1_4\/main_1   macrocell5    3792   4667  534542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_4\/clock_0                                   macrocell5          0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_0\/q_fixed
Path End       : \FracN:adder1_0\/main_1
Capture Clock  : \FracN:adder1_0\/clock_0
Path slack     : 534545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_0\/q_fixed  macrocell1     875    875  503662  RISE       1
\FracN:adder1_0\/main_1   macrocell1    3790   4665  534545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_0\/clock_0                                   macrocell1          0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_3\/q_fixed
Path End       : \FracN:adder1_3\/main_1
Capture Clock  : \FracN:adder1_3\/clock_0
Path slack     : 534550p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_3\/clock_0                                   macrocell4          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_3\/q_fixed  macrocell4     875    875  505217  RISE       1
\FracN:adder1_3\/main_1   macrocell4    3785   4660  534550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_3\/clock_0                                   macrocell4          0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_0\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_0\/clock_0
Path slack     : 534551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/main_0  macrocell39   3783   4658  534551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_1\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_1\/clock_0
Path slack     : 534551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/main_0  macrocell40   3783   4658  534551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_2\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_2\/clock_0
Path slack     : 534551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/main_0  macrocell41   3783   4658  534551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:minus1\/q
Path End       : \FracN:MODULE_5:g1:a0:s_3\/main_0
Capture Clock  : \FracN:MODULE_5:g1:a0:s_3\/clock_0
Path slack     : 534551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:minus1\/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\FracN:minus1\/q                   macrocell70    875    875  530225  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/main_0  macrocell42   3783   4658  534551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:MODULE_5:g1:a0:s_3\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_10\/q_fixed
Path End       : \FracN:adder1_10\/main_1
Capture Clock  : \FracN:adder1_10\/clock_0
Path slack     : 534555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_10\/clock_0                                  macrocell11         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_10\/q_fixed  macrocell11    875    875  509364  RISE       1
\FracN:adder1_10\/main_1   macrocell11   3780   4655  534555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_10\/clock_0                                  macrocell11         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_6\/q_fixed
Path End       : \FracN:adder1_6\/main_1
Capture Clock  : \FracN:adder1_6\/clock_0
Path slack     : 534839p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_6\/clock_0                                   macrocell7          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_6\/q_fixed  macrocell7     875    875  507100  RISE       1
\FracN:adder1_6\/main_1   macrocell7    3496   4371  534839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_6\/clock_0                                   macrocell7          0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_13\/q_fixed
Path End       : \FracN:adder1_13\/main_1
Capture Clock  : \FracN:adder1_13\/clock_0
Path slack     : 534875p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_13\/clock_0                                  macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_13\/q_fixed  macrocell14    875    875  511312  RISE       1
\FracN:adder1_13\/main_1   macrocell14   3459   4334  534875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_13\/clock_0                                  macrocell14         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_7\/q_fixed
Path End       : \FracN:adder1_7\/main_1
Capture Clock  : \FracN:adder1_7\/clock_0
Path slack     : 535049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_7\/clock_0                                   macrocell8          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_7\/q_fixed  macrocell8     875    875  507469  RISE       1
\FracN:adder1_7\/main_1   macrocell8    3285   4160  535049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_7\/clock_0                                   macrocell8          0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder1_9\/q_fixed
Path End       : \FracN:adder1_9\/main_1
Capture Clock  : \FracN:adder1_9\/clock_0
Path slack     : 535072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_9\/clock_0                                   macrocell10         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder1_9\/q_fixed  macrocell10    875    875  508796  RISE       1
\FracN:adder1_9\/main_1   macrocell10   3263   4138  535072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder1_9\/clock_0                                   macrocell10         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_8\/q_fixed
Path End       : \FracN:adder2_8\/main_1
Capture Clock  : \FracN:adder2_8\/clock_0
Path slack     : 536025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_8\/clock_0                                   macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_8\/q_fixed  macrocell24    875    875  512575  RISE       1
\FracN:adder2_8\/main_1   macrocell24   2310   3185  536025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_8\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_0\/q_fixed
Path End       : \FracN:adder2_0\/main_1
Capture Clock  : \FracN:adder2_0\/clock_0
Path slack     : 536028p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_0\/clock_0                                   macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_0\/q_fixed  macrocell16    875    875  507868  RISE       1
\FracN:adder2_0\/main_1   macrocell16   2307   3182  536028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_0\/clock_0                                   macrocell16         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_2\/q_fixed
Path End       : \FracN:adder2_2\/main_1
Capture Clock  : \FracN:adder2_2\/clock_0
Path slack     : 536031p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_2\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_2\/q_fixed  macrocell18    875    875  508991  RISE       1
\FracN:adder2_2\/main_1   macrocell18   2303   3178  536031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_2\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_4\/q_fixed
Path End       : \FracN:adder2_4\/main_1
Capture Clock  : \FracN:adder2_4\/clock_0
Path slack     : 536032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_4\/clock_0                                   macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_4\/q_fixed  macrocell20    875    875  510111  RISE       1
\FracN:adder2_4\/main_1   macrocell20   2303   3178  536032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_4\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_7\/q_fixed
Path End       : \FracN:adder2_7\/main_1
Capture Clock  : \FracN:adder2_7\/clock_0
Path slack     : 536033p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_7\/clock_0                                   macrocell23         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_7\/q_fixed  macrocell23    875    875  511793  RISE       1
\FracN:adder2_7\/main_1   macrocell23   2302   3177  536033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_7\/clock_0                                   macrocell23         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_3\/q_fixed
Path End       : \FracN:adder2_3\/main_1
Capture Clock  : \FracN:adder2_3\/clock_0
Path slack     : 536035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_3\/clock_0                                   macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_3\/q_fixed  macrocell19    875    875  509554  RISE       1
\FracN:adder2_3\/main_1   macrocell19   2300   3175  536035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_3\/clock_0                                   macrocell19         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_6\/q_fixed
Path End       : \FracN:adder2_6\/main_1
Capture Clock  : \FracN:adder2_6\/clock_0
Path slack     : 536035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_6\/clock_0                                   macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_6\/q_fixed  macrocell22    875    875  511235  RISE       1
\FracN:adder2_6\/main_1   macrocell22   2299   3174  536035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_6\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_11\/q_fixed
Path End       : \FracN:adder2_11\/main_1
Capture Clock  : \FracN:adder2_11\/clock_0
Path slack     : 536035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_11\/clock_0                                  macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_11\/q_fixed  macrocell27    875    875  514266  RISE       1
\FracN:adder2_11\/main_1   macrocell27   2299   3174  536035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_11\/clock_0                                  macrocell27         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_5\/q_fixed
Path End       : \FracN:adder2_5\/main_1
Capture Clock  : \FracN:adder2_5\/clock_0
Path slack     : 536038p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_5\/clock_0                                   macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_5\/q_fixed  macrocell21    875    875  510677  RISE       1
\FracN:adder2_5\/main_1   macrocell21   2297   3172  536038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_5\/clock_0                                   macrocell21         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_10\/q_fixed
Path End       : \FracN:adder2_10\/main_1
Capture Clock  : \FracN:adder2_10\/clock_0
Path slack     : 536038p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_10\/clock_0                                  macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_10\/q_fixed  macrocell26    875    875  513708  RISE       1
\FracN:adder2_10\/main_1   macrocell26   2297   3172  536038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_10\/clock_0                                  macrocell26         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_9\/q_fixed
Path End       : \FracN:adder2_9\/main_1
Capture Clock  : \FracN:adder2_9\/clock_0
Path slack     : 536040p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_9\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_9\/q_fixed  macrocell25    875    875  513151  RISE       1
\FracN:adder2_9\/main_1   macrocell25   2295   3170  536040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_9\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_1\/q_fixed
Path End       : \FracN:adder2_1\/main_1
Capture Clock  : \FracN:adder2_1\/clock_0
Path slack     : 536047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           3163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_1\/clock_0                                   macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_1\/q_fixed  macrocell17    875    875  508447  RISE       1
\FracN:adder2_1\/main_1   macrocell17   2288   3163  536047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_1\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_13\/q_fixed
Path End       : \FracN:adder2_13\/main_1
Capture Clock  : \FracN:adder2_13\/clock_0
Path slack     : 536047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3162
-------------------------------------   ---- 
End-of-path arrival time (ps)           3162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_13\/clock_0                                  macrocell29         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_13\/q_fixed  macrocell29    875    875  515398  RISE       1
\FracN:adder2_13\/main_1   macrocell29   2287   3162  536047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_13\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FracN:adder2_12\/q_fixed
Path End       : \FracN:adder2_12\/main_1
Capture Clock  : \FracN:adder2_12\/clock_0
Path slack     : 536052p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (FRAC_CLK:R#1 vs. FRAC_CLK:R#2)   541667
- Setup time                                      -2457
----------------------------------------------   ------ 
End-of-path required time (ps)                   539210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3157
-------------------------------------   ---- 
End-of-path arrival time (ps)           3157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_12\/clock_0                                  macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\FracN:adder2_12\/q_fixed  macrocell28    875    875  514843  RISE       1
\FracN:adder2_12\/main_1   macrocell28   2282   3157  536052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FracN:adder2_12\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_tff_1/q
Path End       : \CW_Control:Sync:ctrl_reg\/clk_en
Capture Clock  : \CW_Control:Sync:ctrl_reg\/clock
Path slack     : 99986999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CW_Clock:R#1 vs. CW_Clock:R#2)   99991667
- Setup time                                        -1470
----------------------------------------------   -------- 
End-of-path required time (ps)                   99990197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           3198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
cy_tff_1/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
cy_tff_1/q                         macrocell92     875    875  99986999  RISE       1
\CW_Control:Sync:ctrl_reg\/clk_en  controlcell5   2323   3198  99986999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CW_Control:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

