+libext+.v
-v ../../lib/verilog/SRAM2RW16x4.v
-v ../../lib/verilog/saed32nm_hvt.v
-v ../../lib/verilog/saed32nm_lvt.v
-v ../../lib/verilog/saed32nm.v
../icc2/outputs2icc2/bit_top.vg
../icc2/outputs2icc2/bit_slice.vg
../icc2/outputs2icc2/bit_coin.vg
