const e="fundamentals_cpu_architectures_quiz_001",t="Fundamentals and Theory of Computing",i="CPU Architectures Quiz",r="Quiz covering CPU architectures.",c=[{type:"mcq",text:"Which CPU architecture is characterized by a reduced set of instructions?",difficulty:"medium",explanation:"RISC (Reduced Instruction Set Computing) architectures are characterized by a reduced set of instructions.",correctAnswers:["RISC"],wrongAnswers:["CISC","x86","x64"]},{type:"mcq",text:"Which CPU architecture is characterized by complex instructions?",difficulty:"medium",explanation:"CISC (Complex Instruction Set Computing) architectures are characterized by complex instructions.",correctAnswers:["CISC"],wrongAnswers:["RISC","x86","x64"]},{type:"true_false",text:"x86 is a RISC architecture.",difficulty:"easy",explanation:"x86 is a CISC architecture.",correctAnswers:[!1],options:["True","False"]},{type:"mcq",text:"Which of the following is a characteristic of RISC architectures?",difficulty:"medium",explanation:"RISC architectures typically have a large number of registers.",correctAnswers:["Large number of registers"],wrongAnswers:["Complex instructions","Memory-to-memory operations","Variable-length instructions"]},{type:"mcq",text:"Which of the following is a characteristic of CISC architectures?",difficulty:"medium",explanation:"CISC architectures typically have memory-to-memory operations.",correctAnswers:["Memory-to-memory operations"],wrongAnswers:["Large number of registers","Fixed-length instructions","Simple instructions"]},{type:"true_false",text:"SPARC is a CISC architecture.",difficulty:"easy",explanation:"SPARC is a RISC architecture.",correctAnswers:[!1],options:["True","False"]},{type:"mcq",text:"Which CPU architecture is commonly used in mobile devices?",difficulty:"medium",explanation:"ARM architectures, which are RISC-based, are commonly used in mobile devices.",correctAnswers:["ARM"],wrongAnswers:["x86","x64","CISC"]},{type:"mcq",text:"What does the term 'pipelining' refer to in CPU architecture?",difficulty:"medium",explanation:"Pipelining is a technique used to improve CPU performance by overlapping the execution of multiple instructions.",correctAnswers:["Overlapping instruction execution"],wrongAnswers:["Reducing power consumption","Increasing clock speed","Simplifying instruction sets"]},{type:"true_false",text:"CISC architectures generally have lower cycles per second than RISC architectures.",difficulty:"medium",explanation:"CISC architectures generally have higher cycles per second than RISC architectures.",correctAnswers:[!1],options:["True","False"]},{type:"mcq",text:"Which of the following is a benefit of using a cache in CPU architecture?",difficulty:"medium",explanation:"A cache is used to reduce the average time to access memory.",correctAnswers:["Reduce memory access time"],wrongAnswers:["Increase clock speed","Reduce power consumption","Simplify instruction sets"]},{type:"mcq",text:"What is the primary difference between x86 and x64 architectures?",difficulty:"easy",explanation:"x64 architectures allow more than 4GB of RAM to be installed, while x86 architectures are limited to 4GB.",correctAnswers:["Memory addressing capability"],wrongAnswers:["Instruction set","Clock speed","Power consumption"]},{type:"true_false",text:"RISC architectures typically have variable-length instructions.",difficulty:"medium",explanation:"RISC architectures typically have fixed-length instructions.",correctAnswers:[!1],options:["True","False"]},{type:"mcq",text:"Which of the following is a characteristic of SPARC architectures?",difficulty:"medium",explanation:"SPARC architectures are purely big-endian.",correctAnswers:["Big-endian"],wrongAnswers:["Little-endian","Variable-endian","Mixed-endian"]},{type:"mcq",text:"What is the purpose of an instruction set in CPU architecture?",difficulty:"medium",explanation:"An instruction set defines the set of instructions that a CPU can execute.",correctAnswers:["Define CPU instructions"],wrongAnswers:["Manage memory","Control peripherals","Handle interrupts"]},{type:"true_false",text:"CISC architectures generally have smaller code sizes than RISC architectures.",difficulty:"medium",explanation:"CISC architectures generally have smaller code sizes than RISC architectures.",correctAnswers:[!0],options:["True","False"]},{type:"mcq",text:"Which of the following is a benefit of using pipelining in CPU architecture?",difficulty:"medium",explanation:"Pipelining increases the throughput of instructions.",correctAnswers:["Increased throughput"],wrongAnswers:["Reduced latency","Simplified design","Lower power consumption"]},{type:"mcq",text:"What is the purpose of branch prediction in CPU architecture?",difficulty:"medium",explanation:"Branch prediction is used to improve performance by predicting the outcome of branch instructions.",correctAnswers:["Predict branch outcomes"],wrongAnswers:["Reduce power consumption","Simplify instruction sets","Increase clock speed"]},{type:"true_false",text:"Superscalar architecture refers to the ability to execute instructions out of order.",difficulty:"medium",explanation:"Superscalar architecture refers to the ability to execute multiple instructions in parallel.",correctAnswers:[!0],options:["True","False"]},{type:"mcq",text:"Which of the following is a characteristic of out-of-order execution?",difficulty:"medium",explanation:"Out-of-order execution allows instructions to be executed in a different order than they appear in the program.",correctAnswers:["Instructions executed in a different order"],wrongAnswers:["Instructions executed sequentially","Simplified design","Lower power consumption"]},{type:"mcq",text:"What is the purpose of a memory management unit (MMU) in CPU architecture?",difficulty:"medium",explanation:"A memory management unit (MMU) manages memory access and provides virtual memory capabilities.",correctAnswers:["Manage memory access"],wrongAnswers:["Control peripherals","Handle interrupts","Define CPU instructions"]}],n={id:e,category:t,title:i,description:r,questions:c};export{t as category,n as default,r as description,e as id,c as questions,i as title};
