<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Full Case and Parallel Case | Home</title>
<meta name="keywords" content="rtl">
<meta name="description" content="[Source] &ndash; RTL Design Directory
Full Case and Parallel Case The case statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling &ldquo;don&rsquo;t care&rdquo; conditions in the case items, discussed in Casex and Casez.
The case statement can be caterogired as full and parallel based on the how the case items are being matched to case expression.">
<meta name="author" content="Kiran">
<link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.52e0c6b907e6faf457675afdd077415881f3ecbbc7a62643d105f99d8fe2a124.css" integrity="sha256-UuDGuQfm&#43;vRXZ1r90HdBWIHz7LvHpiZD0QX5nY/ioSQ=" rel="preload stylesheet" as="style">
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">

<link rel="icon" href="https://24x7fpga.com/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://24x7fpga.com/assets/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://24x7fpga.com/assets/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://24x7fpga.com/assets/apple-touch-icon.png">
<link rel="mask-icon" href="https://24x7fpga.com/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript>

<link rel="stylesheet" href="../../zcustom.css">


<meta property="og:title" content="Full Case and Parallel Case" />
<meta property="og:description" content="[Source] &ndash; RTL Design Directory
Full Case and Parallel Case The case statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling &ldquo;don&rsquo;t care&rdquo; conditions in the case items, discussed in Casex and Casez.
The case statement can be caterogired as full and parallel based on the how the case items are being matched to case expression." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-26T17:05:00-04:00" />
<meta property="article:modified_time" content="2024-07-26T17:05:00-04:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Full Case and Parallel Case"/>
<meta name="twitter:description" content="[Source] &ndash; RTL Design Directory
Full Case and Parallel Case The case statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling &ldquo;don&rsquo;t care&rdquo; conditions in the case items, discussed in Casex and Casez.
The case statement can be caterogired as full and parallel based on the how the case items are being matched to case expression."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Rtl_directories",
      "item": "https://24x7fpga.com/rtl_directory/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Full Case and Parallel Case",
      "item": "https://24x7fpga.com/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Full Case and Parallel Case",
  "name": "Full Case and Parallel Case",
  "description": "[Source] \u0026ndash; RTL Design Directory\nFull Case and Parallel Case The case statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling \u0026ldquo;don\u0026rsquo;t care\u0026rdquo; conditions in the case items, discussed in Casex and Casez.\nThe case statement can be caterogired as full and parallel based on the how the case items are being matched to case expression.",
  "keywords": [
    "rtl"
  ],
  "articleBody": "[Source] – RTL Design Directory\nFull Case and Parallel Case The case statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling “don’t care” conditions in the case items, discussed in Casex and Casez.\nThe case statement can be caterogired as full and parallel based on the how the case items are being matched to case expression.\nFull Case A full case statement is where every possible value of the case expression is matched to a case item or to a default case statement. Not having a default statement will not result in a full case statement. When the case item does not have a matching case expression the output will hold the last assigned value and the synthesis will infer a latch.\nFrom an HDL simulation perspective, a “full” case statement is a case statement in which every possible binary, non-binary and mixture of binary and non-binary patterns is included as a case item in the case statement [1].\nFrom a synthesis tool perspective, a “full” case statement is a case statement in which every possible binary pattern is included as a case item in the case statement [1].\nFull Case removes latches from the design. Number of case item is directly proportional to the number of case expression. The full_case directive can be used to explicitly indicate that the case statement is full. Parallel Case A case statement checks the case expression against multiple cases and executes the corresponding branch that matches the case expression. By default, the synthesis tools generate a priority encoder, which checks cases sequentially. The parallel case tells the synthesis tool that each case item has only one matching case expression allowing the synthesis tool to optimize the hardware by removing priority checks, leading to simpler and faster hardware implementation.\nParallel Case removes large, slow-priority encoders. The parallel_case directive is used to explicitly indicate that the case statement is parallel. Points to Remember Non-Parallel Case: The order of the case branches is significant, as the conditions are evaluated sequentially, and the first matching condition is selected for execution.\nParallel Case: The order of the case branches is irrelevant, as the synthesis tool assumes that the conditions are mutually exclusive, allowing for simultaneous evaluation without prioritization.\nReference “full_case parallel_case”, the Evil Twins of Verilog Synthesis Cummings, Clifford. “SystemVerilog’s priority \u0026 Unique–A Solution to Verilog’s full_case \u0026 parallel_case Evil Twins.” SNUG. Israel 282282 (2005). ",
  "wordCount" : "427",
  "inLanguage": "en",
  "datePublished": "2024-07-26T17:05:00-04:00",
  "dateModified": "2024-07-26T17:05:00-04:00",
  "author":[{
    "@type": "Person",
    "name": "Kiran"
  }],
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://24x7fpga.com/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Home",
    "logo": {
      "@type": "ImageObject",
      "url": "https://24x7fpga.com/favicon.ico"
    }
  }
}
</script><link rel="stylesheet" href="/css/syntax.css" !important>

</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    }

</script>


<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://24x7fpga.com/" accesskey="h" title="Home (Alt + H)">Home</a>
            
            
            <div class="vertical-line" style="height: 20px;"></div>
            
            
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory" title="rtl">
                    <span> 


                           
                        
                         
                        rtl</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/sv_directory/2024_06_27_16_53_00_sv_verification_directory" title="sv">
                    <span> 


                           
                        
                         
                        sv</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/uvm_directory/2024_08_28_12_39_50_uvm_framework_directory" title="uvm">
                    <span> 


                           
                        
                         
                        uvm</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/tags/" title="">
                    <span> 


                           
                        
                            
                    
                    
                    

                    
                    
                    

                    
                    
                    
                    


                    
                    
                    
                    

                    
                    
                    
                    
                    
                    
                    
                    
                
                         
                        
                        <div style="text-decoration: none">
                        <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 15"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round" style="text-decoration: none">
                            <path d="M21 18V6H8L2 12L8 18H21Z" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"/>
                            <path d="M12 12C12 13.1046 11.1046 14 10 14C8.89543 14 8 13.1046 8 12C8 10.8954 8.89543 10 10 10C11.1046 10 12 10.8954 12 12Z" stroke="currentColor" stroke-width="1.2" stroke-linecap="round" stroke-linejoin="round"/>
                        <line x1="7" y1="7" x2="7" y2="7"></line>
                        </svg> 
                        </div>
                        </span>  
                </a>
            </li>
        </ul>
    </nav>
</header>







<script src="https://24x7fpga.com/js/mathjax-config.js"></script>


<script type="text/javascript" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js"></script>
<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      Full Case and Parallel Case
    </h1>
    <div class="post-meta"><span title='2024-07-26 17:05:00 -0400 EDT'>July 26, 2024</span>&nbsp;·&nbsp;3 min&nbsp;·&nbsp;427 words&nbsp;·&nbsp;Kiran

</div>
  </header> 
  <div class="post-content"><p>[Source] &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="full-case-and-parallel-case">Full Case and Parallel Case<a hidden class="anchor" aria-hidden="true" href="#full-case-and-parallel-case">#</a></h2>
<p>The <em>case</em> statement is a fundamental construct used for conditional branching across various programming languages. In SystemVerilog, it is implemented as a simple if-else-if statement. SystemVerilog introduces two specialized variations of the case statement, casex and casez, that allow for handling &ldquo;don&rsquo;t care&rdquo; conditions in the case items, discussed in <a href="/rtl_directory/2024_07_25_11_36_52_casex_and_casez/">Casex and Casez</a>.</p>
<p>The case statement can be caterogired as <strong>full</strong> and <strong>parallel</strong> based on the how the case items are being matched to case expression.</p>
<h3 id="full-case">Full Case<a hidden class="anchor" aria-hidden="true" href="#full-case">#</a></h3>
<p>A <strong>full</strong> case statement is where every possible value of the case expression is matched to a case item or to a default case statement. Not having a default statement will not result in a full case statement. When the case item does not have a matching case expression the output will hold the last assigned value and the synthesis will infer a latch.</p>
<p>From an HDL simulation perspective, a &ldquo;full&rdquo; case statement is a case statement in which every
possible binary, non-binary and mixture of binary and non-binary patterns is included as a case
item in the case statement [1].</p>
<p>From a synthesis tool perspective, a &ldquo;full&rdquo; case statement is a case statement in which every
possible binary pattern is included as a case item in the case statement [1].</p>
<ul>
<li>Full Case removes latches from the design.</li>
<li>Number of case item is directly proportional to the number of case expression.</li>
<li>The <strong>full_case</strong> directive can be used to explicitly indicate that the case statement is full.</li>
</ul>
<h3 id="parallel-case">Parallel Case<a hidden class="anchor" aria-hidden="true" href="#parallel-case">#</a></h3>
<p>A case statement checks the case expression against multiple cases and executes the corresponding branch that matches the case expression. By default, the synthesis tools generate a priority encoder, which checks cases sequentially. The <strong>parallel</strong> case tells the synthesis tool that each case item has only one matching case expression allowing the synthesis tool to optimize the hardware by removing priority checks, leading to simpler and faster hardware implementation.</p>
<ul>
<li>Parallel Case removes large, slow-priority encoders.</li>
<li>The <strong>parallel_case</strong> directive is used to explicitly indicate that the case statement is parallel.</li>
</ul>
<h3 id="points-to-remember">Points to Remember<a hidden class="anchor" aria-hidden="true" href="#points-to-remember">#</a></h3>
<ol>
<li>
<p>Non-Parallel Case: The order of the case branches is significant, as the conditions are evaluated sequentially, and the first matching condition is selected for execution.</p>
</li>
<li>
<p>Parallel Case: The order of the case branches is irrelevant, as the synthesis tool assumes that the conditions are mutually exclusive, allowing for simultaneous evaluation without prioritization.</p>
</li>
</ol>
<h3 id="reference">Reference<a hidden class="anchor" aria-hidden="true" href="#reference">#</a></h3>
<ol>
<li><a href="http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf">&ldquo;full_case parallel_case&rdquo;, the Evil Twins of Verilog Synthesis</a></li>
<li><a href="http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf">Cummings, Clifford. &ldquo;SystemVerilog’s priority &amp; Unique–A Solution to Verilog’s full_case &amp; parallel_case Evil Twins.&rdquo; SNUG. Israel 282282 (2005).</a></li>
</ol>


  </div>



  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://24x7fpga.com/tags/rtl/">rtl</a></li>
    </ul>



    <div class="bottom-line" ></div>
    
    
    
      <img src="/img/org_mode.png" class="center" alt="footer" style="max-width:50px" />
    

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2024 <a href="https://24x7fpga.com/"></a></span>
        
        


</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a><footer class="footer">

</footer>



<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
