<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/acr2/data/xmlReportxbr.dtd">
<document><ascFile>ram_16x4.rpt</ascFile><devFile>C:/Xilinx/acr2/data/xa2c32a.chp</devFile><mfdFile>ram_16x4.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ44" date="11-11-2025" time="  9:29AM" speed="-6" design="ram_16x4" device="XA2C32A" status="10" eqnType="1" version="1.0" statusStr="Design Rule Checking Failed" swVersion="H.38"/><inputs id="addr0_SPECSIG"/><inputs id="addr1_SPECSIG"/><inputs id="addr2_SPECSIG"/><inputs id="addr3_SPECSIG"/><inputs id="csn"/><inputs id="datain0_SPECSIG"/><inputs id="datain1_SPECSIG"/><inputs id="datain2_SPECSIG"/><inputs id="datain3_SPECSIG"/><inputs id="rwn"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC4_PIN34" pinnum="34"/><pin id="FB1_MC5_PIN33" pinnum="33"/><pin id="FB1_MC6_PIN32" pinnum="32"/><pin id="FB1_MC7_PIN31" pinnum="31"/><pin id="FB1_MC8_PIN30" pinnum="30"/><pin id="FB1_MC9_PIN29" pinnum="29"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" pinnum="27"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC13_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN21" pinnum="21"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN19" pinnum="19"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" use="VCCAUX" pinnum="35"/><pin id="FB_PIN7" use="VCCIO-UNUSED" pinnum="7"/><pin id="FB_PIN15" use="VCC" pinnum="15"/><pin id="FB_PIN26" use="VCCIO-UNUSED" pinnum="26"/><failuretable><failsig name="N_PZ_151"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_152"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_155"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_159"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_162"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_163"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_164"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_165"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_166"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_167"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_173"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_175"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_176"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_177"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_179"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_181"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="dataout0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="dataout1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="dataout2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="dataout3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_0_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_0_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_0_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_0_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_10_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_10_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_10_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_10_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_11_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_11_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_11_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_11_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_12_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_12_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_12_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_12_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_13_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_13_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_13_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_13_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_14_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_14_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_14_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_14_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_15_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_15_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_15_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_15_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_1_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_1_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_1_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_1_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_2_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_2_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_2_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_2_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_3_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_3_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_3_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_3_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_4_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_4_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_4_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_4_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_5_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_5_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_5_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_5_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_6_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_6_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_6_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_6_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_7_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_7_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_7_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_7_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_8_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_8_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_8_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_8_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_9_0"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_9_1"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_9_2"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig><failsig name="memory_9_3"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="memory_10_0"/><signal id="N_PZ_151"/></pterm><pterm id="INPUTPINS_1_2"><signal id="memory_11_0"/><signal id="N_PZ_152"/></pterm><pterm id="INPUTPINS_1_3"><signal id="memory_7_0"/><signal id="N_PZ_155"/></pterm><pterm id="INPUTPINS_1_4"><signal id="memory_3_0"/><signal id="N_PZ_159"/></pterm><pterm id="INPUTPINS_1_5"><signal id="memory_6_0"/><signal id="N_PZ_162"/></pterm><pterm id="INPUTPINS_1_6"><signal id="memory_2_0"/><signal id="N_PZ_163"/></pterm><pterm id="INPUTPINS_1_7"><signal id="memory_8_0"/><signal id="N_PZ_164"/></pterm><pterm id="INPUTPINS_1_8"><signal id="memory_12_0"/><signal id="N_PZ_165"/></pterm><pterm id="INPUTPINS_1_9"><signal id="memory_13_0"/><signal id="N_PZ_166"/></pterm><pterm id="INPUTPINS_1_10"><signal id="memory_1_0"/><signal id="N_PZ_167"/></pterm><pterm id="INPUTPINS_1_11"><signal id="memory_5_0"/><signal id="N_PZ_173"/></pterm><pterm id="INPUTPINS_1_12"><signal id="memory_14_0"/><signal id="N_PZ_175"/></pterm><pterm id="INPUTPINS_1_13"><signal id="memory_9_0"/><signal id="N_PZ_176"/></pterm><pterm id="INPUTPINS_1_14"><signal id="memory_0_0"/><signal id="N_PZ_177"/></pterm><pterm id="INPUTPINS_1_15"><signal id="memory_4_0"/><signal id="N_PZ_179"/></pterm><pterm id="INPUTPINS_1_16"><signal id="memory_15_0"/><signal id="N_PZ_181"/></pterm><pterm id="INPUTPINS_1_17"><signal id="rwn"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="34"><equation id="dataout0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/></d2><oe><eq_pterm ptindx="INPUTPINS_1_17"/></oe></equation></unmapped_eqn><pterm id="INPUTPINS_2_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_2_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_10_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_2_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_2_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_3_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_151"><d2><eq_pterm ptindx="INPUTPINS_3_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_4_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_4_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_11_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_4_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_4_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_5_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_152"><d2><eq_pterm ptindx="INPUTPINS_5_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_6_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_6_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_7_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_6_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_6_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_7_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_155"><d2><eq_pterm ptindx="INPUTPINS_7_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_8_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_8_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_3_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_8_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_8_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_9_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_159"><d2><eq_pterm ptindx="INPUTPINS_9_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_10_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_10_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_6_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_10_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_10_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_11_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_162"><d2><eq_pterm ptindx="INPUTPINS_11_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_12_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_12_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_2_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_12_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_12_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_13_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_163"><d2><eq_pterm ptindx="INPUTPINS_13_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_14_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_14_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_8_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_14_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_14_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_15_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_164"><d2><eq_pterm ptindx="INPUTPINS_15_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_16_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_16_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_12_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_16_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_16_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_17_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_165"><d2><eq_pterm ptindx="INPUTPINS_17_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_18_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_18_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_13_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_18_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_18_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_19_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_166"><d2><eq_pterm ptindx="INPUTPINS_19_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_20_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_20_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_1_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_20_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_20_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_21_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_167"><d2><eq_pterm ptindx="INPUTPINS_21_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_22_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_22_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_5_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_22_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_22_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_23_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_173"><d2><eq_pterm ptindx="INPUTPINS_23_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_24_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_24_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_14_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_24_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_24_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_25_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_175"><d1><eq_pterm ptindx="INPUTPINS_25_1"/></d1><d2><eq_pterm ptindx="GND"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_26_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_26_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_9_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_26_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_26_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_27_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_176"><d2><eq_pterm ptindx="INPUTPINS_27_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_28_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_28_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_0_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_28_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_28_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_29_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_177"><d2><eq_pterm ptindx="INPUTPINS_29_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_30_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_30_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_4_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_30_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_30_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_31_1"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_179"><d2><eq_pterm ptindx="INPUTPINS_31_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_32_1"><signal id="datain0_SPECSIG"/></pterm><pterm id="INPUTPINS_32_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_15_0" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_32_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_32_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_33_1"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_181"><d2><eq_pterm ptindx="INPUTPINS_33_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_34_1"><signal id="N_PZ_151"/><signal id="memory_10_1"/></pterm><pterm id="INPUTPINS_34_2"><signal id="N_PZ_152"/><signal id="memory_11_1"/></pterm><pterm id="INPUTPINS_34_3"><signal id="N_PZ_155"/><signal id="memory_7_1"/></pterm><pterm id="INPUTPINS_34_4"><signal id="N_PZ_159"/><signal id="memory_3_1"/></pterm><pterm id="INPUTPINS_34_5"><signal id="N_PZ_162"/><signal id="memory_6_1"/></pterm><pterm id="INPUTPINS_34_6"><signal id="N_PZ_163"/><signal id="memory_2_1"/></pterm><pterm id="INPUTPINS_34_7"><signal id="N_PZ_164"/><signal id="memory_8_1"/></pterm><pterm id="INPUTPINS_34_8"><signal id="N_PZ_165"/><signal id="memory_12_1"/></pterm><pterm id="INPUTPINS_34_9"><signal id="N_PZ_166"/><signal id="memory_13_1"/></pterm><pterm id="INPUTPINS_34_10"><signal id="N_PZ_167"/><signal id="memory_1_1"/></pterm><pterm id="INPUTPINS_34_11"><signal id="N_PZ_173"/><signal id="memory_5_1"/></pterm><pterm id="INPUTPINS_34_12"><signal id="N_PZ_175"/><signal id="memory_14_1"/></pterm><pterm id="INPUTPINS_34_13"><signal id="N_PZ_176"/><signal id="memory_9_1"/></pterm><pterm id="INPUTPINS_34_14"><signal id="N_PZ_177"/><signal id="memory_0_1"/></pterm><pterm id="INPUTPINS_34_15"><signal id="N_PZ_179"/><signal id="memory_4_1"/></pterm><pterm id="INPUTPINS_34_16"><signal id="N_PZ_181"/><signal id="memory_15_1"/></pterm><pterm id="INPUTPINS_34_17"><signal id="rwn"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="34"><equation id="dataout1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_34_1"/><eq_pterm ptindx="INPUTPINS_34_2"/><eq_pterm ptindx="INPUTPINS_34_3"/><eq_pterm ptindx="INPUTPINS_34_4"/><eq_pterm ptindx="INPUTPINS_34_5"/><eq_pterm ptindx="INPUTPINS_34_6"/><eq_pterm ptindx="INPUTPINS_34_7"/><eq_pterm ptindx="INPUTPINS_34_8"/><eq_pterm ptindx="INPUTPINS_34_9"/><eq_pterm ptindx="INPUTPINS_34_10"/><eq_pterm ptindx="INPUTPINS_34_11"/><eq_pterm ptindx="INPUTPINS_34_12"/><eq_pterm ptindx="INPUTPINS_34_13"/><eq_pterm ptindx="INPUTPINS_34_14"/><eq_pterm ptindx="INPUTPINS_34_15"/><eq_pterm ptindx="INPUTPINS_34_16"/></d2><oe><eq_pterm ptindx="INPUTPINS_34_17"/></oe></equation></unmapped_eqn><pterm id="INPUTPINS_35_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_35_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_10_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_35_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_35_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_36_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_36_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_11_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_36_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_36_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_37_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_37_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_7_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_37_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_37_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_38_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_38_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_3_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_38_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_38_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_39_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_39_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_6_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_39_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_39_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_40_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_40_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_2_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_40_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_40_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_41_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_41_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_8_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_41_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_41_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_42_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_42_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_12_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_42_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_42_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_43_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_43_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_13_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_43_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_43_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_44_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_44_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_1_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_44_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_44_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_45_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_45_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_5_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_45_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_45_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_46_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_46_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_14_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_46_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_46_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_47_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_47_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_9_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_47_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_47_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_48_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_48_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_0_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_48_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_48_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_49_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_49_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_4_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_49_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_49_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_50_1"><signal id="datain1_SPECSIG"/></pterm><pterm id="INPUTPINS_50_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_15_1" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_50_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_50_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_51_1"><signal id="N_PZ_151"/><signal id="memory_10_2"/></pterm><pterm id="INPUTPINS_51_2"><signal id="N_PZ_152"/><signal id="memory_11_2"/></pterm><pterm id="INPUTPINS_51_3"><signal id="N_PZ_155"/><signal id="memory_7_2"/></pterm><pterm id="INPUTPINS_51_4"><signal id="N_PZ_159"/><signal id="memory_3_2"/></pterm><pterm id="INPUTPINS_51_5"><signal id="N_PZ_162"/><signal id="memory_6_2"/></pterm><pterm id="INPUTPINS_51_6"><signal id="N_PZ_163"/><signal id="memory_2_2"/></pterm><pterm id="INPUTPINS_51_7"><signal id="N_PZ_164"/><signal id="memory_8_2"/></pterm><pterm id="INPUTPINS_51_8"><signal id="N_PZ_165"/><signal id="memory_12_2"/></pterm><pterm id="INPUTPINS_51_9"><signal id="N_PZ_166"/><signal id="memory_13_2"/></pterm><pterm id="INPUTPINS_51_10"><signal id="N_PZ_167"/><signal id="memory_1_2"/></pterm><pterm id="INPUTPINS_51_11"><signal id="N_PZ_173"/><signal id="memory_5_2"/></pterm><pterm id="INPUTPINS_51_12"><signal id="N_PZ_175"/><signal id="memory_14_2"/></pterm><pterm id="INPUTPINS_51_13"><signal id="N_PZ_176"/><signal id="memory_9_2"/></pterm><pterm id="INPUTPINS_51_14"><signal id="N_PZ_177"/><signal id="memory_0_2"/></pterm><pterm id="INPUTPINS_51_15"><signal id="N_PZ_179"/><signal id="memory_4_2"/></pterm><pterm id="INPUTPINS_51_16"><signal id="N_PZ_181"/><signal id="memory_15_2"/></pterm><pterm id="INPUTPINS_51_17"><signal id="rwn"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="34"><equation id="dataout2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_51_1"/><eq_pterm ptindx="INPUTPINS_51_2"/><eq_pterm ptindx="INPUTPINS_51_3"/><eq_pterm ptindx="INPUTPINS_51_4"/><eq_pterm ptindx="INPUTPINS_51_5"/><eq_pterm ptindx="INPUTPINS_51_6"/><eq_pterm ptindx="INPUTPINS_51_7"/><eq_pterm ptindx="INPUTPINS_51_8"/><eq_pterm ptindx="INPUTPINS_51_9"/><eq_pterm ptindx="INPUTPINS_51_10"/><eq_pterm ptindx="INPUTPINS_51_11"/><eq_pterm ptindx="INPUTPINS_51_12"/><eq_pterm ptindx="INPUTPINS_51_13"/><eq_pterm ptindx="INPUTPINS_51_14"/><eq_pterm ptindx="INPUTPINS_51_15"/><eq_pterm ptindx="INPUTPINS_51_16"/></d2><oe><eq_pterm ptindx="INPUTPINS_51_17"/></oe></equation></unmapped_eqn><pterm id="INPUTPINS_52_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_52_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_10_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_52_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_52_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_53_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_53_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_11_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_53_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_53_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_54_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_54_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_7_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_54_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_54_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_55_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_55_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_3_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_55_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_55_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_56_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_56_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_6_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_56_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_56_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_57_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_57_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_2_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_57_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_57_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_58_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_58_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_8_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_58_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_58_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_59_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_59_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_12_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_59_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_59_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_60_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_60_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_13_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_60_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_60_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_61_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_61_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_1_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_61_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_61_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_62_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_62_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_5_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_62_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_62_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_63_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_63_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_14_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_63_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_63_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_64_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_64_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_9_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_64_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_64_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_65_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_65_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_0_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_65_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_65_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_66_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_66_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_4_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_66_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_66_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_67_1"><signal id="datain2_SPECSIG"/></pterm><pterm id="INPUTPINS_67_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_15_2" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_67_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_67_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_68_1"><signal id="N_PZ_151"/><signal id="memory_10_3"/></pterm><pterm id="INPUTPINS_68_2"><signal id="N_PZ_152"/><signal id="memory_11_3"/></pterm><pterm id="INPUTPINS_68_3"><signal id="N_PZ_155"/><signal id="memory_7_3"/></pterm><pterm id="INPUTPINS_68_4"><signal id="N_PZ_159"/><signal id="memory_3_3"/></pterm><pterm id="INPUTPINS_68_5"><signal id="N_PZ_162"/><signal id="memory_6_3"/></pterm><pterm id="INPUTPINS_68_6"><signal id="N_PZ_163"/><signal id="memory_2_3"/></pterm><pterm id="INPUTPINS_68_7"><signal id="N_PZ_164"/><signal id="memory_8_3"/></pterm><pterm id="INPUTPINS_68_8"><signal id="N_PZ_165"/><signal id="memory_12_3"/></pterm><pterm id="INPUTPINS_68_9"><signal id="N_PZ_166"/><signal id="memory_13_3"/></pterm><pterm id="INPUTPINS_68_10"><signal id="N_PZ_167"/><signal id="memory_1_3"/></pterm><pterm id="INPUTPINS_68_11"><signal id="N_PZ_173"/><signal id="memory_5_3"/></pterm><pterm id="INPUTPINS_68_12"><signal id="N_PZ_175"/><signal id="memory_14_3"/></pterm><pterm id="INPUTPINS_68_13"><signal id="N_PZ_176"/><signal id="memory_9_3"/></pterm><pterm id="INPUTPINS_68_14"><signal id="N_PZ_177"/><signal id="memory_0_3"/></pterm><pterm id="INPUTPINS_68_15"><signal id="N_PZ_179"/><signal id="memory_4_3"/></pterm><pterm id="INPUTPINS_68_16"><signal id="N_PZ_181"/><signal id="memory_15_3"/></pterm><pterm id="INPUTPINS_68_17"><signal id="rwn"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="34"><equation id="dataout3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_68_1"/><eq_pterm ptindx="INPUTPINS_68_2"/><eq_pterm ptindx="INPUTPINS_68_3"/><eq_pterm ptindx="INPUTPINS_68_4"/><eq_pterm ptindx="INPUTPINS_68_5"/><eq_pterm ptindx="INPUTPINS_68_6"/><eq_pterm ptindx="INPUTPINS_68_7"/><eq_pterm ptindx="INPUTPINS_68_8"/><eq_pterm ptindx="INPUTPINS_68_9"/><eq_pterm ptindx="INPUTPINS_68_10"/><eq_pterm ptindx="INPUTPINS_68_11"/><eq_pterm ptindx="INPUTPINS_68_12"/><eq_pterm ptindx="INPUTPINS_68_13"/><eq_pterm ptindx="INPUTPINS_68_14"/><eq_pterm ptindx="INPUTPINS_68_15"/><eq_pterm ptindx="INPUTPINS_68_16"/></d2><oe><eq_pterm ptindx="INPUTPINS_68_17"/></oe></equation></unmapped_eqn><pterm id="INPUTPINS_69_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_69_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_10_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_69_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_69_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_70_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_70_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_11_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_70_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_70_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_71_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_71_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_7_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_71_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_71_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_72_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_72_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_3_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_72_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_72_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_73_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_73_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_6_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_73_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_73_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_74_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_74_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_2_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_74_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_74_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_75_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_75_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_8_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_75_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_75_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_76_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_76_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_12_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_76_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_76_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_77_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_77_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_13_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_77_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_77_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_78_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_78_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_1_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_78_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_78_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_79_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_79_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_5_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_79_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_79_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_80_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_80_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_14_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_80_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_80_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_81_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_81_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_9_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_81_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_81_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_82_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_82_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG" negated="ON"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_0_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_82_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_82_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_83_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_83_2"><signal id="addr0_SPECSIG" negated="ON"/><signal id="addr3_SPECSIG" negated="ON"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG" negated="ON"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_4_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_83_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_83_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_84_1"><signal id="datain3_SPECSIG"/></pterm><pterm id="INPUTPINS_84_2"><signal id="addr0_SPECSIG"/><signal id="addr3_SPECSIG"/><signal id="addr2_SPECSIG"/><signal id="addr1_SPECSIG"/><signal id="rwn" negated="ON"/><signal id="csn" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="memory_15_3" regUse="LATCH"><d2><eq_pterm ptindx="INPUTPINS_84_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_84_2"/></clk></equation></unmapped_eqn><unmapped_input id="addr0_SPECSIG"/><unmapped_input id="addr1_SPECSIG"/><unmapped_input id="addr2_SPECSIG"/><unmapped_input id="addr3_SPECSIG"/><unmapped_input id="csn"/><unmapped_input id="datain0_SPECSIG"/><unmapped_input id="datain1_SPECSIG"/><unmapped_input id="datain2_SPECSIG"/><unmapped_input id="datain3_SPECSIG"/><unmapped_input id="rwn"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld:1063 - Design requires at least 84 macrocells, exceeds device limit   32.</error><error>Cpld:1064 - Design rules checking error. Fitting process stopped.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts loc="ON" part="xa2c32a-6-VQ44" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="36" unused="GROUND" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="FLOAT"/><specSig value="addr&lt;0&gt;" signal="addr0_SPECSIG"/><specSig value="addr&lt;1&gt;" signal="addr1_SPECSIG"/><specSig value="addr&lt;2&gt;" signal="addr2_SPECSIG"/><specSig value="addr&lt;3&gt;" signal="addr3_SPECSIG"/><specSig value="datain&lt;0&gt;" signal="datain0_SPECSIG"/><specSig value="datain&lt;1&gt;" signal="datain1_SPECSIG"/><specSig value="datain&lt;2&gt;" signal="datain2_SPECSIG"/><specSig value="datain&lt;3&gt;" signal="datain3_SPECSIG"/><specSig value="dataout&lt;0&gt;" signal="dataout0_SPECSIG"/><specSig value="dataout&lt;1&gt;" signal="dataout1_SPECSIG"/><specSig value="dataout&lt;2&gt;" signal="dataout2_SPECSIG"/><specSig value="dataout&lt;3&gt;" signal="dataout3_SPECSIG"/></document>
