
---------- Begin Simulation Statistics ----------
final_tick                                81948499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395047                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688400                       # Number of bytes of host memory used
host_op_rate                                   400242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   253.13                       # Real time elapsed on the host
host_tick_rate                              323734679                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081948                       # Number of seconds simulated
sim_ticks                                 81948499500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.652851                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2780473                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2790159                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4418223                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                394                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5457093                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120600                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.638970                       # CPI: cycles per instruction
system.cpu.discardedOps                        414775                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36945440                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48232279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12296302                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32867615                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.610139                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163896999                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131029384                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        236548                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       775986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1552729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            431                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39126                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34018                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87465                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       363139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 363139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25923840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25923840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126591                       # Request fanout histogram
system.membus.respLayer1.occupancy         1184483250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           872643000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            468199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       779547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          106459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       467586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2327881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2329473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    189406592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              189531904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          110387                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9720192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           887131                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000892                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029885                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 886341     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    789      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             887131                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2184312500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1940333987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1532999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               650035                       # number of demand (read+write) hits
system.l2.demand_hits::total                   650139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data              650035                       # number of overall hits
system.l2.overall_hits::total                  650139                       # number of overall hits
system.l2.demand_misses::.cpu.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             126096                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               509                       # number of overall misses
system.l2.overall_misses::.cpu.data            126096                       # number of overall misses
system.l2.overall_misses::total                126605                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11725864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11770684500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44820000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11725864500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11770684500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776131                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               776744                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776131                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              776744                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.830343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.162467                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.830343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.162467                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162995                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88055.009823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92991.565950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92971.719126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88055.009823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92991.565950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92971.719126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75939                       # number of writebacks
system.l2.writebacks::total                     75939                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        126083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       126083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126591                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10463822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10503473500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10463822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10503473500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.828711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.162451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.828711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.162451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78054.133858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82991.537321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82971.723898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78054.133858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82991.537321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82971.723898                       # average overall mshr miss latency
system.l2.replacements                         110387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       703608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           703608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       703608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       703608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              332                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          332                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            221080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8367907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8367907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        308545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            308545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.283476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95671.491454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95671.491454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        87465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7493257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7493257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.283476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85671.491454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85671.491454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.830343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.830343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88055.009823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88055.009823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.828711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.828711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78054.133858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78054.133858                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        428955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            428955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        38631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3357957500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3357957500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       467586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        467586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86923.908260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86923.908260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2970565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2970565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76921.772231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76921.772231                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15993.683396                       # Cycle average of tags in use
system.l2.tags.total_refs                     1552356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.245356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.544202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        60.780619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15879.358575                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976177                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11240                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12545739                       # Number of tag accesses
system.l2.tags.data_accesses                 12545739                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          65024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16138624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16203648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        65024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9720192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9720192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          126083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            793474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196936175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197729648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       793474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           793474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118613423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118613423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118613423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           793474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196936175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316343071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    252109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003019748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75939                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9497                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5200183750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1265625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9946277500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20543.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39293.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207928                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119374                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.695863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.003673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.780858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3774      4.86%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48932     63.00%     67.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4710      6.06%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2041      2.63%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1102      1.42%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          866      1.11%     79.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1266      1.63%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          997      1.28%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13981     18.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.710642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.171759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.103843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9105     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.593779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6513     71.31%     71.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.41%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2316     25.36%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      0.59%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              201      2.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16200000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9718208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9720192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       197.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81947647000                       # Total gap between requests
system.mem_ctrls.avgGap                     404619.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        65024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16134976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9718208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 793473.954944104888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196891658.766735583544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118589212.240548714995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       252166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34937500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9911340000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1898602576500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34387.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39304.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12500839.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            273968940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            145617945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           897048180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          391473900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6468471360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16365119520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17687070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42228770565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.308649                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45794102000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2736240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33418157500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            280594860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            149135910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           910264320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          401167440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6468471360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16880789970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17252821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42343245780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.705566                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44656417500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2736240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34555842000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11300371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11300371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11300371                       # number of overall hits
system.cpu.icache.overall_hits::total        11300371                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11300984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11300984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11300984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11300984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77712.887439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77712.887439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77712.887439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77712.887439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          366                       # number of writebacks
system.cpu.icache.writebacks::total               366                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47025000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47025000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76712.887439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76712.887439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76712.887439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76712.887439                       # average overall mshr miss latency
system.cpu.icache.replacements                    366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11300371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11300371                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11300984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11300984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77712.887439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77712.887439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47025000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47025000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76712.887439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76712.887439                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.947298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11300984                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18435.536705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.947298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22602581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22602581                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57650804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57650804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57689034                       # number of overall hits
system.cpu.dcache.overall_hits::total        57689034                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       793200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         793200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       846538                       # number of overall misses
system.cpu.dcache.overall_misses::total        846538                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21596872500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21596872500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21596872500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21596872500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58444004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58444004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58535572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58535572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014462                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014462                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27227.524584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27227.524584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25511.994146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25511.994146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       703608                       # number of writebacks
system.cpu.dcache.writebacks::total            703608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       753311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776131                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17873336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17873336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19841409500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19841409500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013259                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23726.370649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23726.370649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25564.511017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25564.511017                       # average overall mshr miss latency
system.cpu.dcache.replacements                 775619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45184130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45184130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       451336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        451336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7561992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7561992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45635466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45635466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16754.684980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16754.684980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       444766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       444766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6717236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6717236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15102.855209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15102.855209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12466674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12466674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       341864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14034880000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14034880000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41053.986381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41053.986381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       308545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       308545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11156099500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11156099500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36157.122948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36157.122948                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        38230                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         38230                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        53338                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        53338                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.582496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.582496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        22820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        22820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1968073500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1968073500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.249214                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.249214                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86243.361087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86243.361087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.786162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58465241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            776131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.329089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.786162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117847427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117847427                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81948499500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
