============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.10-p002_1
  Generated on:           Mar 15 2025  04:47:46 am
  Module:                 traffic_light_controller
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9514 ps) Setup Check with Pin count_inst_counter_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_inst_counter_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      87                  
     Required Time:=    9913                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    9514                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  state_reg[0]/CK              -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q               -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN               -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN               -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO               -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN               -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN               -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  g1724/ZN                     -       A->ZN  F     INV_X1         2  3.5    17    16     354    (-,-) 
  g1718__5266/ZN               -       A2->ZN R     NAND2_X1       2  3.9    14    26     381    (-,-) 
  g1713__8757/ZN               -       A->ZN  F     OAI21_X1       1  1.2     9    18     399    (-,-) 
  count_inst_counter_reg[2]/SI -       -      F     SDFFS_X1       1    -     -     0     399    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 2: MET (9523 ps) Setup Check with Pin count_inst_counter_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_inst_counter_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      86                  
     Required Time:=    9914                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    9523                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  state_reg[0]/CK              -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q               -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN               -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN               -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO               -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN               -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN               -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  g1724/ZN                     -       A->ZN  F     INV_X1         2  3.5    17    16     354    (-,-) 
  g1718__5266/ZN               -       A2->ZN R     NAND2_X1       2  3.9    14    26     381    (-,-) 
  g1715/ZN                     -       A->ZN  F     INV_X1         2  2.9     6    11     392    (-,-) 
  count_inst_counter_reg[0]/SI -       -      F     SDFFS_X1       2    -     -     0     392    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (9529 ps) Setup Check with Pin count_inst_counter_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_inst_counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      40                  
     Required Time:=    9960                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=    9529                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg[0]/CK             -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q              -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN              -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN              -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO              -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN              -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN              -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  g1724/ZN                    -       A->ZN  F     INV_X1         2  3.5    17    16     354    (-,-) 
  g1718__5266/ZN              -       A2->ZN R     NAND2_X1       2  3.9    14    26     381    (-,-) 
  g1715/ZN                    -       A->ZN  F     INV_X1         2  2.9     6    11     392    (-,-) 
  g1710__1309/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    32     423    (-,-) 
  g1707/ZN                    -       A->ZN  F     INV_X1         1  1.4     7     8     432    (-,-) 
  count_inst_counter_reg[1]/D -       -      F     DFF_X1         1    -     -     0     432    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (9543 ps) Setup Check with Pin count_inst_counter_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      68                  
     Required Time:=    9932                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    9543                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg[0]/CK             -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q              -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN              -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN              -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO              -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN              -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN              -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  g1720__2703/ZN              -       A1->ZN R     AND2_X1        2  3.3    13    50     389    (-,-) 
  count_inst_counter_reg[2]/D -       -      R     SDFFS_X1       2    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (9544 ps) Setup Check with Pin count_inst_counter_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      31                  
     Required Time:=    9969                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    9544                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg[0]/CK             -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q              -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN              -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN              -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO              -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN              -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN              -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  g1720__2703/ZN              -       A1->ZN R     AND2_X1        2  3.3    13    50     389    (-,-) 
  g1711__2391/ZN              -       B1->ZN F     AOI22_X1       1  1.8    17    21     410    (-,-) 
  g1708/ZN                    -       A->ZN  R     INV_X1         1  1.4     8    15     425    (-,-) 
  count_inst_counter_reg[3]/D -       -      R     DFF_X1         1    -     -     0     425    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (9583 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      39                  
     Required Time:=    9961                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    9583                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q  F     DFF_X1         3  4.6     9    84      84    (-,-) 
  g1764__6083/ZN  -       A1->ZN F     OR2_X1         5  9.9    18    61     144    (-,-) 
  g1762/ZN        -       A->ZN  R     INV_X1         4  5.7    16    27     171    (-,-) 
  g1753__1786/S   -       A->S   R     HA_X1          4  7.4    48    78     249    (-,-) 
  g1743__1309/ZN  -       A3->ZN F     NAND4_X1       3  4.5    27    49     298    (-,-) 
  g1742/ZN        -       A->ZN  R     INV_X1         2  3.8    14    26     324    (-,-) 
  g1734__8780/ZN  -       A1->ZN F     NOR2_X1        4  6.7    10    18     342    (-,-) 
  g1725__5795/ZN  -       B1->ZN R     AOI21_X1       1  2.0    23    28     370    (-,-) 
  g1723/ZN        -       A->ZN  F     INV_X1         1  1.4     7     8     378    (-,-) 
  state_reg[1]/D  -       -      F     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (9584 ps) Setup Check with Pin count_inst_counter_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      78                  
     Required Time:=    9922                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    9584                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg[0]/CK             -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q              -       CK->Q  R     DFF_X1         3  4.9    15    92      92    (-,-) 
  g1764__6083/ZN              -       A1->ZN R     OR2_X1         5 10.9    28    48     140    (-,-) 
  g1759__7114/ZN              -       A2->ZN F     NAND2_X1       2  5.1    14    26     165    (-,-) 
  g1750__7675/CO              -       A->CO  F     HA_X1          1  1.7     6    30     196    (-,-) 
  g1746__2900/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    24     219    (-,-) 
  g1733__1474/ZN              -       A1->ZN F     OAI22_X1       1  1.8    12    19     239    (-,-) 
  g1726__5019/ZN              -       B->ZN  R     AOI211_X1      4  6.2    69   100     339    (-,-) 
  count_inst_counter_reg[0]/D -       -      R     SDFFS_X1       4    -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (9585 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      40                  
     Required Time:=    9960                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    9585                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -      R     (arrival)      6    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q  F     DFF_X1         3  4.6     9    84      84    (-,-) 
  g1764__6083/ZN  -       A1->ZN F     OR2_X1         5  9.9    18    61     144    (-,-) 
  g1762/ZN        -       A->ZN  R     INV_X1         4  5.7    16    27     171    (-,-) 
  g1753__1786/S   -       A->S   R     HA_X1          4  7.4    48    78     249    (-,-) 
  g1743__1309/ZN  -       A3->ZN F     NAND4_X1       3  4.5    27    49     298    (-,-) 
  g1742/ZN        -       A->ZN  R     INV_X1         2  3.8    14    26     324    (-,-) 
  g1734__8780/ZN  -       A1->ZN F     NOR2_X1        4  6.7    10    18     342    (-,-) 
  g1729__7344/ZN  -       A1->ZN R     NAND2_X1       1  2.0    10    16     357    (-,-) 
  g1727__5703/ZN  -       A->ZN  F     OAI21_X1       1  1.4     8    18     375    (-,-) 
  state_reg[0]/D  -       -      F     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (9816 ps) Setup Check with Pin count_inst_counter_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) count_inst_counter_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      91                  
     Required Time:=    9909                  
      Launch Clock:-       0                  
         Data Path:-      93                  
             Slack:=    9816                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_inst_counter_reg[0]/CK -       -     R     (arrival)      6    -     0     -       0    (-,-) 
  count_inst_counter_reg[0]/Q  -       CK->Q R     SDFFS_X1       4 11.3    31    93      93    (-,-) 
  count_inst_counter_reg[0]/SE -       -     R     SDFFS_X1       4    -     -     0      93    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (9816 ps) Setup Check with Pin count_inst_counter_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) count_inst_counter_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      91                  
     Required Time:=    9909                  
      Launch Clock:-       0                  
         Data Path:-      93                  
             Slack:=    9816                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_inst_counter_reg[2]/CK -       -     R     (arrival)      6    -     0     -       0    (-,-) 
  count_inst_counter_reg[2]/Q  -       CK->Q R     SDFFS_X1       5 11.2    31    93      93    (-,-) 
  count_inst_counter_reg[2]/SE -       -     R     SDFFS_X1       5    -     -     0      93    (-,-) 
#-----------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

