//
// Written by Synplify Pro 
// Product Version "V-2023.09M-3"
// Program "Synplify Pro", Mapper "map202309actp1, Build 008R"
// Wed Nov 13 10:57:16 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd "
// file 10 "\c:\users\fabian\htwg\digisys\aufgabe 1\aufgabe1.vhd "
// file 11 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\nlconst.dat "
// file 12 "\c:\users\fabian\htwg\digisys\libero_projects\aufgabe1\aufgabe1\designer\aufgabe1\synthesis.fdc "

`timescale 100 ps/100 ps
module hex4x7seg (
  seg_c,
  sw_c,
  digi_c,
  N_27_i,
  N_15_i,
  N_11_i,
  N_6_i,
  clk_c,
  rst_c
)
;
output [6:4] seg_c ;
input [8:1] sw_c ;
output [4:1] digi_c ;
output N_27_i ;
output N_15_i ;
output N_11_i ;
output N_6_i ;
input clk_c ;
input rst_c ;
wire N_27_i ;
wire N_15_i ;
wire N_11_i ;
wire N_6_i ;
wire clk_c ;
wire rst_c ;
wire [13:0] counter_Z;
wire [12:0] counter_s;
wire [13:13] counter_s_Z;
wire [1:0] mod4_counter_Z;
wire [1:0] mod4_counter_4;
wire [12:1] counter_cry_Z;
wire [12:1] counter_cry_Y;
wire [13:13] counter_s_FCO;
wire [13:13] counter_s_Y;
wire [3:0] mux_out;
wire VCC ;
wire GND ;
wire counter_s_93_FCO ;
wire counter_s_93_S ;
wire counter_s_93_Y ;
wire un17_counter_6_Z ;
wire un17_counter_9_Z ;
wire un17_counter_8_Z ;
wire un17_counter_7_Z ;
wire un17_counter_Z ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @9:28
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:42
  SLE \mod4_counter[1]  (
	.Q(mod4_counter_Z[1]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(mod4_counter_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:42
  SLE \mod4_counter[0]  (
	.Q(mod4_counter_Z[0]),
	.ADn(VCC),
	.ALn(rst_c),
	.CLK(clk_c),
	.D(mod4_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:28
  ARI1 counter_s_93 (
	.FCO(counter_s_93_FCO),
	.S(counter_s_93_S),
	.Y(counter_s_93_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_93.INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_93_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_s[13]  (
	.FCO(counter_s_FCO[13]),
	.S(counter_s_Z[13]),
	.Y(counter_s_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_s[13] .INIT=20'h4AA00;
// @9:28
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @9:45
  CFG2 un17_counter_6 (
	.A(counter_Z[10]),
	.B(counter_Z[11]),
	.Y(un17_counter_6_Z)
);
defparam un17_counter_6.INIT=4'h1;
// @9:61
  CFG2 phase8 (
	.A(mod4_counter_Z[0]),
	.B(mod4_counter_Z[1]),
	.Y(digi_c[3])
);
defparam phase8.INIT=4'h4;
// @9:60
  CFG2 phase7 (
	.A(mod4_counter_Z[0]),
	.B(mod4_counter_Z[1]),
	.Y(digi_c[2])
);
defparam phase7.INIT=4'h2;
// @9:59
  CFG2 phase6 (
	.A(mod4_counter_Z[0]),
	.B(mod4_counter_Z[1]),
	.Y(digi_c[1])
);
defparam phase6.INIT=4'h1;
// @9:46
  CFG2 un19_counter (
	.A(mod4_counter_Z[0]),
	.B(mod4_counter_Z[1]),
	.Y(digi_c[4])
);
defparam un19_counter.INIT=4'h8;
// @9:70
  CFG3 \mux_out_3[3]  (
	.A(mod4_counter_Z[0]),
	.B(sw_c[8]),
	.C(sw_c[4]),
	.Y(mux_out[3])
);
defparam \mux_out_3[3] .INIT=8'h27;
// @9:70
  CFG3 \mux_out_3[2]  (
	.A(mod4_counter_Z[0]),
	.B(sw_c[7]),
	.C(sw_c[3]),
	.Y(mux_out[2])
);
defparam \mux_out_3[2] .INIT=8'h27;
// @9:70
  CFG3 \mux_out_3[1]  (
	.A(mod4_counter_Z[0]),
	.B(sw_c[6]),
	.C(sw_c[2]),
	.Y(mux_out[1])
);
defparam \mux_out_3[1] .INIT=8'h27;
// @9:70
  CFG3 \mux_out_3[0]  (
	.A(mod4_counter_Z[0]),
	.B(sw_c[5]),
	.C(sw_c[1]),
	.Y(mux_out[0])
);
defparam \mux_out_3[0] .INIT=8'h27;
// @9:45
  CFG4 un17_counter_9 (
	.A(counter_Z[13]),
	.B(counter_Z[12]),
	.C(counter_Z[9]),
	.D(counter_Z[8]),
	.Y(un17_counter_9_Z)
);
defparam un17_counter_9.INIT=16'h0001;
// @9:45
  CFG4 un17_counter_8 (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[4]),
	.Y(un17_counter_8_Z)
);
defparam un17_counter_8.INIT=16'h0001;
// @9:45
  CFG4 un17_counter_7 (
	.A(counter_Z[3]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(un17_counter_7_Z)
);
defparam un17_counter_7.INIT=16'h0001;
// @9:45
  CFG4 un17_counter (
	.A(un17_counter_8_Z),
	.B(un17_counter_7_Z),
	.C(un17_counter_6_Z),
	.D(un17_counter_9_Z),
	.Y(un17_counter_Z)
);
defparam un17_counter.INIT=16'h8000;
// @9:45
  CFG2 \mod4_counter_RNO[0]  (
	.A(un17_counter_Z),
	.B(mod4_counter_Z[0]),
	.Y(mod4_counter_4[0])
);
defparam \mod4_counter_RNO[0] .INIT=4'h6;
// @9:45
  CFG3 \mod4_counter_RNO[1]  (
	.A(mod4_counter_Z[1]),
	.B(mod4_counter_Z[0]),
	.C(un17_counter_Z),
	.Y(mod4_counter_4[1])
);
defparam \mod4_counter_RNO[1] .INIT=8'h6A;
// @9:82
  CFG4 \seg_out_7_1_.m17  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(seg_c[4])
);
defparam \seg_out_7_1_.m17 .INIT=16'h3EDB;
// @9:82
  CFG4 \seg_out_7_1_.m20  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(seg_c[5])
);
defparam \seg_out_7_1_.m20 .INIT=16'h7F67;
// @9:82
  CFG4 \seg_out_7_1_.m23  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(seg_c[6])
);
defparam \seg_out_7_1_.m23 .INIT=16'h5B37;
  CFG4 \seg_out_7_1_.N_6_i  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(N_6_i)
);
defparam \seg_out_7_1_.N_6_i .INIT=16'hBEF6;
  CFG4 \seg_out_7_1_.N_11_i  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(N_11_i)
);
defparam \seg_out_7_1_.N_11_i .INIT=16'hA6EF;
  CFG4 \seg_out_7_1_.N_15_i  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(N_15_i)
);
defparam \seg_out_7_1_.N_15_i .INIT=16'hA8FB;
  CFG4 \seg_out_7_1_.N_27_i  (
	.A(mux_out[3]),
	.B(mux_out[2]),
	.C(mux_out[1]),
	.D(mux_out[0]),
	.Y(N_27_i)
);
defparam \seg_out_7_1_.N_27_i .INIT=16'hD6FB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* hex4x7seg */

module aufgabe1 (
  rst,
  clk,
  btn,
  sw,
  digi,
  seg,
  dp
)
;
input rst ;
input clk ;
input [4:1] btn ;
input [8:1] sw ;
output [4:1] digi ;
output [7:1] seg ;
output dp ;
wire rst ;
wire clk ;
wire dp ;
wire [8:1] sw_c;
wire [4:1] digi_c;
wire [6:4] seg_c;
wire GND ;
wire VCC ;
wire rst_c ;
wire clk_c ;
wire u1_seg_out_7_1__N_27_i ;
wire u1_seg_out_7_1__N_15_i ;
wire u1_seg_out_7_1__N_11_i ;
wire u1_seg_out_7_1__N_6_i ;
wire clk_ibuf_Z ;
wire rst_ibuf_Z ;
  CLKINT rst_ibuf_RNIUUM54 (
	.Y(rst_c),
	.A(rst_ibuf_Z)
);
  CLKINT clk_ibuf_RNIVTI21 (
	.Y(clk_c),
	.A(clk_ibuf_Z)
);
// @10:6
  INBUF rst_ibuf (
	.Y(rst_ibuf_Z),
	.PAD(rst)
);
// @10:7
  INBUF clk_ibuf (
	.Y(clk_ibuf_Z),
	.PAD(clk)
);
// @10:9
  INBUF \sw_ibuf[1]  (
	.Y(sw_c[1]),
	.PAD(sw[1])
);
// @10:9
  INBUF \sw_ibuf[2]  (
	.Y(sw_c[2]),
	.PAD(sw[2])
);
// @10:9
  INBUF \sw_ibuf[3]  (
	.Y(sw_c[3]),
	.PAD(sw[3])
);
// @10:9
  INBUF \sw_ibuf[4]  (
	.Y(sw_c[4]),
	.PAD(sw[4])
);
// @10:9
  INBUF \sw_ibuf[5]  (
	.Y(sw_c[5]),
	.PAD(sw[5])
);
// @10:9
  INBUF \sw_ibuf[6]  (
	.Y(sw_c[6]),
	.PAD(sw[6])
);
// @10:9
  INBUF \sw_ibuf[7]  (
	.Y(sw_c[7]),
	.PAD(sw[7])
);
// @10:9
  INBUF \sw_ibuf[8]  (
	.Y(sw_c[8]),
	.PAD(sw[8])
);
// @10:10
  OUTBUF \digi_obuf[1]  (
	.PAD(digi[1]),
	.D(digi_c[1])
);
// @10:10
  OUTBUF \digi_obuf[2]  (
	.PAD(digi[2]),
	.D(digi_c[2])
);
// @10:10
  OUTBUF \digi_obuf[3]  (
	.PAD(digi[3]),
	.D(digi_c[3])
);
// @10:10
  OUTBUF \digi_obuf[4]  (
	.PAD(digi[4]),
	.D(digi_c[4])
);
// @10:11
  OUTBUF \seg_obuf[1]  (
	.PAD(seg[1]),
	.D(u1_seg_out_7_1__N_6_i)
);
// @10:11
  OUTBUF \seg_obuf[2]  (
	.PAD(seg[2]),
	.D(u1_seg_out_7_1__N_11_i)
);
// @10:11
  OUTBUF \seg_obuf[3]  (
	.PAD(seg[3]),
	.D(u1_seg_out_7_1__N_15_i)
);
// @10:11
  OUTBUF \seg_obuf[4]  (
	.PAD(seg[4]),
	.D(seg_c[4])
);
// @10:11
  OUTBUF \seg_obuf[5]  (
	.PAD(seg[5]),
	.D(seg_c[5])
);
// @10:11
  OUTBUF \seg_obuf[6]  (
	.PAD(seg[6]),
	.D(seg_c[6])
);
// @10:11
  OUTBUF \seg_obuf[7]  (
	.PAD(seg[7]),
	.D(u1_seg_out_7_1__N_27_i)
);
// @10:12
  OUTBUF dp_obuf (
	.PAD(dp),
	.D(GND)
);
// @10:38
  hex4x7seg u1 (
	.seg_c(seg_c[6:4]),
	.sw_c(sw_c[8:1]),
	.digi_c(digi_c[4:1]),
	.N_27_i(u1_seg_out_7_1__N_27_i),
	.N_15_i(u1_seg_out_7_1__N_15_i),
	.N_11_i(u1_seg_out_7_1__N_11_i),
	.N_6_i(u1_seg_out_7_1__N_6_i),
	.clk_c(clk_c),
	.rst_c(rst_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* aufgabe1 */

