{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647265173136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647265173136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:39:33 2022 " "Processing started: Mon Mar 14 16:39:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647265173136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647265173136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647265173136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647265173401 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4.v(39) " "Verilog HDL Event Control warning at lab4.v(39): Event Control contains a complex event expression" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 39 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1647265173432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647265173432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647265173432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "lab4_1.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647265173448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647265173448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_all.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_all " "Found entity 1: lab4_all" {  } { { "lab4_all.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647265173448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647265173448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647265173464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 lab4.v(35) " "Verilog HDL assignment warning at lab4.v(35): truncated value with size 32 to match size of target (31)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lab4.v(48) " "Verilog HDL assignment warning at lab4.v(48): truncated value with size 11 to match size of target (10)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4.v(50) " "Verilog HDL assignment warning at lab4.v(50): truncated value with size 32 to match size of target (7)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_count lab4.v(60) " "Verilog HDL Always Construct warning at lab4.v(60): inferring latch(es) for variable \"high_count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_count lab4.v(93) " "Verilog HDL Always Construct warning at lab4.v(93): inferring latch(es) for variable \"low_count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "high_count lab4.v(125) " "Verilog HDL Event Control warning at lab4.v(125): posedge or negedge of vector \"high_count\" depends solely on its least-significant bit" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 125 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "low_count lab4.v(125) " "Verilog HDL Event Control warning at lab4.v(125): posedge or negedge of vector \"low_count\" depends solely on its least-significant bit" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 125 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1647265173464 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[0\] lab4.v(93) " "Inferred latch for \"low_count\[0\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[1\] lab4.v(93) " "Inferred latch for \"low_count\[1\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[2\] lab4.v(93) " "Inferred latch for \"low_count\[2\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[3\] lab4.v(93) " "Inferred latch for \"low_count\[3\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[4\] lab4.v(93) " "Inferred latch for \"low_count\[4\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[5\] lab4.v(93) " "Inferred latch for \"low_count\[5\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[6\] lab4.v(93) " "Inferred latch for \"low_count\[6\]\" at lab4.v(93)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[0\] lab4.v(60) " "Inferred latch for \"high_count\[0\]\" at lab4.v(60)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[1\] lab4.v(60) " "Inferred latch for \"high_count\[1\]\" at lab4.v(60)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[2\] lab4.v(60) " "Inferred latch for \"high_count\[2\]\" at lab4.v(60)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[3\] lab4.v(60) " "Inferred latch for \"high_count\[3\]\" at lab4.v(60)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647265173479 "|lab4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[0\]\$latch " "LATCH primitive \"low_count\[0\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[1\]\$latch " "LATCH primitive \"low_count\[1\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[2\]\$latch " "LATCH primitive \"low_count\[2\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[3\]\$latch " "LATCH primitive \"low_count\[3\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[4\]\$latch " "LATCH primitive \"low_count\[4\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[5\]\$latch " "LATCH primitive \"low_count\[5\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "low_count\[6\]\$latch " "LATCH primitive \"low_count\[6\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1647265173636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647265173948 "|lab4|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1647265173948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647265174354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647265174354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647265174385 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647265174385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647265174385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647265174385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647265174401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:39:34 2022 " "Processing ended: Mon Mar 14 16:39:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647265174401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647265174401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647265174401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647265174401 ""}
