0.7
2020.1
May 27 2020
20:09:33
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab0Sim.sv,1624038464,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/switches_encoder_sim.sv,,Lab0Sim,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab1Sim.sv,1624765518,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab0Sim.sv,,Lab1Sim,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab2Sum.sv,1625621960,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab1Sim.sv,,Lab2Sum,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/button_press_register_sim.sv,1629318866,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/clockdivider_test.sv,,button_press_register_sim,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/clockdivider_test.sv,1629321841,systemVerilog,,,,clockdivider_test,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/leds_decoder_sim.sv,1629313337,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/button_press_register_sim.sv,,leds_decoder_sim,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/switches_encoder_sim.sv,1629260826,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/leds_decoder_sim.sv,,switches_encoder_sim,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/FA.sv,1625425500,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/FSM_011101_011001.sv,,FA,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/FSM_011101_011001.sv,1628643788,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/HA.sv,,FSM_011101_011001,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/HA.sv,1625425315,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab0.sv,,HA,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/LEDS_DECODER.sv,1629261755,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_press_register.sv,,LEDS_DECODER,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab0.sv,1624038481,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab1.sv,,Lab0,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab1.sv,1624765730,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab2.sv,,Lab1,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab2.sv,1626141180,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab3.sv,,Lab2,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab3.sv,1626143798,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/MUX_2_1.sv,,Lab3,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab7.sv,1628644716,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/final_project.sv,,Lab7,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/MUX_2_1.sv,1626141012,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RCA_4_FA.sv,,MUX_2_1,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RCA_4_FA.sv,1626470035,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub.sv,,RCA_4_FA,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub.sv,1626474552,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub_Univ_SSeg.sv,,RC_Add_Sub,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub_Univ_SSeg.sv,1628031976,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/SevenSeg.sv,,RC_Add_Sub_Univ_SSeg,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/SevenSeg.sv,1629257600,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Validity.sv,,SevenSeg,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Validity.sv,1626470784,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/fsm_template.sv,,Validity,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/bc_dec.vhd,1628638697,vhdl,,,,bc_dec;clk_div,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_press_register.sv,1629318999,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_divider.sv,,button_press_register,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_div2.vhd,1628645988,vhdl,,,,clk_div2,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_divider.sv,1629320946,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab2Sum.sv,,clock_divider,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/final_project.sv,1629263603,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/switches_encoder.sv,,final_project,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/fsm_template.sv,1628639502,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_register.sv,,fsm_template,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_register.sv,1627952920,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv,,n_bit_register,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/seq_driver.vhd,1628638720,vhdl,,,,seq_dvr,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/switches_encoder.sv,1629260834,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/LEDS_DECODER.sv,,switches_encoder,,,,,,,,
C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv,1627159360,systemVerilog,,C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab7.sv,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,,,,,,,
