INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.srcs/sources_1/new/confor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
