<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="bnn.cpp:117:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 25 has been inferred" BundleName="gmem" VarName="IN" ParentFunc="bnn(unsigned int const*, int*)" Length="25" Direction="read" AccessID="IN43seq" OrigID="islist entry.load.503 entry.load.505 entry.load.507 entry.load.509 entry.load.511 entry.load.513 entry.load.515 entry.load.517 entry.load.519 entry.load.521 entry.load.523 entry.load.525 entry.load.527 entry.load.529 entry.load.531 entry.load.533 entry.load.535 entry.load.537 entry.load.539 entry.load.541 entry.load.543 entry.load.545 entry.load.547 entry.load.549 entry.load.551" OrigAccess-DebugLoc="isList bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20 bnn.cpp:117:20" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="bnn.cpp:138:1" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" BundleName="gmem" VarName="ys" ParentFunc="bnn(unsigned int const*, int*)" Length="10" Direction="write" AccessID="ys44seq" OrigID="islist entry.store.592 entry.store.594 entry.store.596 entry.store.598 entry.store.600 entry.store.602 entry.store.604 entry.store.606 entry.store.608 entry.store.611" OrigAccess-DebugLoc="isList bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8 bnn.cpp:136:8" OrigDirection="islist write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="bnn.cpp:117:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="IN" ParentFunc="bnn(unsigned int const*, int*)" OrigID="IN43seq" OrigAccess-DebugLoc="bnn.cpp:117:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="bnn.cpp:138:1" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="ys" ParentFunc="bnn(unsigned int const*, int*)" OrigID="ys44seq" OrigAccess-DebugLoc="bnn.cpp:138:1" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="bnn.cpp:117:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="25" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="bnn.cpp:138:1" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="10" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

