Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1146
design__instance__area,7678.61
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0018283022800460458
power__switching__total,0.0019566784612834454
power__leakage__total,8.66954774636497e-09
power__total,0.0037849892396479845
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.005119
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.005119
timing__hold__ws__corner:nom_tt_025C_1v80,0.32381
timing__setup__ws__corner:nom_tt_025C_1v80,4.215927
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.32381
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.215927
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,4
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.007583
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.007583
timing__hold__ws__corner:nom_ss_100C_1v60,0.852421
timing__setup__ws__corner:nom_ss_100C_1v60,-10.106645
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-10.106645
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-10.106645
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.852421
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-10.106645
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.004259
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.004259
timing__hold__ws__corner:nom_ff_n40C_1v95,0.119328
timing__setup__ws__corner:nom_ff_n40C_1v95,10.091965
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119328
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,10.091965
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.007797
clock__skew__worst_setup,0.004121
timing__hold__ws,0.11576
timing__setup__ws,-10.269615
timing__hold__tns,0.0
timing__setup__tns,-10.269615
timing__hold__wns,0.0
timing__setup__wns,-10.269615
timing__hold_vio__count,0
timing__hold_r2r__ws,0.11576
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,-10.269615
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1146
design__instance__area__stdcell,7678.61
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.465559
design__instance__utilization__stdcell,0.465559
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15347.5
design__violations,0
design__instance__count__setup_buffer,34
design__instance__count__hold_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,940
route__net__special,2
route__drc_errors__iter:1,492
route__wirelength__iter:1,16875
route__drc_errors__iter:2,190
route__wirelength__iter:2,16659
route__drc_errors__iter:3,143
route__wirelength__iter:3,16553
route__drc_errors__iter:4,8
route__wirelength__iter:4,16546
route__drc_errors__iter:5,0
route__wirelength__iter:5,16548
route__drc_errors,0
route__wirelength,16548
route__vias,6145
route__vias__singlecut,6145
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,166.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.00491
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.00491
timing__hold__ws__corner:min_tt_025C_1v80,0.320294
timing__setup__ws__corner:min_tt_025C_1v80,4.321166
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320294
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.321166
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.007618
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.007618
timing__hold__ws__corner:min_ss_100C_1v60,0.84602
timing__setup__ws__corner:min_ss_100C_1v60,-9.9236
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-9.9236
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-9.9236
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.84602
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-9.9236
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.004121
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.004121
timing__hold__ws__corner:min_ff_n40C_1v95,0.11576
timing__setup__ws__corner:min_ff_n40C_1v95,10.163359
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.11576
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,10.163359
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.005824
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.005824
timing__hold__ws__corner:max_tt_025C_1v80,0.327745
timing__setup__ws__corner:max_tt_025C_1v80,4.12078
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327745
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.12078
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,4
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.007797
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.007797
timing__hold__ws__corner:max_ss_100C_1v60,0.859563
timing__setup__ws__corner:max_ss_100C_1v60,-10.269615
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-10.269615
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-10.269615
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859563
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-10.269615
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.005059
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.005059
timing__hold__ws__corner:max_ff_n40C_1v95,0.123546
timing__setup__ws__corner:max_ff_n40C_1v95,10.019237
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123546
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,10.019237
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79862
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00137623
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00147218
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000647532
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00147218
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000071699999999999994531978131373506357704172842204570770263671875
ir__drop__worst,0.00137999999999999993331722958345153529080562293529510498046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
