$date
	Sat Dec 14 21:00:58 2024
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end

$scope module DUT $end
$var wire 1 5! clk $end
$var wire 1 6! err $end
$var wire 1 7! rst $end

$scope module c0 $end
$var reg 1 8! clk $end
$var reg 1 9! rst $end
$var wire 1 6! err $end
$var integer 32 :! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;! err $end
$var wire 1 <! newPCX [15] $end
$var wire 1 =! newPCX [14] $end
$var wire 1 >! newPCX [13] $end
$var wire 1 ?! newPCX [12] $end
$var wire 1 @! newPCX [11] $end
$var wire 1 A! newPCX [10] $end
$var wire 1 B! newPCX [9] $end
$var wire 1 C! newPCX [8] $end
$var wire 1 D! newPCX [7] $end
$var wire 1 E! newPCX [6] $end
$var wire 1 F! newPCX [5] $end
$var wire 1 G! newPCX [4] $end
$var wire 1 H! newPCX [3] $end
$var wire 1 I! newPCX [2] $end
$var wire 1 J! newPCX [1] $end
$var wire 1 K! newPCX [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 \! newPCW [15] $end
$var wire 1 ]! newPCW [14] $end
$var wire 1 ^! newPCW [13] $end
$var wire 1 _! newPCW [12] $end
$var wire 1 `! newPCW [11] $end
$var wire 1 a! newPCW [10] $end
$var wire 1 b! newPCW [9] $end
$var wire 1 c! newPCW [8] $end
$var wire 1 d! newPCW [7] $end
$var wire 1 e! newPCW [6] $end
$var wire 1 f! newPCW [5] $end
$var wire 1 g! newPCW [4] $end
$var wire 1 h! newPCW [3] $end
$var wire 1 i! newPCW [2] $end
$var wire 1 j! newPCW [1] $end
$var wire 1 k! newPCW [0] $end
$var wire 1 l! instructionF [15] $end
$var wire 1 m! instructionF [14] $end
$var wire 1 n! instructionF [13] $end
$var wire 1 o! instructionF [12] $end
$var wire 1 p! instructionF [11] $end
$var wire 1 q! instructionF [10] $end
$var wire 1 r! instructionF [9] $end
$var wire 1 s! instructionF [8] $end
$var wire 1 t! instructionF [7] $end
$var wire 1 u! instructionF [6] $end
$var wire 1 v! instructionF [5] $end
$var wire 1 w! instructionF [4] $end
$var wire 1 x! instructionF [3] $end
$var wire 1 y! instructionF [2] $end
$var wire 1 z! instructionF [1] $end
$var wire 1 {! instructionF [0] $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 N" instructionW [15] $end
$var wire 1 O" instructionW [14] $end
$var wire 1 P" instructionW [13] $end
$var wire 1 Q" instructionW [12] $end
$var wire 1 R" instructionW [11] $end
$var wire 1 S" instructionW [10] $end
$var wire 1 T" instructionW [9] $end
$var wire 1 U" instructionW [8] $end
$var wire 1 V" instructionW [7] $end
$var wire 1 W" instructionW [6] $end
$var wire 1 X" instructionW [5] $end
$var wire 1 Y" instructionW [4] $end
$var wire 1 Z" instructionW [3] $end
$var wire 1 [" instructionW [2] $end
$var wire 1 \" instructionW [1] $end
$var wire 1 ]" instructionW [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$var wire 1 n" createDumpD $end
$var wire 1 o" createDumpX $end
$var wire 1 p" createDumpM $end
$var wire 1 q" incPCF [15] $end
$var wire 1 r" incPCF [14] $end
$var wire 1 s" incPCF [13] $end
$var wire 1 t" incPCF [12] $end
$var wire 1 u" incPCF [11] $end
$var wire 1 v" incPCF [10] $end
$var wire 1 w" incPCF [9] $end
$var wire 1 x" incPCF [8] $end
$var wire 1 y" incPCF [7] $end
$var wire 1 z" incPCF [6] $end
$var wire 1 {" incPCF [5] $end
$var wire 1 |" incPCF [4] $end
$var wire 1 }" incPCF [3] $end
$var wire 1 ~" incPCF [2] $end
$var wire 1 !# incPCF [1] $end
$var wire 1 "# incPCF [0] $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 3# incPCX [15] $end
$var wire 1 4# incPCX [14] $end
$var wire 1 5# incPCX [13] $end
$var wire 1 6# incPCX [12] $end
$var wire 1 7# incPCX [11] $end
$var wire 1 8# incPCX [10] $end
$var wire 1 9# incPCX [9] $end
$var wire 1 :# incPCX [8] $end
$var wire 1 ;# incPCX [7] $end
$var wire 1 <# incPCX [6] $end
$var wire 1 =# incPCX [5] $end
$var wire 1 ># incPCX [4] $end
$var wire 1 ?# incPCX [3] $end
$var wire 1 @# incPCX [2] $end
$var wire 1 A# incPCX [1] $end
$var wire 1 B# incPCX [0] $end
$var wire 1 C# imm8D [15] $end
$var wire 1 D# imm8D [14] $end
$var wire 1 E# imm8D [13] $end
$var wire 1 F# imm8D [12] $end
$var wire 1 G# imm8D [11] $end
$var wire 1 H# imm8D [10] $end
$var wire 1 I# imm8D [9] $end
$var wire 1 J# imm8D [8] $end
$var wire 1 K# imm8D [7] $end
$var wire 1 L# imm8D [6] $end
$var wire 1 M# imm8D [5] $end
$var wire 1 N# imm8D [4] $end
$var wire 1 O# imm8D [3] $end
$var wire 1 P# imm8D [2] $end
$var wire 1 Q# imm8D [1] $end
$var wire 1 R# imm8D [0] $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 s# imm8W [15] $end
$var wire 1 t# imm8W [14] $end
$var wire 1 u# imm8W [13] $end
$var wire 1 v# imm8W [12] $end
$var wire 1 w# imm8W [11] $end
$var wire 1 x# imm8W [10] $end
$var wire 1 y# imm8W [9] $end
$var wire 1 z# imm8W [8] $end
$var wire 1 {# imm8W [7] $end
$var wire 1 |# imm8W [6] $end
$var wire 1 }# imm8W [5] $end
$var wire 1 ~# imm8W [4] $end
$var wire 1 !$ imm8W [3] $end
$var wire 1 "$ imm8W [2] $end
$var wire 1 #$ imm8W [1] $end
$var wire 1 $$ imm8W [0] $end
$var wire 1 %$ imm11D [15] $end
$var wire 1 &$ imm11D [14] $end
$var wire 1 '$ imm11D [13] $end
$var wire 1 ($ imm11D [12] $end
$var wire 1 )$ imm11D [11] $end
$var wire 1 *$ imm11D [10] $end
$var wire 1 +$ imm11D [9] $end
$var wire 1 ,$ imm11D [8] $end
$var wire 1 -$ imm11D [7] $end
$var wire 1 .$ imm11D [6] $end
$var wire 1 /$ imm11D [5] $end
$var wire 1 0$ imm11D [4] $end
$var wire 1 1$ imm11D [3] $end
$var wire 1 2$ imm11D [2] $end
$var wire 1 3$ imm11D [1] $end
$var wire 1 4$ imm11D [0] $end
$var wire 1 5$ imm11X [15] $end
$var wire 1 6$ imm11X [14] $end
$var wire 1 7$ imm11X [13] $end
$var wire 1 8$ imm11X [12] $end
$var wire 1 9$ imm11X [11] $end
$var wire 1 :$ imm11X [10] $end
$var wire 1 ;$ imm11X [9] $end
$var wire 1 <$ imm11X [8] $end
$var wire 1 =$ imm11X [7] $end
$var wire 1 >$ imm11X [6] $end
$var wire 1 ?$ imm11X [5] $end
$var wire 1 @$ imm11X [4] $end
$var wire 1 A$ imm11X [3] $end
$var wire 1 B$ imm11X [2] $end
$var wire 1 C$ imm11X [1] $end
$var wire 1 D$ imm11X [0] $end
$var wire 1 E$ aluJmpD $end
$var wire 1 F$ aluJmpX $end
$var wire 1 G$ SLBIselD $end
$var wire 1 H$ SLBIselX $end
$var wire 1 I$ memWrtD $end
$var wire 1 J$ memWrtX $end
$var wire 1 K$ memWrtM $end
$var wire 1 L$ brchSigD [2] $end
$var wire 1 M$ brchSigD [1] $end
$var wire 1 N$ brchSigD [0] $end
$var wire 1 O$ brchSigX [2] $end
$var wire 1 P$ brchSigX [1] $end
$var wire 1 Q$ brchSigX [0] $end
$var wire 1 R$ CinD $end
$var wire 1 S$ CinX $end
$var wire 1 T$ invAD $end
$var wire 1 U$ invAX $end
$var wire 1 V$ invBD $end
$var wire 1 W$ invBX $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 ^$ wbDataSelW [1] $end
$var wire 1 _$ wbDataSelW [0] $end
$var wire 1 `$ immSrcD $end
$var wire 1 a$ immSrcX $end
$var wire 1 b$ aluOpD [3] $end
$var wire 1 c$ aluOpD [2] $end
$var wire 1 d$ aluOpD [1] $end
$var wire 1 e$ aluOpD [0] $end
$var wire 1 f$ aluOpX [3] $end
$var wire 1 g$ aluOpX [2] $end
$var wire 1 h$ aluOpX [1] $end
$var wire 1 i$ aluOpX [0] $end
$var wire 1 j$ inAD [15] $end
$var wire 1 k$ inAD [14] $end
$var wire 1 l$ inAD [13] $end
$var wire 1 m$ inAD [12] $end
$var wire 1 n$ inAD [11] $end
$var wire 1 o$ inAD [10] $end
$var wire 1 p$ inAD [9] $end
$var wire 1 q$ inAD [8] $end
$var wire 1 r$ inAD [7] $end
$var wire 1 s$ inAD [6] $end
$var wire 1 t$ inAD [5] $end
$var wire 1 u$ inAD [4] $end
$var wire 1 v$ inAD [3] $end
$var wire 1 w$ inAD [2] $end
$var wire 1 x$ inAD [1] $end
$var wire 1 y$ inAD [0] $end
$var wire 1 z$ inAX [15] $end
$var wire 1 {$ inAX [14] $end
$var wire 1 |$ inAX [13] $end
$var wire 1 }$ inAX [12] $end
$var wire 1 ~$ inAX [11] $end
$var wire 1 !% inAX [10] $end
$var wire 1 "% inAX [9] $end
$var wire 1 #% inAX [8] $end
$var wire 1 $% inAX [7] $end
$var wire 1 %% inAX [6] $end
$var wire 1 &% inAX [5] $end
$var wire 1 '% inAX [4] $end
$var wire 1 (% inAX [3] $end
$var wire 1 )% inAX [2] $end
$var wire 1 *% inAX [1] $end
$var wire 1 +% inAX [0] $end
$var wire 1 ,% inBD [15] $end
$var wire 1 -% inBD [14] $end
$var wire 1 .% inBD [13] $end
$var wire 1 /% inBD [12] $end
$var wire 1 0% inBD [11] $end
$var wire 1 1% inBD [10] $end
$var wire 1 2% inBD [9] $end
$var wire 1 3% inBD [8] $end
$var wire 1 4% inBD [7] $end
$var wire 1 5% inBD [6] $end
$var wire 1 6% inBD [5] $end
$var wire 1 7% inBD [4] $end
$var wire 1 8% inBD [3] $end
$var wire 1 9% inBD [2] $end
$var wire 1 :% inBD [1] $end
$var wire 1 ;% inBD [0] $end
$var wire 1 <% inBX [15] $end
$var wire 1 =% inBX [14] $end
$var wire 1 >% inBX [13] $end
$var wire 1 ?% inBX [12] $end
$var wire 1 @% inBX [11] $end
$var wire 1 A% inBX [10] $end
$var wire 1 B% inBX [9] $end
$var wire 1 C% inBX [8] $end
$var wire 1 D% inBX [7] $end
$var wire 1 E% inBX [6] $end
$var wire 1 F% inBX [5] $end
$var wire 1 G% inBX [4] $end
$var wire 1 H% inBX [3] $end
$var wire 1 I% inBX [2] $end
$var wire 1 J% inBX [1] $end
$var wire 1 K% inBX [0] $end
$var wire 1 L% wrtDataD [15] $end
$var wire 1 M% wrtDataD [14] $end
$var wire 1 N% wrtDataD [13] $end
$var wire 1 O% wrtDataD [12] $end
$var wire 1 P% wrtDataD [11] $end
$var wire 1 Q% wrtDataD [10] $end
$var wire 1 R% wrtDataD [9] $end
$var wire 1 S% wrtDataD [8] $end
$var wire 1 T% wrtDataD [7] $end
$var wire 1 U% wrtDataD [6] $end
$var wire 1 V% wrtDataD [5] $end
$var wire 1 W% wrtDataD [4] $end
$var wire 1 X% wrtDataD [3] $end
$var wire 1 Y% wrtDataD [2] $end
$var wire 1 Z% wrtDataD [1] $end
$var wire 1 [% wrtDataD [0] $end
$var wire 1 \% wrtDataXin [15] $end
$var wire 1 ]% wrtDataXin [14] $end
$var wire 1 ^% wrtDataXin [13] $end
$var wire 1 _% wrtDataXin [12] $end
$var wire 1 `% wrtDataXin [11] $end
$var wire 1 a% wrtDataXin [10] $end
$var wire 1 b% wrtDataXin [9] $end
$var wire 1 c% wrtDataXin [8] $end
$var wire 1 d% wrtDataXin [7] $end
$var wire 1 e% wrtDataXin [6] $end
$var wire 1 f% wrtDataXin [5] $end
$var wire 1 g% wrtDataXin [4] $end
$var wire 1 h% wrtDataXin [3] $end
$var wire 1 i% wrtDataXin [2] $end
$var wire 1 j% wrtDataXin [1] $end
$var wire 1 k% wrtDataXin [0] $end
$var wire 1 l% wrtDataXout [15] $end
$var wire 1 m% wrtDataXout [14] $end
$var wire 1 n% wrtDataXout [13] $end
$var wire 1 o% wrtDataXout [12] $end
$var wire 1 p% wrtDataXout [11] $end
$var wire 1 q% wrtDataXout [10] $end
$var wire 1 r% wrtDataXout [9] $end
$var wire 1 s% wrtDataXout [8] $end
$var wire 1 t% wrtDataXout [7] $end
$var wire 1 u% wrtDataXout [6] $end
$var wire 1 v% wrtDataXout [5] $end
$var wire 1 w% wrtDataXout [4] $end
$var wire 1 x% wrtDataXout [3] $end
$var wire 1 y% wrtDataXout [2] $end
$var wire 1 z% wrtDataXout [1] $end
$var wire 1 {% wrtDataXout [0] $end
$var wire 1 |% wrtDataM [15] $end
$var wire 1 }% wrtDataM [14] $end
$var wire 1 ~% wrtDataM [13] $end
$var wire 1 !& wrtDataM [12] $end
$var wire 1 "& wrtDataM [11] $end
$var wire 1 #& wrtDataM [10] $end
$var wire 1 $& wrtDataM [9] $end
$var wire 1 %& wrtDataM [8] $end
$var wire 1 && wrtDataM [7] $end
$var wire 1 '& wrtDataM [6] $end
$var wire 1 (& wrtDataM [5] $end
$var wire 1 )& wrtDataM [4] $end
$var wire 1 *& wrtDataM [3] $end
$var wire 1 +& wrtDataM [2] $end
$var wire 1 ,& wrtDataM [1] $end
$var wire 1 -& wrtDataM [0] $end
$var wire 1 .& jalSelD $end
$var wire 1 /& jalSelX $end
$var wire 1 0& sOpSelD $end
$var wire 1 1& sOpSelX $end
$var wire 1 2& aluFinalX [15] $end
$var wire 1 3& aluFinalX [14] $end
$var wire 1 4& aluFinalX [13] $end
$var wire 1 5& aluFinalX [12] $end
$var wire 1 6& aluFinalX [11] $end
$var wire 1 7& aluFinalX [10] $end
$var wire 1 8& aluFinalX [9] $end
$var wire 1 9& aluFinalX [8] $end
$var wire 1 :& aluFinalX [7] $end
$var wire 1 ;& aluFinalX [6] $end
$var wire 1 <& aluFinalX [5] $end
$var wire 1 =& aluFinalX [4] $end
$var wire 1 >& aluFinalX [3] $end
$var wire 1 ?& aluFinalX [2] $end
$var wire 1 @& aluFinalX [1] $end
$var wire 1 A& aluFinalX [0] $end
$var wire 1 B& aluFinalM [15] $end
$var wire 1 C& aluFinalM [14] $end
$var wire 1 D& aluFinalM [13] $end
$var wire 1 E& aluFinalM [12] $end
$var wire 1 F& aluFinalM [11] $end
$var wire 1 G& aluFinalM [10] $end
$var wire 1 H& aluFinalM [9] $end
$var wire 1 I& aluFinalM [8] $end
$var wire 1 J& aluFinalM [7] $end
$var wire 1 K& aluFinalM [6] $end
$var wire 1 L& aluFinalM [5] $end
$var wire 1 M& aluFinalM [4] $end
$var wire 1 N& aluFinalM [3] $end
$var wire 1 O& aluFinalM [2] $end
$var wire 1 P& aluFinalM [1] $end
$var wire 1 Q& aluFinalM [0] $end
$var wire 1 R& aluFinalW [15] $end
$var wire 1 S& aluFinalW [14] $end
$var wire 1 T& aluFinalW [13] $end
$var wire 1 U& aluFinalW [12] $end
$var wire 1 V& aluFinalW [11] $end
$var wire 1 W& aluFinalW [10] $end
$var wire 1 X& aluFinalW [9] $end
$var wire 1 Y& aluFinalW [8] $end
$var wire 1 Z& aluFinalW [7] $end
$var wire 1 [& aluFinalW [6] $end
$var wire 1 \& aluFinalW [5] $end
$var wire 1 ]& aluFinalW [4] $end
$var wire 1 ^& aluFinalW [3] $end
$var wire 1 _& aluFinalW [2] $end
$var wire 1 `& aluFinalW [1] $end
$var wire 1 a& aluFinalW [0] $end
$var wire 1 b& aluOutX [15] $end
$var wire 1 c& aluOutX [14] $end
$var wire 1 d& aluOutX [13] $end
$var wire 1 e& aluOutX [12] $end
$var wire 1 f& aluOutX [11] $end
$var wire 1 g& aluOutX [10] $end
$var wire 1 h& aluOutX [9] $end
$var wire 1 i& aluOutX [8] $end
$var wire 1 j& aluOutX [7] $end
$var wire 1 k& aluOutX [6] $end
$var wire 1 l& aluOutX [5] $end
$var wire 1 m& aluOutX [4] $end
$var wire 1 n& aluOutX [3] $end
$var wire 1 o& aluOutX [2] $end
$var wire 1 p& aluOutX [1] $end
$var wire 1 q& aluOutX [0] $end
$var wire 1 r& aluOutM [15] $end
$var wire 1 s& aluOutM [14] $end
$var wire 1 t& aluOutM [13] $end
$var wire 1 u& aluOutM [12] $end
$var wire 1 v& aluOutM [11] $end
$var wire 1 w& aluOutM [10] $end
$var wire 1 x& aluOutM [9] $end
$var wire 1 y& aluOutM [8] $end
$var wire 1 z& aluOutM [7] $end
$var wire 1 {& aluOutM [6] $end
$var wire 1 |& aluOutM [5] $end
$var wire 1 }& aluOutM [4] $end
$var wire 1 ~& aluOutM [3] $end
$var wire 1 !' aluOutM [2] $end
$var wire 1 "' aluOutM [1] $end
$var wire 1 #' aluOutM [0] $end
$var wire 1 $' memOutM [15] $end
$var wire 1 %' memOutM [14] $end
$var wire 1 &' memOutM [13] $end
$var wire 1 '' memOutM [12] $end
$var wire 1 (' memOutM [11] $end
$var wire 1 )' memOutM [10] $end
$var wire 1 *' memOutM [9] $end
$var wire 1 +' memOutM [8] $end
$var wire 1 ,' memOutM [7] $end
$var wire 1 -' memOutM [6] $end
$var wire 1 .' memOutM [5] $end
$var wire 1 /' memOutM [4] $end
$var wire 1 0' memOutM [3] $end
$var wire 1 1' memOutM [2] $end
$var wire 1 2' memOutM [1] $end
$var wire 1 3' memOutM [0] $end
$var wire 1 4' memOutW [15] $end
$var wire 1 5' memOutW [14] $end
$var wire 1 6' memOutW [13] $end
$var wire 1 7' memOutW [12] $end
$var wire 1 8' memOutW [11] $end
$var wire 1 9' memOutW [10] $end
$var wire 1 :' memOutW [9] $end
$var wire 1 ;' memOutW [8] $end
$var wire 1 <' memOutW [7] $end
$var wire 1 =' memOutW [6] $end
$var wire 1 >' memOutW [5] $end
$var wire 1 ?' memOutW [4] $end
$var wire 1 @' memOutW [3] $end
$var wire 1 A' memOutW [2] $end
$var wire 1 B' memOutW [1] $end
$var wire 1 C' memOutW [0] $end
$var wire 1 D' addPCX [15] $end
$var wire 1 E' addPCX [14] $end
$var wire 1 F' addPCX [13] $end
$var wire 1 G' addPCX [12] $end
$var wire 1 H' addPCX [11] $end
$var wire 1 I' addPCX [10] $end
$var wire 1 J' addPCX [9] $end
$var wire 1 K' addPCX [8] $end
$var wire 1 L' addPCX [7] $end
$var wire 1 M' addPCX [6] $end
$var wire 1 N' addPCX [5] $end
$var wire 1 O' addPCX [4] $end
$var wire 1 P' addPCX [3] $end
$var wire 1 Q' addPCX [2] $end
$var wire 1 R' addPCX [1] $end
$var wire 1 S' addPCX [0] $end
$var wire 1 T' addPCM [15] $end
$var wire 1 U' addPCM [14] $end
$var wire 1 V' addPCM [13] $end
$var wire 1 W' addPCM [12] $end
$var wire 1 X' addPCM [11] $end
$var wire 1 Y' addPCM [10] $end
$var wire 1 Z' addPCM [9] $end
$var wire 1 [' addPCM [8] $end
$var wire 1 \' addPCM [7] $end
$var wire 1 ]' addPCM [6] $end
$var wire 1 ^' addPCM [5] $end
$var wire 1 _' addPCM [4] $end
$var wire 1 `' addPCM [3] $end
$var wire 1 a' addPCM [2] $end
$var wire 1 b' addPCM [1] $end
$var wire 1 c' addPCM [0] $end
$var wire 1 d' addPCW [15] $end
$var wire 1 e' addPCW [14] $end
$var wire 1 f' addPCW [13] $end
$var wire 1 g' addPCW [12] $end
$var wire 1 h' addPCW [11] $end
$var wire 1 i' addPCW [10] $end
$var wire 1 j' addPCW [9] $end
$var wire 1 k' addPCW [8] $end
$var wire 1 l' addPCW [7] $end
$var wire 1 m' addPCW [6] $end
$var wire 1 n' addPCW [5] $end
$var wire 1 o' addPCW [4] $end
$var wire 1 p' addPCW [3] $end
$var wire 1 q' addPCW [2] $end
$var wire 1 r' addPCW [1] $end
$var wire 1 s' addPCW [0] $end
$var wire 1 t' fetchErr $end
$var wire 1 u' decodeErr $end
$var wire 1 v' readEnD $end
$var wire 1 w' readEnX $end
$var wire 1 x' readEnM $end
$var wire 1 y' aluPCD $end
$var wire 1 z' aluPCX $end
$var wire 1 {' regWrtD $end
$var wire 1 |' regWrtX $end
$var wire 1 }' regWrtM $end
$var wire 1 ~' regWrtW $end
$var wire 1 !( wrtRegD [2] $end
$var wire 1 "( wrtRegD [1] $end
$var wire 1 #( wrtRegD [0] $end
$var wire 1 $( wrtRegX [2] $end
$var wire 1 %( wrtRegX [1] $end
$var wire 1 &( wrtRegX [0] $end
$var wire 1 '( wrtRegM [2] $end
$var wire 1 (( wrtRegM [1] $end
$var wire 1 )( wrtRegM [0] $end
$var wire 1 *( wrtRegW [2] $end
$var wire 1 +( wrtRegW [1] $end
$var wire 1 ,( wrtRegW [0] $end
$var wire 1 -( branchInstD $end
$var wire 1 .( branchInstX $end
$var wire 1 /( branchInstM $end
$var wire 1 0( branchInstW $end
$var wire 1 1( instrValidF $end
$var wire 1 2( instrValidD $end
$var wire 1 3( alignErrM $end
$var wire 1 4( alignErrI $end
$var wire 1 5( memAccessD $end
$var wire 1 6( memAccessX $end
$var wire 1 7( memAccessM $end
$var wire 1 8( alignErr_ff $end
$var wire 1 9( fwCntrlAF [4] $end
$var wire 1 :( fwCntrlAF [3] $end
$var wire 1 ;( fwCntrlAF [2] $end
$var wire 1 <( fwCntrlAF [1] $end
$var wire 1 =( fwCntrlAF [0] $end
$var wire 1 >( fwCntrlBF [4] $end
$var wire 1 ?( fwCntrlBF [3] $end
$var wire 1 @( fwCntrlBF [2] $end
$var wire 1 A( fwCntrlBF [1] $end
$var wire 1 B( fwCntrlBF [0] $end
$var wire 1 C( fwCntrlAD [4] $end
$var wire 1 D( fwCntrlAD [3] $end
$var wire 1 E( fwCntrlAD [2] $end
$var wire 1 F( fwCntrlAD [1] $end
$var wire 1 G( fwCntrlAD [0] $end
$var wire 1 H( fwCntrlBD [4] $end
$var wire 1 I( fwCntrlBD [3] $end
$var wire 1 J( fwCntrlBD [2] $end
$var wire 1 K( fwCntrlBD [1] $end
$var wire 1 L( fwCntrlBD [0] $end
$var wire 1 M( fwCntrlAX [4] $end
$var wire 1 N( fwCntrlAX [3] $end
$var wire 1 O( fwCntrlAX [2] $end
$var wire 1 P( fwCntrlAX [1] $end
$var wire 1 Q( fwCntrlAX [0] $end
$var wire 1 R( fwCntrlBX [4] $end
$var wire 1 S( fwCntrlBX [3] $end
$var wire 1 T( fwCntrlBX [2] $end
$var wire 1 U( fwCntrlBX [1] $end
$var wire 1 V( fwCntrlBX [0] $end

$scope module fetchSection $end
$var wire 1 \! newPC [15] $end
$var wire 1 ]! newPC [14] $end
$var wire 1 ^! newPC [13] $end
$var wire 1 _! newPC [12] $end
$var wire 1 `! newPC [11] $end
$var wire 1 a! newPC [10] $end
$var wire 1 b! newPC [9] $end
$var wire 1 c! newPC [8] $end
$var wire 1 d! newPC [7] $end
$var wire 1 e! newPC [6] $end
$var wire 1 f! newPC [5] $end
$var wire 1 g! newPC [4] $end
$var wire 1 h! newPC [3] $end
$var wire 1 i! newPC [2] $end
$var wire 1 j! newPC [1] $end
$var wire 1 k! newPC [0] $end
$var wire 1 p" createDump $end
$var wire 1 7! rst $end
$var wire 1 5! clk $end
$var wire 1 l! instruction [15] $end
$var wire 1 m! instruction [14] $end
$var wire 1 n! instruction [13] $end
$var wire 1 o! instruction [12] $end
$var wire 1 p! instruction [11] $end
$var wire 1 q! instruction [10] $end
$var wire 1 r! instruction [9] $end
$var wire 1 s! instruction [8] $end
$var wire 1 t! instruction [7] $end
$var wire 1 u! instruction [6] $end
$var wire 1 v! instruction [5] $end
$var wire 1 w! instruction [4] $end
$var wire 1 x! instruction [3] $end
$var wire 1 y! instruction [2] $end
$var wire 1 z! instruction [1] $end
$var wire 1 {! instruction [0] $end
$var wire 1 q" incPC [15] $end
$var wire 1 r" incPC [14] $end
$var wire 1 s" incPC [13] $end
$var wire 1 t" incPC [12] $end
$var wire 1 u" incPC [11] $end
$var wire 1 v" incPC [10] $end
$var wire 1 w" incPC [9] $end
$var wire 1 x" incPC [8] $end
$var wire 1 y" incPC [7] $end
$var wire 1 z" incPC [6] $end
$var wire 1 {" incPC [5] $end
$var wire 1 |" incPC [4] $end
$var wire 1 }" incPC [3] $end
$var wire 1 ~" incPC [2] $end
$var wire 1 !# incPC [1] $end
$var wire 1 "# incPC [0] $end
$var wire 1 t' err $end
$var wire 1 1( instrValid $end
$var wire 1 9( fwCntrlA [4] $end
$var wire 1 :( fwCntrlA [3] $end
$var wire 1 ;( fwCntrlA [2] $end
$var wire 1 <( fwCntrlA [1] $end
$var wire 1 =( fwCntrlA [0] $end
$var wire 1 >( fwCntrlB [4] $end
$var wire 1 ?( fwCntrlB [3] $end
$var wire 1 @( fwCntrlB [2] $end
$var wire 1 A( fwCntrlB [1] $end
$var wire 1 B( fwCntrlB [0] $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 {' regWrtD $end
$var wire 1 |' regWrtX $end
$var wire 1 }' regWrtM $end
$var wire 1 ~' regWrtW $end
$var wire 1 !( wrtRegD [2] $end
$var wire 1 "( wrtRegD [1] $end
$var wire 1 #( wrtRegD [0] $end
$var wire 1 $( wrtRegX [2] $end
$var wire 1 %( wrtRegX [1] $end
$var wire 1 &( wrtRegX [0] $end
$var wire 1 '( wrtRegM [2] $end
$var wire 1 (( wrtRegM [1] $end
$var wire 1 )( wrtRegM [0] $end
$var wire 1 *( wrtRegW [2] $end
$var wire 1 +( wrtRegW [1] $end
$var wire 1 ,( wrtRegW [0] $end
$var wire 1 -( branchInstD $end
$var wire 1 .( branchInstX $end
$var wire 1 /( branchInstM $end
$var wire 1 0( branchInstW $end
$var wire 1 W( pcRegAddr [15] $end
$var wire 1 X( pcRegAddr [14] $end
$var wire 1 Y( pcRegAddr [13] $end
$var wire 1 Z( pcRegAddr [12] $end
$var wire 1 [( pcRegAddr [11] $end
$var wire 1 \( pcRegAddr [10] $end
$var wire 1 ]( pcRegAddr [9] $end
$var wire 1 ^( pcRegAddr [8] $end
$var wire 1 _( pcRegAddr [7] $end
$var wire 1 `( pcRegAddr [6] $end
$var wire 1 a( pcRegAddr [5] $end
$var wire 1 b( pcRegAddr [4] $end
$var wire 1 c( pcRegAddr [3] $end
$var wire 1 d( pcRegAddr [2] $end
$var wire 1 e( pcRegAddr [1] $end
$var wire 1 f( pcRegAddr [0] $end
$var wire 1 g( pcIncErr $end
$var wire 1 h( pcRegErr $end
$var wire 1 4( alignErrI $end
$var wire 1 8( alignErr_ff $end
$var wire 1 i( instruction2 [15] $end
$var wire 1 j( instruction2 [14] $end
$var wire 1 k( instruction2 [13] $end
$var wire 1 l( instruction2 [12] $end
$var wire 1 m( instruction2 [11] $end
$var wire 1 n( instruction2 [10] $end
$var wire 1 o( instruction2 [9] $end
$var wire 1 p( instruction2 [8] $end
$var wire 1 q( instruction2 [7] $end
$var wire 1 r( instruction2 [6] $end
$var wire 1 s( instruction2 [5] $end
$var wire 1 t( instruction2 [4] $end
$var wire 1 u( instruction2 [3] $end
$var wire 1 v( instruction2 [2] $end
$var wire 1 w( instruction2 [1] $end
$var wire 1 x( instruction2 [0] $end
$var wire 1 y( pcNop $end
$var wire 1 z( pcIfBranch [15] $end
$var wire 1 {( pcIfBranch [14] $end
$var wire 1 |( pcIfBranch [13] $end
$var wire 1 }( pcIfBranch [12] $end
$var wire 1 ~( pcIfBranch [11] $end
$var wire 1 !) pcIfBranch [10] $end
$var wire 1 ") pcIfBranch [9] $end
$var wire 1 #) pcIfBranch [8] $end
$var wire 1 $) pcIfBranch [7] $end
$var wire 1 %) pcIfBranch [6] $end
$var wire 1 &) pcIfBranch [5] $end
$var wire 1 ') pcIfBranch [4] $end
$var wire 1 () pcIfBranch [3] $end
$var wire 1 )) pcIfBranch [2] $end
$var wire 1 *) pcIfBranch [1] $end
$var wire 1 +) pcIfBranch [0] $end

$scope module pc_inc $end
$var parameter 32 ,) N $end
$var wire 1 q" sum [15] $end
$var wire 1 r" sum [14] $end
$var wire 1 s" sum [13] $end
$var wire 1 t" sum [12] $end
$var wire 1 u" sum [11] $end
$var wire 1 v" sum [10] $end
$var wire 1 w" sum [9] $end
$var wire 1 x" sum [8] $end
$var wire 1 y" sum [7] $end
$var wire 1 z" sum [6] $end
$var wire 1 {" sum [5] $end
$var wire 1 |" sum [4] $end
$var wire 1 }" sum [3] $end
$var wire 1 ~" sum [2] $end
$var wire 1 !# sum [1] $end
$var wire 1 "# sum [0] $end
$var wire 1 -) c_out $end
$var wire 1 g( ofl $end
$var wire 1 W( a [15] $end
$var wire 1 X( a [14] $end
$var wire 1 Y( a [13] $end
$var wire 1 Z( a [12] $end
$var wire 1 [( a [11] $end
$var wire 1 \( a [10] $end
$var wire 1 ]( a [9] $end
$var wire 1 ^( a [8] $end
$var wire 1 _( a [7] $end
$var wire 1 `( a [6] $end
$var wire 1 a( a [5] $end
$var wire 1 b( a [4] $end
$var wire 1 c( a [3] $end
$var wire 1 d( a [2] $end
$var wire 1 e( a [1] $end
$var wire 1 f( a [0] $end
$var wire 1 .) b [15] $end
$var wire 1 /) b [14] $end
$var wire 1 0) b [13] $end
$var wire 1 1) b [12] $end
$var wire 1 2) b [11] $end
$var wire 1 3) b [10] $end
$var wire 1 4) b [9] $end
$var wire 1 5) b [8] $end
$var wire 1 6) b [7] $end
$var wire 1 7) b [6] $end
$var wire 1 8) b [5] $end
$var wire 1 9) b [4] $end
$var wire 1 :) b [3] $end
$var wire 1 ;) b [2] $end
$var wire 1 <) b [1] $end
$var wire 1 =) b [0] $end
$var wire 1 >) c_in $end
$var wire 1 ?) sign $end
$var wire 1 @) byte0_c $end
$var wire 1 A) byte1_c $end
$var wire 1 B) byte2_c $end

$scope module byte0 $end
$var parameter 32 C) N $end
$var wire 1 }" sum [3] $end
$var wire 1 ~" sum [2] $end
$var wire 1 !# sum [1] $end
$var wire 1 "# sum [0] $end
$var wire 1 @) c_out $end
$var wire 1 c( a [3] $end
$var wire 1 d( a [2] $end
$var wire 1 e( a [1] $end
$var wire 1 f( a [0] $end
$var wire 1 :) b [3] $end
$var wire 1 ;) b [2] $end
$var wire 1 <) b [1] $end
$var wire 1 =) b [0] $end
$var wire 1 >) c_in $end
$var wire 1 D) bit0_c $end
$var wire 1 E) bit1_c $end
$var wire 1 F) bit2_c $end

$scope module bit0 $end
$var wire 1 "# s $end
$var wire 1 D) c_out $end
$var wire 1 f( a $end
$var wire 1 =) b $end
$var wire 1 >) c_in $end
$var wire 1 G) sumXOR $end
$var wire 1 H) AB_nand $end
$var wire 1 I) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 G) out $end
$var wire 1 f( in1 $end
$var wire 1 =) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 "# out $end
$var wire 1 G) in1 $end
$var wire 1 >) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 H) out $end
$var wire 1 f( in1 $end
$var wire 1 =) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 I) out $end
$var wire 1 G) in1 $end
$var wire 1 >) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 D) out $end
$var wire 1 I) in1 $end
$var wire 1 H) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 !# s $end
$var wire 1 E) c_out $end
$var wire 1 e( a $end
$var wire 1 <) b $end
$var wire 1 D) c_in $end
$var wire 1 J) sumXOR $end
$var wire 1 K) AB_nand $end
$var wire 1 L) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 J) out $end
$var wire 1 e( in1 $end
$var wire 1 <) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 !# out $end
$var wire 1 J) in1 $end
$var wire 1 D) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 K) out $end
$var wire 1 e( in1 $end
$var wire 1 <) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 L) out $end
$var wire 1 J) in1 $end
$var wire 1 D) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 E) out $end
$var wire 1 L) in1 $end
$var wire 1 K) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ~" s $end
$var wire 1 F) c_out $end
$var wire 1 d( a $end
$var wire 1 ;) b $end
$var wire 1 E) c_in $end
$var wire 1 M) sumXOR $end
$var wire 1 N) AB_nand $end
$var wire 1 O) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 M) out $end
$var wire 1 d( in1 $end
$var wire 1 ;) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ~" out $end
$var wire 1 M) in1 $end
$var wire 1 E) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 N) out $end
$var wire 1 d( in1 $end
$var wire 1 ;) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 O) out $end
$var wire 1 M) in1 $end
$var wire 1 E) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 F) out $end
$var wire 1 O) in1 $end
$var wire 1 N) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 }" s $end
$var wire 1 @) c_out $end
$var wire 1 c( a $end
$var wire 1 :) b $end
$var wire 1 F) c_in $end
$var wire 1 P) sumXOR $end
$var wire 1 Q) AB_nand $end
$var wire 1 R) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 P) out $end
$var wire 1 c( in1 $end
$var wire 1 :) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 }" out $end
$var wire 1 P) in1 $end
$var wire 1 F) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Q) out $end
$var wire 1 c( in1 $end
$var wire 1 :) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 R) out $end
$var wire 1 P) in1 $end
$var wire 1 F) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 @) out $end
$var wire 1 R) in1 $end
$var wire 1 Q) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 S) N $end
$var wire 1 y" sum [3] $end
$var wire 1 z" sum [2] $end
$var wire 1 {" sum [1] $end
$var wire 1 |" sum [0] $end
$var wire 1 A) c_out $end
$var wire 1 _( a [3] $end
$var wire 1 `( a [2] $end
$var wire 1 a( a [1] $end
$var wire 1 b( a [0] $end
$var wire 1 6) b [3] $end
$var wire 1 7) b [2] $end
$var wire 1 8) b [1] $end
$var wire 1 9) b [0] $end
$var wire 1 @) c_in $end
$var wire 1 T) bit0_c $end
$var wire 1 U) bit1_c $end
$var wire 1 V) bit2_c $end

$scope module bit0 $end
$var wire 1 |" s $end
$var wire 1 T) c_out $end
$var wire 1 b( a $end
$var wire 1 9) b $end
$var wire 1 @) c_in $end
$var wire 1 W) sumXOR $end
$var wire 1 X) AB_nand $end
$var wire 1 Y) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 W) out $end
$var wire 1 b( in1 $end
$var wire 1 9) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 |" out $end
$var wire 1 W) in1 $end
$var wire 1 @) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 X) out $end
$var wire 1 b( in1 $end
$var wire 1 9) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Y) out $end
$var wire 1 W) in1 $end
$var wire 1 @) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 T) out $end
$var wire 1 Y) in1 $end
$var wire 1 X) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 {" s $end
$var wire 1 U) c_out $end
$var wire 1 a( a $end
$var wire 1 8) b $end
$var wire 1 T) c_in $end
$var wire 1 Z) sumXOR $end
$var wire 1 [) AB_nand $end
$var wire 1 \) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Z) out $end
$var wire 1 a( in1 $end
$var wire 1 8) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 {" out $end
$var wire 1 Z) in1 $end
$var wire 1 T) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 [) out $end
$var wire 1 a( in1 $end
$var wire 1 8) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 \) out $end
$var wire 1 Z) in1 $end
$var wire 1 T) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 U) out $end
$var wire 1 \) in1 $end
$var wire 1 [) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 z" s $end
$var wire 1 V) c_out $end
$var wire 1 `( a $end
$var wire 1 7) b $end
$var wire 1 U) c_in $end
$var wire 1 ]) sumXOR $end
$var wire 1 ^) AB_nand $end
$var wire 1 _) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ]) out $end
$var wire 1 `( in1 $end
$var wire 1 7) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 z" out $end
$var wire 1 ]) in1 $end
$var wire 1 U) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ^) out $end
$var wire 1 `( in1 $end
$var wire 1 7) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 _) out $end
$var wire 1 ]) in1 $end
$var wire 1 U) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 V) out $end
$var wire 1 _) in1 $end
$var wire 1 ^) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 y" s $end
$var wire 1 A) c_out $end
$var wire 1 _( a $end
$var wire 1 6) b $end
$var wire 1 V) c_in $end
$var wire 1 `) sumXOR $end
$var wire 1 a) AB_nand $end
$var wire 1 b) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 `) out $end
$var wire 1 _( in1 $end
$var wire 1 6) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 y" out $end
$var wire 1 `) in1 $end
$var wire 1 V) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 a) out $end
$var wire 1 _( in1 $end
$var wire 1 6) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 b) out $end
$var wire 1 `) in1 $end
$var wire 1 V) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 A) out $end
$var wire 1 b) in1 $end
$var wire 1 a) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 c) N $end
$var wire 1 u" sum [3] $end
$var wire 1 v" sum [2] $end
$var wire 1 w" sum [1] $end
$var wire 1 x" sum [0] $end
$var wire 1 B) c_out $end
$var wire 1 [( a [3] $end
$var wire 1 \( a [2] $end
$var wire 1 ]( a [1] $end
$var wire 1 ^( a [0] $end
$var wire 1 2) b [3] $end
$var wire 1 3) b [2] $end
$var wire 1 4) b [1] $end
$var wire 1 5) b [0] $end
$var wire 1 A) c_in $end
$var wire 1 d) bit0_c $end
$var wire 1 e) bit1_c $end
$var wire 1 f) bit2_c $end

$scope module bit0 $end
$var wire 1 x" s $end
$var wire 1 d) c_out $end
$var wire 1 ^( a $end
$var wire 1 5) b $end
$var wire 1 A) c_in $end
$var wire 1 g) sumXOR $end
$var wire 1 h) AB_nand $end
$var wire 1 i) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 g) out $end
$var wire 1 ^( in1 $end
$var wire 1 5) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 x" out $end
$var wire 1 g) in1 $end
$var wire 1 A) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 h) out $end
$var wire 1 ^( in1 $end
$var wire 1 5) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 i) out $end
$var wire 1 g) in1 $end
$var wire 1 A) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 d) out $end
$var wire 1 i) in1 $end
$var wire 1 h) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 w" s $end
$var wire 1 e) c_out $end
$var wire 1 ]( a $end
$var wire 1 4) b $end
$var wire 1 d) c_in $end
$var wire 1 j) sumXOR $end
$var wire 1 k) AB_nand $end
$var wire 1 l) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 j) out $end
$var wire 1 ]( in1 $end
$var wire 1 4) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 w" out $end
$var wire 1 j) in1 $end
$var wire 1 d) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 k) out $end
$var wire 1 ]( in1 $end
$var wire 1 4) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 l) out $end
$var wire 1 j) in1 $end
$var wire 1 d) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 e) out $end
$var wire 1 l) in1 $end
$var wire 1 k) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 v" s $end
$var wire 1 f) c_out $end
$var wire 1 \( a $end
$var wire 1 3) b $end
$var wire 1 e) c_in $end
$var wire 1 m) sumXOR $end
$var wire 1 n) AB_nand $end
$var wire 1 o) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 m) out $end
$var wire 1 \( in1 $end
$var wire 1 3) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 v" out $end
$var wire 1 m) in1 $end
$var wire 1 e) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 n) out $end
$var wire 1 \( in1 $end
$var wire 1 3) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 o) out $end
$var wire 1 m) in1 $end
$var wire 1 e) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 f) out $end
$var wire 1 o) in1 $end
$var wire 1 n) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 u" s $end
$var wire 1 B) c_out $end
$var wire 1 [( a $end
$var wire 1 2) b $end
$var wire 1 f) c_in $end
$var wire 1 p) sumXOR $end
$var wire 1 q) AB_nand $end
$var wire 1 r) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 p) out $end
$var wire 1 [( in1 $end
$var wire 1 2) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 u" out $end
$var wire 1 p) in1 $end
$var wire 1 f) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 q) out $end
$var wire 1 [( in1 $end
$var wire 1 2) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 r) out $end
$var wire 1 p) in1 $end
$var wire 1 f) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 B) out $end
$var wire 1 r) in1 $end
$var wire 1 q) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 s) N $end
$var wire 1 q" sum [3] $end
$var wire 1 r" sum [2] $end
$var wire 1 s" sum [1] $end
$var wire 1 t" sum [0] $end
$var wire 1 -) c_out $end
$var wire 1 W( a [3] $end
$var wire 1 X( a [2] $end
$var wire 1 Y( a [1] $end
$var wire 1 Z( a [0] $end
$var wire 1 .) b [3] $end
$var wire 1 /) b [2] $end
$var wire 1 0) b [1] $end
$var wire 1 1) b [0] $end
$var wire 1 B) c_in $end
$var wire 1 t) bit0_c $end
$var wire 1 u) bit1_c $end
$var wire 1 v) bit2_c $end

$scope module bit0 $end
$var wire 1 t" s $end
$var wire 1 t) c_out $end
$var wire 1 Z( a $end
$var wire 1 1) b $end
$var wire 1 B) c_in $end
$var wire 1 w) sumXOR $end
$var wire 1 x) AB_nand $end
$var wire 1 y) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 w) out $end
$var wire 1 Z( in1 $end
$var wire 1 1) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 t" out $end
$var wire 1 w) in1 $end
$var wire 1 B) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 x) out $end
$var wire 1 Z( in1 $end
$var wire 1 1) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 y) out $end
$var wire 1 w) in1 $end
$var wire 1 B) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 t) out $end
$var wire 1 y) in1 $end
$var wire 1 x) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 s" s $end
$var wire 1 u) c_out $end
$var wire 1 Y( a $end
$var wire 1 0) b $end
$var wire 1 t) c_in $end
$var wire 1 z) sumXOR $end
$var wire 1 {) AB_nand $end
$var wire 1 |) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 z) out $end
$var wire 1 Y( in1 $end
$var wire 1 0) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 s" out $end
$var wire 1 z) in1 $end
$var wire 1 t) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 {) out $end
$var wire 1 Y( in1 $end
$var wire 1 0) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 |) out $end
$var wire 1 z) in1 $end
$var wire 1 t) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 u) out $end
$var wire 1 |) in1 $end
$var wire 1 {) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 r" s $end
$var wire 1 v) c_out $end
$var wire 1 X( a $end
$var wire 1 /) b $end
$var wire 1 u) c_in $end
$var wire 1 }) sumXOR $end
$var wire 1 ~) AB_nand $end
$var wire 1 !* AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 }) out $end
$var wire 1 X( in1 $end
$var wire 1 /) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 r" out $end
$var wire 1 }) in1 $end
$var wire 1 u) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ~) out $end
$var wire 1 X( in1 $end
$var wire 1 /) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 !* out $end
$var wire 1 }) in1 $end
$var wire 1 u) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 v) out $end
$var wire 1 !* in1 $end
$var wire 1 ~) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 q" s $end
$var wire 1 -) c_out $end
$var wire 1 W( a $end
$var wire 1 .) b $end
$var wire 1 v) c_in $end
$var wire 1 "* sumXOR $end
$var wire 1 #* AB_nand $end
$var wire 1 $* AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 "* out $end
$var wire 1 W( in1 $end
$var wire 1 .) in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 q" out $end
$var wire 1 "* in1 $end
$var wire 1 v) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 #* out $end
$var wire 1 W( in1 $end
$var wire 1 .) in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 $* out $end
$var wire 1 "* in1 $end
$var wire 1 v) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 -) out $end
$var wire 1 $* in1 $end
$var wire 1 #* in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module PC $end
$var parameter 32 %* OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 z( writeData [15] $end
$var wire 1 {( writeData [14] $end
$var wire 1 |( writeData [13] $end
$var wire 1 }( writeData [12] $end
$var wire 1 ~( writeData [11] $end
$var wire 1 !) writeData [10] $end
$var wire 1 ") writeData [9] $end
$var wire 1 #) writeData [8] $end
$var wire 1 $) writeData [7] $end
$var wire 1 %) writeData [6] $end
$var wire 1 &) writeData [5] $end
$var wire 1 ') writeData [4] $end
$var wire 1 () writeData [3] $end
$var wire 1 )) writeData [2] $end
$var wire 1 *) writeData [1] $end
$var wire 1 +) writeData [0] $end
$var wire 1 &* writeEn $end
$var wire 1 W( readData [15] $end
$var wire 1 X( readData [14] $end
$var wire 1 Y( readData [13] $end
$var wire 1 Z( readData [12] $end
$var wire 1 [( readData [11] $end
$var wire 1 \( readData [10] $end
$var wire 1 ]( readData [9] $end
$var wire 1 ^( readData [8] $end
$var wire 1 _( readData [7] $end
$var wire 1 `( readData [6] $end
$var wire 1 a( readData [5] $end
$var wire 1 b( readData [4] $end
$var wire 1 c( readData [3] $end
$var wire 1 d( readData [2] $end
$var wire 1 e( readData [1] $end
$var wire 1 f( readData [0] $end
$var wire 1 h( err $end
$var wire 1 '* dff_in [15] $end
$var wire 1 (* dff_in [14] $end
$var wire 1 )* dff_in [13] $end
$var wire 1 ** dff_in [12] $end
$var wire 1 +* dff_in [11] $end
$var wire 1 ,* dff_in [10] $end
$var wire 1 -* dff_in [9] $end
$var wire 1 .* dff_in [8] $end
$var wire 1 /* dff_in [7] $end
$var wire 1 0* dff_in [6] $end
$var wire 1 1* dff_in [5] $end
$var wire 1 2* dff_in [4] $end
$var wire 1 3* dff_in [3] $end
$var wire 1 4* dff_in [2] $end
$var wire 1 5* dff_in [1] $end
$var wire 1 6* dff_in [0] $end

$scope module bits[15] $end
$var wire 1 W( q $end
$var wire 1 '* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7* state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 X( q $end
$var wire 1 (* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8* state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 Y( q $end
$var wire 1 )* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9* state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 Z( q $end
$var wire 1 ** d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :* state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 [( q $end
$var wire 1 +* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;* state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 \( q $end
$var wire 1 ,* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <* state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 ]( q $end
$var wire 1 -* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =* state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 ^( q $end
$var wire 1 .* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >* state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 _( q $end
$var wire 1 /* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?* state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 `( q $end
$var wire 1 0* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @* state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 a( q $end
$var wire 1 1* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A* state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 b( q $end
$var wire 1 2* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B* state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 c( q $end
$var wire 1 3* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C* state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 d( q $end
$var wire 1 4* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D* state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 e( q $end
$var wire 1 5* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E* state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 f( q $end
$var wire 1 6* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F* state $end
$upscope $end
$upscope $end

$scope module instruction_memory $end
$var wire 1 i( data_out [15] $end
$var wire 1 j( data_out [14] $end
$var wire 1 k( data_out [13] $end
$var wire 1 l( data_out [12] $end
$var wire 1 m( data_out [11] $end
$var wire 1 n( data_out [10] $end
$var wire 1 o( data_out [9] $end
$var wire 1 p( data_out [8] $end
$var wire 1 q( data_out [7] $end
$var wire 1 r( data_out [6] $end
$var wire 1 s( data_out [5] $end
$var wire 1 t( data_out [4] $end
$var wire 1 u( data_out [3] $end
$var wire 1 v( data_out [2] $end
$var wire 1 w( data_out [1] $end
$var wire 1 x( data_out [0] $end
$var wire 1 G* data_in [15] $end
$var wire 1 H* data_in [14] $end
$var wire 1 I* data_in [13] $end
$var wire 1 J* data_in [12] $end
$var wire 1 K* data_in [11] $end
$var wire 1 L* data_in [10] $end
$var wire 1 M* data_in [9] $end
$var wire 1 N* data_in [8] $end
$var wire 1 O* data_in [7] $end
$var wire 1 P* data_in [6] $end
$var wire 1 Q* data_in [5] $end
$var wire 1 R* data_in [4] $end
$var wire 1 S* data_in [3] $end
$var wire 1 T* data_in [2] $end
$var wire 1 U* data_in [1] $end
$var wire 1 V* data_in [0] $end
$var wire 1 W( addr [15] $end
$var wire 1 X( addr [14] $end
$var wire 1 Y( addr [13] $end
$var wire 1 Z( addr [12] $end
$var wire 1 [( addr [11] $end
$var wire 1 \( addr [10] $end
$var wire 1 ]( addr [9] $end
$var wire 1 ^( addr [8] $end
$var wire 1 _( addr [7] $end
$var wire 1 `( addr [6] $end
$var wire 1 a( addr [5] $end
$var wire 1 b( addr [4] $end
$var wire 1 c( addr [3] $end
$var wire 1 d( addr [2] $end
$var wire 1 e( addr [1] $end
$var wire 1 f( addr [0] $end
$var wire 1 W* enable $end
$var wire 1 X* wr $end
$var wire 1 Y* createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 4( err $end
$var reg 1 Z* loaded $end
$var reg 17 [* largest [16:0] $end
$var integer 32 \* mcd $end
$var integer 32 ]* i $end
$upscope $end

$scope module hazard $end
$var parameter 16 ^* NOP $end
$var wire 1 7! rst $end
$var wire 1 5! clk $end
$var wire 1 i( fetch_inst [15] $end
$var wire 1 j( fetch_inst [14] $end
$var wire 1 k( fetch_inst [13] $end
$var wire 1 l( fetch_inst [12] $end
$var wire 1 m( fetch_inst [11] $end
$var wire 1 n( fetch_inst [10] $end
$var wire 1 o( fetch_inst [9] $end
$var wire 1 p( fetch_inst [8] $end
$var wire 1 q( fetch_inst [7] $end
$var wire 1 r( fetch_inst [6] $end
$var wire 1 s( fetch_inst [5] $end
$var wire 1 t( fetch_inst [4] $end
$var wire 1 u( fetch_inst [3] $end
$var wire 1 v( fetch_inst [2] $end
$var wire 1 w( fetch_inst [1] $end
$var wire 1 x( fetch_inst [0] $end
$var reg 16 _* next_inst [15:0] $end
$var reg 1 `* pcNop $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var reg 5 a* fwCntrlA [4:0] $end
$var reg 5 b* fwCntrlB [4:0] $end
$var wire 1 {' regWrtD $end
$var wire 1 |' regWrtX $end
$var wire 1 }' regWrtM $end
$var wire 1 ~' regWrtW $end
$var wire 1 !( wrtRegD [2] $end
$var wire 1 "( wrtRegD [1] $end
$var wire 1 #( wrtRegD [0] $end
$var wire 1 $( wrtRegX [2] $end
$var wire 1 %( wrtRegX [1] $end
$var wire 1 &( wrtRegX [0] $end
$var wire 1 '( wrtRegM [2] $end
$var wire 1 (( wrtRegM [1] $end
$var wire 1 )( wrtRegM [0] $end
$var wire 1 *( wrtRegW [2] $end
$var wire 1 +( wrtRegW [1] $end
$var wire 1 ,( wrtRegW [0] $end
$var wire 1 -( branchInstD $end
$var wire 1 .( branchInstX $end
$var wire 1 /( branchInstM $end
$var wire 1 0( branchInstW $end
$var reg 1 c* rsHazard $end
$var reg 1 d* rdHazard $end
$var reg 1 e* rtHazard $end
$var reg 1 f* controlHazard $end
$upscope $end
$upscope $end

$scope module fetch2decode $end
$var wire 1 l! instructionF [15] $end
$var wire 1 m! instructionF [14] $end
$var wire 1 n! instructionF [13] $end
$var wire 1 o! instructionF [12] $end
$var wire 1 p! instructionF [11] $end
$var wire 1 q! instructionF [10] $end
$var wire 1 r! instructionF [9] $end
$var wire 1 s! instructionF [8] $end
$var wire 1 t! instructionF [7] $end
$var wire 1 u! instructionF [6] $end
$var wire 1 v! instructionF [5] $end
$var wire 1 w! instructionF [4] $end
$var wire 1 x! instructionF [3] $end
$var wire 1 y! instructionF [2] $end
$var wire 1 z! instructionF [1] $end
$var wire 1 {! instructionF [0] $end
$var wire 1 q" incPCF [15] $end
$var wire 1 r" incPCF [14] $end
$var wire 1 s" incPCF [13] $end
$var wire 1 t" incPCF [12] $end
$var wire 1 u" incPCF [11] $end
$var wire 1 v" incPCF [10] $end
$var wire 1 w" incPCF [9] $end
$var wire 1 x" incPCF [8] $end
$var wire 1 y" incPCF [7] $end
$var wire 1 z" incPCF [6] $end
$var wire 1 {" incPCF [5] $end
$var wire 1 |" incPCF [4] $end
$var wire 1 }" incPCF [3] $end
$var wire 1 ~" incPCF [2] $end
$var wire 1 !# incPCF [1] $end
$var wire 1 "# incPCF [0] $end
$var wire 1 t' errF $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 1( instrValidF $end
$var wire 1 9( fwCntrlAF [4] $end
$var wire 1 :( fwCntrlAF [3] $end
$var wire 1 ;( fwCntrlAF [2] $end
$var wire 1 <( fwCntrlAF [1] $end
$var wire 1 =( fwCntrlAF [0] $end
$var wire 1 >( fwCntrlBF [4] $end
$var wire 1 ?( fwCntrlBF [3] $end
$var wire 1 @( fwCntrlBF [2] $end
$var wire 1 A( fwCntrlBF [1] $end
$var wire 1 B( fwCntrlBF [0] $end
$var wire 1 C( fwCntrlAD [4] $end
$var wire 1 D( fwCntrlAD [3] $end
$var wire 1 E( fwCntrlAD [2] $end
$var wire 1 F( fwCntrlAD [1] $end
$var wire 1 G( fwCntrlAD [0] $end
$var wire 1 H( fwCntrlBD [4] $end
$var wire 1 I( fwCntrlBD [3] $end
$var wire 1 J( fwCntrlBD [2] $end
$var wire 1 K( fwCntrlBD [1] $end
$var wire 1 L( fwCntrlBD [0] $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 2( instrValidD $end

$scope module instrValidLatch $end
$var wire 1 2( q $end
$var wire 1 1( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g* state $end
$upscope $end

$scope module instructLatch[15] $end
$var wire 1 |! q $end
$var wire 1 l! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h* state $end
$upscope $end

$scope module instructLatch[14] $end
$var wire 1 }! q $end
$var wire 1 m! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i* state $end
$upscope $end

$scope module instructLatch[13] $end
$var wire 1 ~! q $end
$var wire 1 n! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j* state $end
$upscope $end

$scope module instructLatch[12] $end
$var wire 1 !" q $end
$var wire 1 o! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k* state $end
$upscope $end

$scope module instructLatch[11] $end
$var wire 1 "" q $end
$var wire 1 p! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l* state $end
$upscope $end

$scope module instructLatch[10] $end
$var wire 1 #" q $end
$var wire 1 q! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m* state $end
$upscope $end

$scope module instructLatch[9] $end
$var wire 1 $" q $end
$var wire 1 r! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n* state $end
$upscope $end

$scope module instructLatch[8] $end
$var wire 1 %" q $end
$var wire 1 s! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o* state $end
$upscope $end

$scope module instructLatch[7] $end
$var wire 1 &" q $end
$var wire 1 t! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p* state $end
$upscope $end

$scope module instructLatch[6] $end
$var wire 1 '" q $end
$var wire 1 u! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q* state $end
$upscope $end

$scope module instructLatch[5] $end
$var wire 1 (" q $end
$var wire 1 v! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r* state $end
$upscope $end

$scope module instructLatch[4] $end
$var wire 1 )" q $end
$var wire 1 w! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s* state $end
$upscope $end

$scope module instructLatch[3] $end
$var wire 1 *" q $end
$var wire 1 x! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t* state $end
$upscope $end

$scope module instructLatch[2] $end
$var wire 1 +" q $end
$var wire 1 y! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u* state $end
$upscope $end

$scope module instructLatch[1] $end
$var wire 1 ," q $end
$var wire 1 z! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v* state $end
$upscope $end

$scope module instructLatch[0] $end
$var wire 1 -" q $end
$var wire 1 {! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w* state $end
$upscope $end

$scope module incPCLatch[15] $end
$var wire 1 ## q $end
$var wire 1 q" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x* state $end
$upscope $end

$scope module incPCLatch[14] $end
$var wire 1 $# q $end
$var wire 1 r" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y* state $end
$upscope $end

$scope module incPCLatch[13] $end
$var wire 1 %# q $end
$var wire 1 s" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z* state $end
$upscope $end

$scope module incPCLatch[12] $end
$var wire 1 &# q $end
$var wire 1 t" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {* state $end
$upscope $end

$scope module incPCLatch[11] $end
$var wire 1 '# q $end
$var wire 1 u" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |* state $end
$upscope $end

$scope module incPCLatch[10] $end
$var wire 1 (# q $end
$var wire 1 v" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }* state $end
$upscope $end

$scope module incPCLatch[9] $end
$var wire 1 )# q $end
$var wire 1 w" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~* state $end
$upscope $end

$scope module incPCLatch[8] $end
$var wire 1 *# q $end
$var wire 1 x" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !+ state $end
$upscope $end

$scope module incPCLatch[7] $end
$var wire 1 +# q $end
$var wire 1 y" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "+ state $end
$upscope $end

$scope module incPCLatch[6] $end
$var wire 1 ,# q $end
$var wire 1 z" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #+ state $end
$upscope $end

$scope module incPCLatch[5] $end
$var wire 1 -# q $end
$var wire 1 {" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $+ state $end
$upscope $end

$scope module incPCLatch[4] $end
$var wire 1 .# q $end
$var wire 1 |" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %+ state $end
$upscope $end

$scope module incPCLatch[3] $end
$var wire 1 /# q $end
$var wire 1 }" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &+ state $end
$upscope $end

$scope module incPCLatch[2] $end
$var wire 1 0# q $end
$var wire 1 ~" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '+ state $end
$upscope $end

$scope module incPCLatch[1] $end
$var wire 1 1# q $end
$var wire 1 !# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (+ state $end
$upscope $end

$scope module incPCLatch[0] $end
$var wire 1 2# q $end
$var wire 1 "# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )+ state $end
$upscope $end

$scope module AForwardingLatch[4] $end
$var wire 1 C( q $end
$var wire 1 9( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *+ state $end
$upscope $end

$scope module AForwardingLatch[3] $end
$var wire 1 D( q $end
$var wire 1 :( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ++ state $end
$upscope $end

$scope module AForwardingLatch[2] $end
$var wire 1 E( q $end
$var wire 1 ;( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,+ state $end
$upscope $end

$scope module AForwardingLatch[1] $end
$var wire 1 F( q $end
$var wire 1 <( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -+ state $end
$upscope $end

$scope module AForwardingLatch[0] $end
$var wire 1 G( q $end
$var wire 1 =( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .+ state $end
$upscope $end

$scope module BForwardingLatch[4] $end
$var wire 1 H( q $end
$var wire 1 >( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /+ state $end
$upscope $end

$scope module BForwardingLatch[3] $end
$var wire 1 I( q $end
$var wire 1 ?( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0+ state $end
$upscope $end

$scope module BForwardingLatch[2] $end
$var wire 1 J( q $end
$var wire 1 @( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1+ state $end
$upscope $end

$scope module BForwardingLatch[1] $end
$var wire 1 K( q $end
$var wire 1 A( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2+ state $end
$upscope $end

$scope module BForwardingLatch[0] $end
$var wire 1 L( q $end
$var wire 1 B( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3+ state $end
$upscope $end
$upscope $end

$scope module decodeSection $end
$var wire 1 |! instruction [15] $end
$var wire 1 }! instruction [14] $end
$var wire 1 ~! instruction [13] $end
$var wire 1 !" instruction [12] $end
$var wire 1 "" instruction [11] $end
$var wire 1 #" instruction [10] $end
$var wire 1 $" instruction [9] $end
$var wire 1 %" instruction [8] $end
$var wire 1 &" instruction [7] $end
$var wire 1 '" instruction [6] $end
$var wire 1 (" instruction [5] $end
$var wire 1 )" instruction [4] $end
$var wire 1 *" instruction [3] $end
$var wire 1 +" instruction [2] $end
$var wire 1 ," instruction [1] $end
$var wire 1 -" instruction [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ~' regWrt $end
$var wire 1 *( wrtReg [2] $end
$var wire 1 +( wrtReg [1] $end
$var wire 1 ,( wrtReg [0] $end
$var wire 1 2( instrValidD $end
$var wire 1 4( alignErrI $end
$var wire 1 3( alignErrM $end
$var wire 1 C# imm8 [15] $end
$var wire 1 D# imm8 [14] $end
$var wire 1 E# imm8 [13] $end
$var wire 1 F# imm8 [12] $end
$var wire 1 G# imm8 [11] $end
$var wire 1 H# imm8 [10] $end
$var wire 1 I# imm8 [9] $end
$var wire 1 J# imm8 [8] $end
$var wire 1 K# imm8 [7] $end
$var wire 1 L# imm8 [6] $end
$var wire 1 M# imm8 [5] $end
$var wire 1 N# imm8 [4] $end
$var wire 1 O# imm8 [3] $end
$var wire 1 P# imm8 [2] $end
$var wire 1 Q# imm8 [1] $end
$var wire 1 R# imm8 [0] $end
$var wire 1 %$ imm11 [15] $end
$var wire 1 &$ imm11 [14] $end
$var wire 1 '$ imm11 [13] $end
$var wire 1 ($ imm11 [12] $end
$var wire 1 )$ imm11 [11] $end
$var wire 1 *$ imm11 [10] $end
$var wire 1 +$ imm11 [9] $end
$var wire 1 ,$ imm11 [8] $end
$var wire 1 -$ imm11 [7] $end
$var wire 1 .$ imm11 [6] $end
$var wire 1 /$ imm11 [5] $end
$var wire 1 0$ imm11 [4] $end
$var wire 1 1$ imm11 [3] $end
$var wire 1 2$ imm11 [2] $end
$var wire 1 3$ imm11 [1] $end
$var wire 1 4$ imm11 [0] $end
$var wire 1 E$ aluJmp $end
$var wire 1 G$ SLBIsel $end
$var wire 1 n" createDump $end
$var wire 1 I$ memWrt $end
$var wire 1 L$ brchSig [2] $end
$var wire 1 M$ brchSig [1] $end
$var wire 1 N$ brchSig [0] $end
$var wire 1 R$ Cin $end
$var wire 1 T$ invA $end
$var wire 1 V$ invB $end
$var wire 1 X$ wbDataSel [1] $end
$var wire 1 Y$ wbDataSel [0] $end
$var wire 1 `$ immSrc $end
$var wire 1 b$ aluOp [3] $end
$var wire 1 c$ aluOp [2] $end
$var wire 1 d$ aluOp [1] $end
$var wire 1 e$ aluOp [0] $end
$var wire 1 .& jalSel $end
$var wire 1 0& sOpSel $end
$var wire 1 v' readEn $end
$var wire 1 y' aluPC $end
$var wire 1 {' regWrtOut $end
$var wire 1 !( wrtRegOut [2] $end
$var wire 1 "( wrtRegOut [1] $end
$var wire 1 #( wrtRegOut [0] $end
$var wire 1 j$ inA [15] $end
$var wire 1 k$ inA [14] $end
$var wire 1 l$ inA [13] $end
$var wire 1 m$ inA [12] $end
$var wire 1 n$ inA [11] $end
$var wire 1 o$ inA [10] $end
$var wire 1 p$ inA [9] $end
$var wire 1 q$ inA [8] $end
$var wire 1 r$ inA [7] $end
$var wire 1 s$ inA [6] $end
$var wire 1 t$ inA [5] $end
$var wire 1 u$ inA [4] $end
$var wire 1 v$ inA [3] $end
$var wire 1 w$ inA [2] $end
$var wire 1 x$ inA [1] $end
$var wire 1 y$ inA [0] $end
$var wire 1 ,% inB [15] $end
$var wire 1 -% inB [14] $end
$var wire 1 .% inB [13] $end
$var wire 1 /% inB [12] $end
$var wire 1 0% inB [11] $end
$var wire 1 1% inB [10] $end
$var wire 1 2% inB [9] $end
$var wire 1 3% inB [8] $end
$var wire 1 4% inB [7] $end
$var wire 1 5% inB [6] $end
$var wire 1 6% inB [5] $end
$var wire 1 7% inB [4] $end
$var wire 1 8% inB [3] $end
$var wire 1 9% inB [2] $end
$var wire 1 :% inB [1] $end
$var wire 1 ;% inB [0] $end
$var wire 1 L% wrtData [15] $end
$var wire 1 M% wrtData [14] $end
$var wire 1 N% wrtData [13] $end
$var wire 1 O% wrtData [12] $end
$var wire 1 P% wrtData [11] $end
$var wire 1 Q% wrtData [10] $end
$var wire 1 R% wrtData [9] $end
$var wire 1 S% wrtData [8] $end
$var wire 1 T% wrtData [7] $end
$var wire 1 U% wrtData [6] $end
$var wire 1 V% wrtData [5] $end
$var wire 1 W% wrtData [4] $end
$var wire 1 X% wrtData [3] $end
$var wire 1 Y% wrtData [2] $end
$var wire 1 Z% wrtData [1] $end
$var wire 1 [% wrtData [0] $end
$var wire 1 u' err $end
$var wire 1 -( branchInst $end
$var wire 1 5( memAccess $end
$var wire 1 4+ stuSel $end
$var wire 1 5+ zeroSel $end
$var wire 1 6+ imm5 [15] $end
$var wire 1 7+ imm5 [14] $end
$var wire 1 8+ imm5 [13] $end
$var wire 1 9+ imm5 [12] $end
$var wire 1 :+ imm5 [11] $end
$var wire 1 ;+ imm5 [10] $end
$var wire 1 <+ imm5 [9] $end
$var wire 1 =+ imm5 [8] $end
$var wire 1 >+ imm5 [7] $end
$var wire 1 ?+ imm5 [6] $end
$var wire 1 @+ imm5 [5] $end
$var wire 1 A+ imm5 [4] $end
$var wire 1 B+ imm5 [3] $end
$var wire 1 C+ imm5 [2] $end
$var wire 1 D+ imm5 [1] $end
$var wire 1 E+ imm5 [0] $end
$var wire 1 F+ regDestSel [1] $end
$var wire 1 G+ regDestSel [0] $end
$var wire 1 H+ regB [15] $end
$var wire 1 I+ regB [14] $end
$var wire 1 J+ regB [13] $end
$var wire 1 K+ regB [12] $end
$var wire 1 L+ regB [11] $end
$var wire 1 M+ regB [10] $end
$var wire 1 N+ regB [9] $end
$var wire 1 O+ regB [8] $end
$var wire 1 P+ regB [7] $end
$var wire 1 Q+ regB [6] $end
$var wire 1 R+ regB [5] $end
$var wire 1 S+ regB [4] $end
$var wire 1 T+ regB [3] $end
$var wire 1 U+ regB [2] $end
$var wire 1 V+ regB [1] $end
$var wire 1 W+ regB [0] $end
$var wire 1 X+ BSrc [1] $end
$var wire 1 Y+ BSrc [0] $end
$var wire 1 Z+ regErr $end
$var wire 1 [+ cntrlErr $end
$var wire 1 \+ inst [15] $end
$var wire 1 ]+ inst [14] $end
$var wire 1 ^+ inst [13] $end
$var wire 1 _+ inst [12] $end
$var wire 1 `+ inst [11] $end
$var wire 1 a+ inst [10] $end
$var wire 1 b+ inst [9] $end
$var wire 1 c+ inst [8] $end
$var wire 1 d+ inst [7] $end
$var wire 1 e+ inst [6] $end
$var wire 1 f+ inst [5] $end
$var wire 1 g+ inst [4] $end
$var wire 1 h+ inst [3] $end
$var wire 1 i+ inst [2] $end
$var wire 1 j+ inst [1] $end
$var wire 1 k+ inst [0] $end
$var wire 1 l+ alignErr $end
$var wire 1 m+ instrAlign [15] $end
$var wire 1 n+ instrAlign [14] $end
$var wire 1 o+ instrAlign [13] $end
$var wire 1 p+ instrAlign [12] $end
$var wire 1 q+ instrAlign [11] $end
$var wire 1 r+ instrAlign [10] $end
$var wire 1 s+ instrAlign [9] $end
$var wire 1 t+ instrAlign [8] $end
$var wire 1 u+ instrAlign [7] $end
$var wire 1 v+ instrAlign [6] $end
$var wire 1 w+ instrAlign [5] $end
$var wire 1 x+ instrAlign [4] $end
$var wire 1 y+ instrAlign [3] $end
$var wire 1 z+ instrAlign [2] $end
$var wire 1 {+ instrAlign [1] $end
$var wire 1 |+ instrAlign [0] $end

$scope module ALU_OP $end
$var parameter 4 }+ RLL $end
$var parameter 4 ~+ SLL $end
$var parameter 4 !, SRA $end
$var parameter 4 ", SRL $end
$var parameter 4 #, ADD $end
$var parameter 4 $, AND $end
$var parameter 4 %, OR $end
$var parameter 4 &, XOR $end
$var parameter 4 ', SLBI $end
$var parameter 4 (, BTR $end
$var parameter 4 ), RRL $end
$var wire 1 |! instruction [15] $end
$var wire 1 }! instruction [14] $end
$var wire 1 ~! instruction [13] $end
$var wire 1 !" instruction [12] $end
$var wire 1 "" instruction [11] $end
$var wire 1 #" instruction [10] $end
$var wire 1 $" instruction [9] $end
$var wire 1 %" instruction [8] $end
$var wire 1 &" instruction [7] $end
$var wire 1 '" instruction [6] $end
$var wire 1 (" instruction [5] $end
$var wire 1 )" instruction [4] $end
$var wire 1 *" instruction [3] $end
$var wire 1 +" instruction [2] $end
$var wire 1 ," instruction [1] $end
$var wire 1 -" instruction [0] $end
$var reg 4 *, aluOp [3:0] $end
$upscope $end

$scope module register_file $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 #" read1RegSel [2] $end
$var wire 1 $" read1RegSel [1] $end
$var wire 1 %" read1RegSel [0] $end
$var wire 1 &" read2RegSel [2] $end
$var wire 1 '" read2RegSel [1] $end
$var wire 1 (" read2RegSel [0] $end
$var wire 1 *( writeRegSel [2] $end
$var wire 1 +( writeRegSel [1] $end
$var wire 1 ,( writeRegSel [0] $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 ~' writeEn $end
$var wire 1 j$ read1Data [15] $end
$var wire 1 k$ read1Data [14] $end
$var wire 1 l$ read1Data [13] $end
$var wire 1 m$ read1Data [12] $end
$var wire 1 n$ read1Data [11] $end
$var wire 1 o$ read1Data [10] $end
$var wire 1 p$ read1Data [9] $end
$var wire 1 q$ read1Data [8] $end
$var wire 1 r$ read1Data [7] $end
$var wire 1 s$ read1Data [6] $end
$var wire 1 t$ read1Data [5] $end
$var wire 1 u$ read1Data [4] $end
$var wire 1 v$ read1Data [3] $end
$var wire 1 w$ read1Data [2] $end
$var wire 1 x$ read1Data [1] $end
$var wire 1 y$ read1Data [0] $end
$var wire 1 H+ read2Data [15] $end
$var wire 1 I+ read2Data [14] $end
$var wire 1 J+ read2Data [13] $end
$var wire 1 K+ read2Data [12] $end
$var wire 1 L+ read2Data [11] $end
$var wire 1 M+ read2Data [10] $end
$var wire 1 N+ read2Data [9] $end
$var wire 1 O+ read2Data [8] $end
$var wire 1 P+ read2Data [7] $end
$var wire 1 Q+ read2Data [6] $end
$var wire 1 R+ read2Data [5] $end
$var wire 1 S+ read2Data [4] $end
$var wire 1 T+ read2Data [3] $end
$var wire 1 U+ read2Data [2] $end
$var wire 1 V+ read2Data [1] $end
$var wire 1 W+ read2Data [0] $end
$var wire 1 Z+ err $end
$var wire 1 +, regErr [7] $end
$var wire 1 ,, regErr [6] $end
$var wire 1 -, regErr [5] $end
$var wire 1 ., regErr [4] $end
$var wire 1 /, regErr [3] $end
$var wire 1 0, regErr [2] $end
$var wire 1 1, regErr [1] $end
$var wire 1 2, regErr [0] $end
$var wire 1 3, readData [0] $end
$var wire 1 4, readData [1] $end
$var wire 1 5, readData [2] $end
$var wire 1 6, readData [3] $end
$var wire 1 7, readData [4] $end
$var wire 1 8, readData [5] $end
$var wire 1 9, readData [6] $end
$var wire 1 :, readData [7] $end
$var wire 1 ;, readData [8] $end
$var wire 1 <, readData [9] $end
$var wire 1 =, readData [10] $end
$var wire 1 >, readData [11] $end
$var wire 1 ?, readData [12] $end
$var wire 1 @, readData [13] $end
$var wire 1 A, readData [14] $end
$var wire 1 B, readData [15] $end
$var wire 1 C, readData [16] $end
$var wire 1 D, readData [17] $end
$var wire 1 E, readData [18] $end
$var wire 1 F, readData [19] $end
$var wire 1 G, readData [20] $end
$var wire 1 H, readData [21] $end
$var wire 1 I, readData [22] $end
$var wire 1 J, readData [23] $end
$var wire 1 K, readData [24] $end
$var wire 1 L, readData [25] $end
$var wire 1 M, readData [26] $end
$var wire 1 N, readData [27] $end
$var wire 1 O, readData [28] $end
$var wire 1 P, readData [29] $end
$var wire 1 Q, readData [30] $end
$var wire 1 R, readData [31] $end
$var wire 1 S, readData [32] $end
$var wire 1 T, readData [33] $end
$var wire 1 U, readData [34] $end
$var wire 1 V, readData [35] $end
$var wire 1 W, readData [36] $end
$var wire 1 X, readData [37] $end
$var wire 1 Y, readData [38] $end
$var wire 1 Z, readData [39] $end
$var wire 1 [, readData [40] $end
$var wire 1 \, readData [41] $end
$var wire 1 ], readData [42] $end
$var wire 1 ^, readData [43] $end
$var wire 1 _, readData [44] $end
$var wire 1 `, readData [45] $end
$var wire 1 a, readData [46] $end
$var wire 1 b, readData [47] $end
$var wire 1 c, readData [48] $end
$var wire 1 d, readData [49] $end
$var wire 1 e, readData [50] $end
$var wire 1 f, readData [51] $end
$var wire 1 g, readData [52] $end
$var wire 1 h, readData [53] $end
$var wire 1 i, readData [54] $end
$var wire 1 j, readData [55] $end
$var wire 1 k, readData [56] $end
$var wire 1 l, readData [57] $end
$var wire 1 m, readData [58] $end
$var wire 1 n, readData [59] $end
$var wire 1 o, readData [60] $end
$var wire 1 p, readData [61] $end
$var wire 1 q, readData [62] $end
$var wire 1 r, readData [63] $end
$var wire 1 s, readData [64] $end
$var wire 1 t, readData [65] $end
$var wire 1 u, readData [66] $end
$var wire 1 v, readData [67] $end
$var wire 1 w, readData [68] $end
$var wire 1 x, readData [69] $end
$var wire 1 y, readData [70] $end
$var wire 1 z, readData [71] $end
$var wire 1 {, readData [72] $end
$var wire 1 |, readData [73] $end
$var wire 1 }, readData [74] $end
$var wire 1 ~, readData [75] $end
$var wire 1 !- readData [76] $end
$var wire 1 "- readData [77] $end
$var wire 1 #- readData [78] $end
$var wire 1 $- readData [79] $end
$var wire 1 %- readData [80] $end
$var wire 1 &- readData [81] $end
$var wire 1 '- readData [82] $end
$var wire 1 (- readData [83] $end
$var wire 1 )- readData [84] $end
$var wire 1 *- readData [85] $end
$var wire 1 +- readData [86] $end
$var wire 1 ,- readData [87] $end
$var wire 1 -- readData [88] $end
$var wire 1 .- readData [89] $end
$var wire 1 /- readData [90] $end
$var wire 1 0- readData [91] $end
$var wire 1 1- readData [92] $end
$var wire 1 2- readData [93] $end
$var wire 1 3- readData [94] $end
$var wire 1 4- readData [95] $end
$var wire 1 5- readData [96] $end
$var wire 1 6- readData [97] $end
$var wire 1 7- readData [98] $end
$var wire 1 8- readData [99] $end
$var wire 1 9- readData [100] $end
$var wire 1 :- readData [101] $end
$var wire 1 ;- readData [102] $end
$var wire 1 <- readData [103] $end
$var wire 1 =- readData [104] $end
$var wire 1 >- readData [105] $end
$var wire 1 ?- readData [106] $end
$var wire 1 @- readData [107] $end
$var wire 1 A- readData [108] $end
$var wire 1 B- readData [109] $end
$var wire 1 C- readData [110] $end
$var wire 1 D- readData [111] $end
$var wire 1 E- readData [112] $end
$var wire 1 F- readData [113] $end
$var wire 1 G- readData [114] $end
$var wire 1 H- readData [115] $end
$var wire 1 I- readData [116] $end
$var wire 1 J- readData [117] $end
$var wire 1 K- readData [118] $end
$var wire 1 L- readData [119] $end
$var wire 1 M- readData [120] $end
$var wire 1 N- readData [121] $end
$var wire 1 O- readData [122] $end
$var wire 1 P- readData [123] $end
$var wire 1 Q- readData [124] $end
$var wire 1 R- readData [125] $end
$var wire 1 S- readData [126] $end
$var wire 1 T- readData [127] $end
$var wire 1 U- regWriteEn [7] $end
$var wire 1 V- regWriteEn [6] $end
$var wire 1 W- regWriteEn [5] $end
$var wire 1 X- regWriteEn [4] $end
$var wire 1 Y- regWriteEn [3] $end
$var wire 1 Z- regWriteEn [2] $end
$var wire 1 [- regWriteEn [1] $end
$var wire 1 \- regWriteEn [0] $end

$scope module reg0 $end
$var parameter 32 ]- OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 \- writeEn $end
$var wire 1 T- readData [15] $end
$var wire 1 S- readData [14] $end
$var wire 1 R- readData [13] $end
$var wire 1 Q- readData [12] $end
$var wire 1 P- readData [11] $end
$var wire 1 O- readData [10] $end
$var wire 1 N- readData [9] $end
$var wire 1 M- readData [8] $end
$var wire 1 L- readData [7] $end
$var wire 1 K- readData [6] $end
$var wire 1 J- readData [5] $end
$var wire 1 I- readData [4] $end
$var wire 1 H- readData [3] $end
$var wire 1 G- readData [2] $end
$var wire 1 F- readData [1] $end
$var wire 1 E- readData [0] $end
$var wire 1 2, err $end
$var wire 1 ^- dff_in [15] $end
$var wire 1 _- dff_in [14] $end
$var wire 1 `- dff_in [13] $end
$var wire 1 a- dff_in [12] $end
$var wire 1 b- dff_in [11] $end
$var wire 1 c- dff_in [10] $end
$var wire 1 d- dff_in [9] $end
$var wire 1 e- dff_in [8] $end
$var wire 1 f- dff_in [7] $end
$var wire 1 g- dff_in [6] $end
$var wire 1 h- dff_in [5] $end
$var wire 1 i- dff_in [4] $end
$var wire 1 j- dff_in [3] $end
$var wire 1 k- dff_in [2] $end
$var wire 1 l- dff_in [1] $end
$var wire 1 m- dff_in [0] $end

$scope module bits[15] $end
$var wire 1 T- q $end
$var wire 1 ^- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n- state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 S- q $end
$var wire 1 _- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o- state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 R- q $end
$var wire 1 `- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p- state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 Q- q $end
$var wire 1 a- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q- state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 P- q $end
$var wire 1 b- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r- state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 O- q $end
$var wire 1 c- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s- state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 N- q $end
$var wire 1 d- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t- state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 M- q $end
$var wire 1 e- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u- state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 L- q $end
$var wire 1 f- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v- state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 K- q $end
$var wire 1 g- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w- state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 J- q $end
$var wire 1 h- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x- state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 I- q $end
$var wire 1 i- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y- state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 H- q $end
$var wire 1 j- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z- state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 G- q $end
$var wire 1 k- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {- state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 F- q $end
$var wire 1 l- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |- state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 E- q $end
$var wire 1 m- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }- state $end
$upscope $end
$upscope $end

$scope module reg1 $end
$var parameter 32 ~- OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 [- writeEn $end
$var wire 1 D- readData [15] $end
$var wire 1 C- readData [14] $end
$var wire 1 B- readData [13] $end
$var wire 1 A- readData [12] $end
$var wire 1 @- readData [11] $end
$var wire 1 ?- readData [10] $end
$var wire 1 >- readData [9] $end
$var wire 1 =- readData [8] $end
$var wire 1 <- readData [7] $end
$var wire 1 ;- readData [6] $end
$var wire 1 :- readData [5] $end
$var wire 1 9- readData [4] $end
$var wire 1 8- readData [3] $end
$var wire 1 7- readData [2] $end
$var wire 1 6- readData [1] $end
$var wire 1 5- readData [0] $end
$var wire 1 1, err $end
$var wire 1 !. dff_in [15] $end
$var wire 1 ". dff_in [14] $end
$var wire 1 #. dff_in [13] $end
$var wire 1 $. dff_in [12] $end
$var wire 1 %. dff_in [11] $end
$var wire 1 &. dff_in [10] $end
$var wire 1 '. dff_in [9] $end
$var wire 1 (. dff_in [8] $end
$var wire 1 ). dff_in [7] $end
$var wire 1 *. dff_in [6] $end
$var wire 1 +. dff_in [5] $end
$var wire 1 ,. dff_in [4] $end
$var wire 1 -. dff_in [3] $end
$var wire 1 .. dff_in [2] $end
$var wire 1 /. dff_in [1] $end
$var wire 1 0. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 D- q $end
$var wire 1 !. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 C- q $end
$var wire 1 ". d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 B- q $end
$var wire 1 #. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 A- q $end
$var wire 1 $. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 @- q $end
$var wire 1 %. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 ?- q $end
$var wire 1 &. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 >- q $end
$var wire 1 '. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 =- q $end
$var wire 1 (. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 <- q $end
$var wire 1 ). d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 ;- q $end
$var wire 1 *. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :. state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 :- q $end
$var wire 1 +. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;. state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 9- q $end
$var wire 1 ,. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <. state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 8- q $end
$var wire 1 -. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =. state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 7- q $end
$var wire 1 .. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >. state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 6- q $end
$var wire 1 /. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?. state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 5- q $end
$var wire 1 0. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @. state $end
$upscope $end
$upscope $end

$scope module reg2 $end
$var parameter 32 A. OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 Z- writeEn $end
$var wire 1 4- readData [15] $end
$var wire 1 3- readData [14] $end
$var wire 1 2- readData [13] $end
$var wire 1 1- readData [12] $end
$var wire 1 0- readData [11] $end
$var wire 1 /- readData [10] $end
$var wire 1 .- readData [9] $end
$var wire 1 -- readData [8] $end
$var wire 1 ,- readData [7] $end
$var wire 1 +- readData [6] $end
$var wire 1 *- readData [5] $end
$var wire 1 )- readData [4] $end
$var wire 1 (- readData [3] $end
$var wire 1 '- readData [2] $end
$var wire 1 &- readData [1] $end
$var wire 1 %- readData [0] $end
$var wire 1 0, err $end
$var wire 1 B. dff_in [15] $end
$var wire 1 C. dff_in [14] $end
$var wire 1 D. dff_in [13] $end
$var wire 1 E. dff_in [12] $end
$var wire 1 F. dff_in [11] $end
$var wire 1 G. dff_in [10] $end
$var wire 1 H. dff_in [9] $end
$var wire 1 I. dff_in [8] $end
$var wire 1 J. dff_in [7] $end
$var wire 1 K. dff_in [6] $end
$var wire 1 L. dff_in [5] $end
$var wire 1 M. dff_in [4] $end
$var wire 1 N. dff_in [3] $end
$var wire 1 O. dff_in [2] $end
$var wire 1 P. dff_in [1] $end
$var wire 1 Q. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 4- q $end
$var wire 1 B. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 3- q $end
$var wire 1 C. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 2- q $end
$var wire 1 D. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 1- q $end
$var wire 1 E. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 0- q $end
$var wire 1 F. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 /- q $end
$var wire 1 G. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 .- q $end
$var wire 1 H. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 -- q $end
$var wire 1 I. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 ,- q $end
$var wire 1 J. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 +- q $end
$var wire 1 K. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [. state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 *- q $end
$var wire 1 L. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \. state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 )- q $end
$var wire 1 M. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]. state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 (- q $end
$var wire 1 N. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^. state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 '- q $end
$var wire 1 O. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _. state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 &- q $end
$var wire 1 P. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `. state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 %- q $end
$var wire 1 Q. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a. state $end
$upscope $end
$upscope $end

$scope module reg3 $end
$var parameter 32 b. OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 Y- writeEn $end
$var wire 1 $- readData [15] $end
$var wire 1 #- readData [14] $end
$var wire 1 "- readData [13] $end
$var wire 1 !- readData [12] $end
$var wire 1 ~, readData [11] $end
$var wire 1 }, readData [10] $end
$var wire 1 |, readData [9] $end
$var wire 1 {, readData [8] $end
$var wire 1 z, readData [7] $end
$var wire 1 y, readData [6] $end
$var wire 1 x, readData [5] $end
$var wire 1 w, readData [4] $end
$var wire 1 v, readData [3] $end
$var wire 1 u, readData [2] $end
$var wire 1 t, readData [1] $end
$var wire 1 s, readData [0] $end
$var wire 1 /, err $end
$var wire 1 c. dff_in [15] $end
$var wire 1 d. dff_in [14] $end
$var wire 1 e. dff_in [13] $end
$var wire 1 f. dff_in [12] $end
$var wire 1 g. dff_in [11] $end
$var wire 1 h. dff_in [10] $end
$var wire 1 i. dff_in [9] $end
$var wire 1 j. dff_in [8] $end
$var wire 1 k. dff_in [7] $end
$var wire 1 l. dff_in [6] $end
$var wire 1 m. dff_in [5] $end
$var wire 1 n. dff_in [4] $end
$var wire 1 o. dff_in [3] $end
$var wire 1 p. dff_in [2] $end
$var wire 1 q. dff_in [1] $end
$var wire 1 r. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 $- q $end
$var wire 1 c. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 #- q $end
$var wire 1 d. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 "- q $end
$var wire 1 e. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 !- q $end
$var wire 1 f. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 ~, q $end
$var wire 1 g. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 }, q $end
$var wire 1 h. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 |, q $end
$var wire 1 i. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 {, q $end
$var wire 1 j. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 z, q $end
$var wire 1 k. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 y, q $end
$var wire 1 l. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |. state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 x, q $end
$var wire 1 m. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }. state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 w, q $end
$var wire 1 n. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~. state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 v, q $end
$var wire 1 o. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 u, q $end
$var wire 1 p. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 t, q $end
$var wire 1 q. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 s, q $end
$var wire 1 r. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $/ state $end
$upscope $end
$upscope $end

$scope module reg4 $end
$var parameter 32 %/ OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 X- writeEn $end
$var wire 1 r, readData [15] $end
$var wire 1 q, readData [14] $end
$var wire 1 p, readData [13] $end
$var wire 1 o, readData [12] $end
$var wire 1 n, readData [11] $end
$var wire 1 m, readData [10] $end
$var wire 1 l, readData [9] $end
$var wire 1 k, readData [8] $end
$var wire 1 j, readData [7] $end
$var wire 1 i, readData [6] $end
$var wire 1 h, readData [5] $end
$var wire 1 g, readData [4] $end
$var wire 1 f, readData [3] $end
$var wire 1 e, readData [2] $end
$var wire 1 d, readData [1] $end
$var wire 1 c, readData [0] $end
$var wire 1 ., err $end
$var wire 1 &/ dff_in [15] $end
$var wire 1 '/ dff_in [14] $end
$var wire 1 (/ dff_in [13] $end
$var wire 1 )/ dff_in [12] $end
$var wire 1 */ dff_in [11] $end
$var wire 1 +/ dff_in [10] $end
$var wire 1 ,/ dff_in [9] $end
$var wire 1 -/ dff_in [8] $end
$var wire 1 ./ dff_in [7] $end
$var wire 1 // dff_in [6] $end
$var wire 1 0/ dff_in [5] $end
$var wire 1 1/ dff_in [4] $end
$var wire 1 2/ dff_in [3] $end
$var wire 1 3/ dff_in [2] $end
$var wire 1 4/ dff_in [1] $end
$var wire 1 5/ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 r, q $end
$var wire 1 &/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6/ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 q, q $end
$var wire 1 '/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7/ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 p, q $end
$var wire 1 (/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8/ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 o, q $end
$var wire 1 )/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9/ state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 n, q $end
$var wire 1 */ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :/ state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 m, q $end
$var wire 1 +/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;/ state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 l, q $end
$var wire 1 ,/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 </ state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 k, q $end
$var wire 1 -/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =/ state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 j, q $end
$var wire 1 ./ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >/ state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 i, q $end
$var wire 1 // d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?/ state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 h, q $end
$var wire 1 0/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @/ state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 g, q $end
$var wire 1 1/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A/ state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 f, q $end
$var wire 1 2/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 e, q $end
$var wire 1 3/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 d, q $end
$var wire 1 4/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 c, q $end
$var wire 1 5/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E/ state $end
$upscope $end
$upscope $end

$scope module reg5 $end
$var parameter 32 F/ OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 W- writeEn $end
$var wire 1 b, readData [15] $end
$var wire 1 a, readData [14] $end
$var wire 1 `, readData [13] $end
$var wire 1 _, readData [12] $end
$var wire 1 ^, readData [11] $end
$var wire 1 ], readData [10] $end
$var wire 1 \, readData [9] $end
$var wire 1 [, readData [8] $end
$var wire 1 Z, readData [7] $end
$var wire 1 Y, readData [6] $end
$var wire 1 X, readData [5] $end
$var wire 1 W, readData [4] $end
$var wire 1 V, readData [3] $end
$var wire 1 U, readData [2] $end
$var wire 1 T, readData [1] $end
$var wire 1 S, readData [0] $end
$var wire 1 -, err $end
$var wire 1 G/ dff_in [15] $end
$var wire 1 H/ dff_in [14] $end
$var wire 1 I/ dff_in [13] $end
$var wire 1 J/ dff_in [12] $end
$var wire 1 K/ dff_in [11] $end
$var wire 1 L/ dff_in [10] $end
$var wire 1 M/ dff_in [9] $end
$var wire 1 N/ dff_in [8] $end
$var wire 1 O/ dff_in [7] $end
$var wire 1 P/ dff_in [6] $end
$var wire 1 Q/ dff_in [5] $end
$var wire 1 R/ dff_in [4] $end
$var wire 1 S/ dff_in [3] $end
$var wire 1 T/ dff_in [2] $end
$var wire 1 U/ dff_in [1] $end
$var wire 1 V/ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 b, q $end
$var wire 1 G/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W/ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 a, q $end
$var wire 1 H/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X/ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 `, q $end
$var wire 1 I/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y/ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 _, q $end
$var wire 1 J/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z/ state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 ^, q $end
$var wire 1 K/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [/ state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 ], q $end
$var wire 1 L/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \/ state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 \, q $end
$var wire 1 M/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]/ state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 [, q $end
$var wire 1 N/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^/ state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 Z, q $end
$var wire 1 O/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _/ state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 Y, q $end
$var wire 1 P/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `/ state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 X, q $end
$var wire 1 Q/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a/ state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 W, q $end
$var wire 1 R/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b/ state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 V, q $end
$var wire 1 S/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 U, q $end
$var wire 1 T/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 T, q $end
$var wire 1 U/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 S, q $end
$var wire 1 V/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f/ state $end
$upscope $end
$upscope $end

$scope module reg6 $end
$var parameter 32 g/ OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 V- writeEn $end
$var wire 1 R, readData [15] $end
$var wire 1 Q, readData [14] $end
$var wire 1 P, readData [13] $end
$var wire 1 O, readData [12] $end
$var wire 1 N, readData [11] $end
$var wire 1 M, readData [10] $end
$var wire 1 L, readData [9] $end
$var wire 1 K, readData [8] $end
$var wire 1 J, readData [7] $end
$var wire 1 I, readData [6] $end
$var wire 1 H, readData [5] $end
$var wire 1 G, readData [4] $end
$var wire 1 F, readData [3] $end
$var wire 1 E, readData [2] $end
$var wire 1 D, readData [1] $end
$var wire 1 C, readData [0] $end
$var wire 1 ,, err $end
$var wire 1 h/ dff_in [15] $end
$var wire 1 i/ dff_in [14] $end
$var wire 1 j/ dff_in [13] $end
$var wire 1 k/ dff_in [12] $end
$var wire 1 l/ dff_in [11] $end
$var wire 1 m/ dff_in [10] $end
$var wire 1 n/ dff_in [9] $end
$var wire 1 o/ dff_in [8] $end
$var wire 1 p/ dff_in [7] $end
$var wire 1 q/ dff_in [6] $end
$var wire 1 r/ dff_in [5] $end
$var wire 1 s/ dff_in [4] $end
$var wire 1 t/ dff_in [3] $end
$var wire 1 u/ dff_in [2] $end
$var wire 1 v/ dff_in [1] $end
$var wire 1 w/ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 R, q $end
$var wire 1 h/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x/ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 Q, q $end
$var wire 1 i/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y/ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 P, q $end
$var wire 1 j/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z/ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 O, q $end
$var wire 1 k/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {/ state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 N, q $end
$var wire 1 l/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |/ state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 M, q $end
$var wire 1 m/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }/ state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 L, q $end
$var wire 1 n/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~/ state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 K, q $end
$var wire 1 o/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !0 state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 J, q $end
$var wire 1 p/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "0 state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 I, q $end
$var wire 1 q/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #0 state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 H, q $end
$var wire 1 r/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $0 state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 G, q $end
$var wire 1 s/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %0 state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 F, q $end
$var wire 1 t/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &0 state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 E, q $end
$var wire 1 u/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '0 state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 D, q $end
$var wire 1 v/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (0 state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 C, q $end
$var wire 1 w/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )0 state $end
$upscope $end
$upscope $end

$scope module reg7 $end
$var parameter 32 *0 OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 U- writeEn $end
$var wire 1 B, readData [15] $end
$var wire 1 A, readData [14] $end
$var wire 1 @, readData [13] $end
$var wire 1 ?, readData [12] $end
$var wire 1 >, readData [11] $end
$var wire 1 =, readData [10] $end
$var wire 1 <, readData [9] $end
$var wire 1 ;, readData [8] $end
$var wire 1 :, readData [7] $end
$var wire 1 9, readData [6] $end
$var wire 1 8, readData [5] $end
$var wire 1 7, readData [4] $end
$var wire 1 6, readData [3] $end
$var wire 1 5, readData [2] $end
$var wire 1 4, readData [1] $end
$var wire 1 3, readData [0] $end
$var wire 1 +, err $end
$var wire 1 +0 dff_in [15] $end
$var wire 1 ,0 dff_in [14] $end
$var wire 1 -0 dff_in [13] $end
$var wire 1 .0 dff_in [12] $end
$var wire 1 /0 dff_in [11] $end
$var wire 1 00 dff_in [10] $end
$var wire 1 10 dff_in [9] $end
$var wire 1 20 dff_in [8] $end
$var wire 1 30 dff_in [7] $end
$var wire 1 40 dff_in [6] $end
$var wire 1 50 dff_in [5] $end
$var wire 1 60 dff_in [4] $end
$var wire 1 70 dff_in [3] $end
$var wire 1 80 dff_in [2] $end
$var wire 1 90 dff_in [1] $end
$var wire 1 :0 dff_in [0] $end

$scope module bits[15] $end
$var wire 1 B, q $end
$var wire 1 +0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;0 state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 A, q $end
$var wire 1 ,0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <0 state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 @, q $end
$var wire 1 -0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =0 state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 ?, q $end
$var wire 1 .0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >0 state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 >, q $end
$var wire 1 /0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?0 state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 =, q $end
$var wire 1 00 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @0 state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 <, q $end
$var wire 1 10 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A0 state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 ;, q $end
$var wire 1 20 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B0 state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 :, q $end
$var wire 1 30 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C0 state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 9, q $end
$var wire 1 40 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D0 state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 8, q $end
$var wire 1 50 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E0 state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 7, q $end
$var wire 1 60 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F0 state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 6, q $end
$var wire 1 70 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G0 state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 5, q $end
$var wire 1 80 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H0 state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 4, q $end
$var wire 1 90 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I0 state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 3, q $end
$var wire 1 :0 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J0 state $end
$upscope $end
$upscope $end
$upscope $end

$scope module instruction_decoder $end
$var wire 1 m+ instruction [15] $end
$var wire 1 n+ instruction [14] $end
$var wire 1 o+ instruction [13] $end
$var wire 1 p+ instruction [12] $end
$var wire 1 q+ instruction [11] $end
$var wire 1 r+ instruction [10] $end
$var wire 1 s+ instruction [9] $end
$var wire 1 t+ instruction [8] $end
$var wire 1 u+ instruction [7] $end
$var wire 1 v+ instruction [6] $end
$var wire 1 w+ instruction [5] $end
$var wire 1 x+ instruction [4] $end
$var wire 1 y+ instruction [3] $end
$var wire 1 z+ instruction [2] $end
$var wire 1 {+ instruction [1] $end
$var wire 1 |+ instruction [0] $end
$var reg 1 K0 aluJmp $end
$var reg 1 L0 memWrt $end
$var reg 3 M0 brchSig [2:0] $end
$var reg 1 N0 Cin $end
$var reg 1 O0 invA $end
$var reg 1 P0 invB $end
$var reg 1 Q0 regWrt $end
$var reg 2 R0 wbDataSel [1:0] $end
$var reg 1 S0 stuSel $end
$var reg 1 T0 immSrc $end
$var reg 1 U0 SLBIsel $end
$var reg 1 V0 createDump $end
$var reg 2 W0 BSrc [1:0] $end
$var reg 1 X0 zeroSel $end
$var reg 2 Y0 regDestSel [1:0] $end
$var reg 1 Z0 jalSel $end
$var reg 1 [0 sOpSel $end
$var reg 1 \0 err $end
$var reg 1 ]0 aluPC $end
$var reg 1 ^0 memAccess $end
$upscope $end
$upscope $end

$scope module decode2exec $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 C# imm8D [15] $end
$var wire 1 D# imm8D [14] $end
$var wire 1 E# imm8D [13] $end
$var wire 1 F# imm8D [12] $end
$var wire 1 G# imm8D [11] $end
$var wire 1 H# imm8D [10] $end
$var wire 1 I# imm8D [9] $end
$var wire 1 J# imm8D [8] $end
$var wire 1 K# imm8D [7] $end
$var wire 1 L# imm8D [6] $end
$var wire 1 M# imm8D [5] $end
$var wire 1 N# imm8D [4] $end
$var wire 1 O# imm8D [3] $end
$var wire 1 P# imm8D [2] $end
$var wire 1 Q# imm8D [1] $end
$var wire 1 R# imm8D [0] $end
$var wire 1 %$ imm11D [15] $end
$var wire 1 &$ imm11D [14] $end
$var wire 1 '$ imm11D [13] $end
$var wire 1 ($ imm11D [12] $end
$var wire 1 )$ imm11D [11] $end
$var wire 1 *$ imm11D [10] $end
$var wire 1 +$ imm11D [9] $end
$var wire 1 ,$ imm11D [8] $end
$var wire 1 -$ imm11D [7] $end
$var wire 1 .$ imm11D [6] $end
$var wire 1 /$ imm11D [5] $end
$var wire 1 0$ imm11D [4] $end
$var wire 1 1$ imm11D [3] $end
$var wire 1 2$ imm11D [2] $end
$var wire 1 3$ imm11D [1] $end
$var wire 1 4$ imm11D [0] $end
$var wire 1 E$ aluJmpD $end
$var wire 1 G$ SLBIselD $end
$var wire 1 I$ memWrtD $end
$var wire 1 L$ brchSigD [2] $end
$var wire 1 M$ brchSigD [1] $end
$var wire 1 N$ brchSigD [0] $end
$var wire 1 R$ CinD $end
$var wire 1 T$ invAD $end
$var wire 1 V$ invBD $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 `$ immSrcD $end
$var wire 1 b$ aluOpD [3] $end
$var wire 1 c$ aluOpD [2] $end
$var wire 1 d$ aluOpD [1] $end
$var wire 1 e$ aluOpD [0] $end
$var wire 1 .& jalSelD $end
$var wire 1 0& sOpSelD $end
$var wire 1 v' readEnD $end
$var wire 1 y' aluPCD $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 j$ inAD [15] $end
$var wire 1 k$ inAD [14] $end
$var wire 1 l$ inAD [13] $end
$var wire 1 m$ inAD [12] $end
$var wire 1 n$ inAD [11] $end
$var wire 1 o$ inAD [10] $end
$var wire 1 p$ inAD [9] $end
$var wire 1 q$ inAD [8] $end
$var wire 1 r$ inAD [7] $end
$var wire 1 s$ inAD [6] $end
$var wire 1 t$ inAD [5] $end
$var wire 1 u$ inAD [4] $end
$var wire 1 v$ inAD [3] $end
$var wire 1 w$ inAD [2] $end
$var wire 1 x$ inAD [1] $end
$var wire 1 y$ inAD [0] $end
$var wire 1 ,% inBD [15] $end
$var wire 1 -% inBD [14] $end
$var wire 1 .% inBD [13] $end
$var wire 1 /% inBD [12] $end
$var wire 1 0% inBD [11] $end
$var wire 1 1% inBD [10] $end
$var wire 1 2% inBD [9] $end
$var wire 1 3% inBD [8] $end
$var wire 1 4% inBD [7] $end
$var wire 1 5% inBD [6] $end
$var wire 1 6% inBD [5] $end
$var wire 1 7% inBD [4] $end
$var wire 1 8% inBD [3] $end
$var wire 1 9% inBD [2] $end
$var wire 1 :% inBD [1] $end
$var wire 1 ;% inBD [0] $end
$var wire 1 L% wrtDataD [15] $end
$var wire 1 M% wrtDataD [14] $end
$var wire 1 N% wrtDataD [13] $end
$var wire 1 O% wrtDataD [12] $end
$var wire 1 P% wrtDataD [11] $end
$var wire 1 Q% wrtDataD [10] $end
$var wire 1 R% wrtDataD [9] $end
$var wire 1 S% wrtDataD [8] $end
$var wire 1 T% wrtDataD [7] $end
$var wire 1 U% wrtDataD [6] $end
$var wire 1 V% wrtDataD [5] $end
$var wire 1 W% wrtDataD [4] $end
$var wire 1 X% wrtDataD [3] $end
$var wire 1 Y% wrtDataD [2] $end
$var wire 1 Z% wrtDataD [1] $end
$var wire 1 [% wrtDataD [0] $end
$var wire 1 {' regWrtD $end
$var wire 1 !( wrtRegD [2] $end
$var wire 1 "( wrtRegD [1] $end
$var wire 1 #( wrtRegD [0] $end
$var wire 1 -( branchInstD $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 n" createDumpD $end
$var wire 1 C( fwCntrlAD [4] $end
$var wire 1 D( fwCntrlAD [3] $end
$var wire 1 E( fwCntrlAD [2] $end
$var wire 1 F( fwCntrlAD [1] $end
$var wire 1 G( fwCntrlAD [0] $end
$var wire 1 H( fwCntrlBD [4] $end
$var wire 1 I( fwCntrlBD [3] $end
$var wire 1 J( fwCntrlBD [2] $end
$var wire 1 K( fwCntrlBD [1] $end
$var wire 1 L( fwCntrlBD [0] $end
$var wire 1 M( fwCntrlAX [4] $end
$var wire 1 N( fwCntrlAX [3] $end
$var wire 1 O( fwCntrlAX [2] $end
$var wire 1 P( fwCntrlAX [1] $end
$var wire 1 Q( fwCntrlAX [0] $end
$var wire 1 R( fwCntrlBX [4] $end
$var wire 1 S( fwCntrlBX [3] $end
$var wire 1 T( fwCntrlBX [2] $end
$var wire 1 U( fwCntrlBX [1] $end
$var wire 1 V( fwCntrlBX [0] $end
$var wire 1 5( memAccessD $end
$var wire 1 6( memAccessX $end
$var wire 1 |' regWrtX $end
$var wire 1 H$ SLBIselX $end
$var wire 1 3# incPCX [15] $end
$var wire 1 4# incPCX [14] $end
$var wire 1 5# incPCX [13] $end
$var wire 1 6# incPCX [12] $end
$var wire 1 7# incPCX [11] $end
$var wire 1 8# incPCX [10] $end
$var wire 1 9# incPCX [9] $end
$var wire 1 :# incPCX [8] $end
$var wire 1 ;# incPCX [7] $end
$var wire 1 <# incPCX [6] $end
$var wire 1 =# incPCX [5] $end
$var wire 1 ># incPCX [4] $end
$var wire 1 ?# incPCX [3] $end
$var wire 1 @# incPCX [2] $end
$var wire 1 A# incPCX [1] $end
$var wire 1 B# incPCX [0] $end
$var wire 1 a$ immSrcX $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 5$ imm11X [15] $end
$var wire 1 6$ imm11X [14] $end
$var wire 1 7$ imm11X [13] $end
$var wire 1 8$ imm11X [12] $end
$var wire 1 9$ imm11X [11] $end
$var wire 1 :$ imm11X [10] $end
$var wire 1 ;$ imm11X [9] $end
$var wire 1 <$ imm11X [8] $end
$var wire 1 =$ imm11X [7] $end
$var wire 1 >$ imm11X [6] $end
$var wire 1 ?$ imm11X [5] $end
$var wire 1 @$ imm11X [4] $end
$var wire 1 A$ imm11X [3] $end
$var wire 1 B$ imm11X [2] $end
$var wire 1 C$ imm11X [1] $end
$var wire 1 D$ imm11X [0] $end
$var wire 1 O$ brchSigX [2] $end
$var wire 1 P$ brchSigX [1] $end
$var wire 1 Q$ brchSigX [0] $end
$var wire 1 S$ CinX $end
$var wire 1 z$ inAX [15] $end
$var wire 1 {$ inAX [14] $end
$var wire 1 |$ inAX [13] $end
$var wire 1 }$ inAX [12] $end
$var wire 1 ~$ inAX [11] $end
$var wire 1 !% inAX [10] $end
$var wire 1 "% inAX [9] $end
$var wire 1 #% inAX [8] $end
$var wire 1 $% inAX [7] $end
$var wire 1 %% inAX [6] $end
$var wire 1 &% inAX [5] $end
$var wire 1 '% inAX [4] $end
$var wire 1 (% inAX [3] $end
$var wire 1 )% inAX [2] $end
$var wire 1 *% inAX [1] $end
$var wire 1 +% inAX [0] $end
$var wire 1 <% inBX [15] $end
$var wire 1 =% inBX [14] $end
$var wire 1 >% inBX [13] $end
$var wire 1 ?% inBX [12] $end
$var wire 1 @% inBX [11] $end
$var wire 1 A% inBX [10] $end
$var wire 1 B% inBX [9] $end
$var wire 1 C% inBX [8] $end
$var wire 1 D% inBX [7] $end
$var wire 1 E% inBX [6] $end
$var wire 1 F% inBX [5] $end
$var wire 1 G% inBX [4] $end
$var wire 1 H% inBX [3] $end
$var wire 1 I% inBX [2] $end
$var wire 1 J% inBX [1] $end
$var wire 1 K% inBX [0] $end
$var wire 1 U$ invAX $end
$var wire 1 W$ invBX $end
$var wire 1 f$ aluOpX [3] $end
$var wire 1 g$ aluOpX [2] $end
$var wire 1 h$ aluOpX [1] $end
$var wire 1 i$ aluOpX [0] $end
$var wire 1 F$ aluJmpX $end
$var wire 1 /& jalSelX $end
$var wire 1 1& sOpSelX $end
$var wire 1 z' aluPCX $end
$var wire 1 J$ memWrtX $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 w' readEnX $end
$var wire 1 \% wrtDataX [15] $end
$var wire 1 ]% wrtDataX [14] $end
$var wire 1 ^% wrtDataX [13] $end
$var wire 1 _% wrtDataX [12] $end
$var wire 1 `% wrtDataX [11] $end
$var wire 1 a% wrtDataX [10] $end
$var wire 1 b% wrtDataX [9] $end
$var wire 1 c% wrtDataX [8] $end
$var wire 1 d% wrtDataX [7] $end
$var wire 1 e% wrtDataX [6] $end
$var wire 1 f% wrtDataX [5] $end
$var wire 1 g% wrtDataX [4] $end
$var wire 1 h% wrtDataX [3] $end
$var wire 1 i% wrtDataX [2] $end
$var wire 1 j% wrtDataX [1] $end
$var wire 1 k% wrtDataX [0] $end
$var wire 1 $( wrtRegX [2] $end
$var wire 1 %( wrtRegX [1] $end
$var wire 1 &( wrtRegX [0] $end
$var wire 1 .( branchInstX $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 o" createDumpX $end

$scope module aluJmpLatch $end
$var wire 1 F$ q $end
$var wire 1 E$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _0 state $end
$upscope $end

$scope module SLBIselLatch $end
$var wire 1 H$ q $end
$var wire 1 G$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `0 state $end
$upscope $end

$scope module CinLatch $end
$var wire 1 S$ q $end
$var wire 1 R$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a0 state $end
$upscope $end

$scope module invALatch $end
$var wire 1 U$ q $end
$var wire 1 T$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b0 state $end
$upscope $end

$scope module invBLatch $end
$var wire 1 W$ q $end
$var wire 1 V$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c0 state $end
$upscope $end

$scope module immSrcLatch $end
$var wire 1 a$ q $end
$var wire 1 `$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d0 state $end
$upscope $end

$scope module jalSelLatch $end
$var wire 1 /& q $end
$var wire 1 .& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e0 state $end
$upscope $end

$scope module sOpSelLatch $end
$var wire 1 1& q $end
$var wire 1 0& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f0 state $end
$upscope $end

$scope module aluPCLatch $end
$var wire 1 z' q $end
$var wire 1 y' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g0 state $end
$upscope $end

$scope module memWrtLatch $end
$var wire 1 J$ q $end
$var wire 1 I$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h0 state $end
$upscope $end

$scope module readEnLatch $end
$var wire 1 w' q $end
$var wire 1 v' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i0 state $end
$upscope $end

$scope module regWrtLatch $end
$var wire 1 |' q $end
$var wire 1 {' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j0 state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 .( q $end
$var wire 1 -( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k0 state $end
$upscope $end

$scope module createDumpLatch $end
$var wire 1 o" q $end
$var wire 1 n" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l0 state $end
$upscope $end

$scope module memAccessLatch $end
$var wire 1 6( q $end
$var wire 1 5( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m0 state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 S# q $end
$var wire 1 C# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n0 state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 T# q $end
$var wire 1 D# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o0 state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 U# q $end
$var wire 1 E# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p0 state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 V# q $end
$var wire 1 F# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q0 state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 W# q $end
$var wire 1 G# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r0 state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 X# q $end
$var wire 1 H# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s0 state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 Y# q $end
$var wire 1 I# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t0 state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 Z# q $end
$var wire 1 J# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u0 state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 [# q $end
$var wire 1 K# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v0 state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 \# q $end
$var wire 1 L# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w0 state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 ]# q $end
$var wire 1 M# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x0 state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 ^# q $end
$var wire 1 N# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y0 state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 _# q $end
$var wire 1 O# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z0 state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 `# q $end
$var wire 1 P# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {0 state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 a# q $end
$var wire 1 Q# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |0 state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 b# q $end
$var wire 1 R# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }0 state $end
$upscope $end

$scope module imm11Latch[15] $end
$var wire 1 5$ q $end
$var wire 1 %$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~0 state $end
$upscope $end

$scope module imm11Latch[14] $end
$var wire 1 6$ q $end
$var wire 1 &$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !1 state $end
$upscope $end

$scope module imm11Latch[13] $end
$var wire 1 7$ q $end
$var wire 1 '$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "1 state $end
$upscope $end

$scope module imm11Latch[12] $end
$var wire 1 8$ q $end
$var wire 1 ($ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #1 state $end
$upscope $end

$scope module imm11Latch[11] $end
$var wire 1 9$ q $end
$var wire 1 )$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $1 state $end
$upscope $end

$scope module imm11Latch[10] $end
$var wire 1 :$ q $end
$var wire 1 *$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %1 state $end
$upscope $end

$scope module imm11Latch[9] $end
$var wire 1 ;$ q $end
$var wire 1 +$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &1 state $end
$upscope $end

$scope module imm11Latch[8] $end
$var wire 1 <$ q $end
$var wire 1 ,$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '1 state $end
$upscope $end

$scope module imm11Latch[7] $end
$var wire 1 =$ q $end
$var wire 1 -$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (1 state $end
$upscope $end

$scope module imm11Latch[6] $end
$var wire 1 >$ q $end
$var wire 1 .$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )1 state $end
$upscope $end

$scope module imm11Latch[5] $end
$var wire 1 ?$ q $end
$var wire 1 /$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *1 state $end
$upscope $end

$scope module imm11Latch[4] $end
$var wire 1 @$ q $end
$var wire 1 0$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +1 state $end
$upscope $end

$scope module imm11Latch[3] $end
$var wire 1 A$ q $end
$var wire 1 1$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,1 state $end
$upscope $end

$scope module imm11Latch[2] $end
$var wire 1 B$ q $end
$var wire 1 2$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -1 state $end
$upscope $end

$scope module imm11Latch[1] $end
$var wire 1 C$ q $end
$var wire 1 3$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .1 state $end
$upscope $end

$scope module imm11Latch[0] $end
$var wire 1 D$ q $end
$var wire 1 4$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /1 state $end
$upscope $end

$scope module brchSigLatch[2] $end
$var wire 1 O$ q $end
$var wire 1 L$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 01 state $end
$upscope $end

$scope module brchSigLatch[1] $end
$var wire 1 P$ q $end
$var wire 1 M$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 11 state $end
$upscope $end

$scope module brchSigLatch[0] $end
$var wire 1 Q$ q $end
$var wire 1 N$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 21 state $end
$upscope $end

$scope module aluOpLatch[3] $end
$var wire 1 f$ q $end
$var wire 1 b$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 31 state $end
$upscope $end

$scope module aluOpLatch[2] $end
$var wire 1 g$ q $end
$var wire 1 c$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 41 state $end
$upscope $end

$scope module aluOpLatch[1] $end
$var wire 1 h$ q $end
$var wire 1 d$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 51 state $end
$upscope $end

$scope module aluOpLatch[0] $end
$var wire 1 i$ q $end
$var wire 1 e$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 61 state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 Z$ q $end
$var wire 1 X$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 71 state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 [$ q $end
$var wire 1 Y$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 81 state $end
$upscope $end

$scope module inALatch[15] $end
$var wire 1 z$ q $end
$var wire 1 j$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 91 state $end
$upscope $end

$scope module inALatch[14] $end
$var wire 1 {$ q $end
$var wire 1 k$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :1 state $end
$upscope $end

$scope module inALatch[13] $end
$var wire 1 |$ q $end
$var wire 1 l$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;1 state $end
$upscope $end

$scope module inALatch[12] $end
$var wire 1 }$ q $end
$var wire 1 m$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <1 state $end
$upscope $end

$scope module inALatch[11] $end
$var wire 1 ~$ q $end
$var wire 1 n$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =1 state $end
$upscope $end

$scope module inALatch[10] $end
$var wire 1 !% q $end
$var wire 1 o$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >1 state $end
$upscope $end

$scope module inALatch[9] $end
$var wire 1 "% q $end
$var wire 1 p$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?1 state $end
$upscope $end

$scope module inALatch[8] $end
$var wire 1 #% q $end
$var wire 1 q$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @1 state $end
$upscope $end

$scope module inALatch[7] $end
$var wire 1 $% q $end
$var wire 1 r$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A1 state $end
$upscope $end

$scope module inALatch[6] $end
$var wire 1 %% q $end
$var wire 1 s$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B1 state $end
$upscope $end

$scope module inALatch[5] $end
$var wire 1 &% q $end
$var wire 1 t$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C1 state $end
$upscope $end

$scope module inALatch[4] $end
$var wire 1 '% q $end
$var wire 1 u$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D1 state $end
$upscope $end

$scope module inALatch[3] $end
$var wire 1 (% q $end
$var wire 1 v$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E1 state $end
$upscope $end

$scope module inALatch[2] $end
$var wire 1 )% q $end
$var wire 1 w$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F1 state $end
$upscope $end

$scope module inALatch[1] $end
$var wire 1 *% q $end
$var wire 1 x$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G1 state $end
$upscope $end

$scope module inALatch[0] $end
$var wire 1 +% q $end
$var wire 1 y$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H1 state $end
$upscope $end

$scope module inBLatch[15] $end
$var wire 1 <% q $end
$var wire 1 ,% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I1 state $end
$upscope $end

$scope module inBLatch[14] $end
$var wire 1 =% q $end
$var wire 1 -% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J1 state $end
$upscope $end

$scope module inBLatch[13] $end
$var wire 1 >% q $end
$var wire 1 .% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K1 state $end
$upscope $end

$scope module inBLatch[12] $end
$var wire 1 ?% q $end
$var wire 1 /% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L1 state $end
$upscope $end

$scope module inBLatch[11] $end
$var wire 1 @% q $end
$var wire 1 0% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M1 state $end
$upscope $end

$scope module inBLatch[10] $end
$var wire 1 A% q $end
$var wire 1 1% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N1 state $end
$upscope $end

$scope module inBLatch[9] $end
$var wire 1 B% q $end
$var wire 1 2% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O1 state $end
$upscope $end

$scope module inBLatch[8] $end
$var wire 1 C% q $end
$var wire 1 3% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P1 state $end
$upscope $end

$scope module inBLatch[7] $end
$var wire 1 D% q $end
$var wire 1 4% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q1 state $end
$upscope $end

$scope module inBLatch[6] $end
$var wire 1 E% q $end
$var wire 1 5% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R1 state $end
$upscope $end

$scope module inBLatch[5] $end
$var wire 1 F% q $end
$var wire 1 6% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S1 state $end
$upscope $end

$scope module inBLatch[4] $end
$var wire 1 G% q $end
$var wire 1 7% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T1 state $end
$upscope $end

$scope module inBLatch[3] $end
$var wire 1 H% q $end
$var wire 1 8% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U1 state $end
$upscope $end

$scope module inBLatch[2] $end
$var wire 1 I% q $end
$var wire 1 9% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V1 state $end
$upscope $end

$scope module inBLatch[1] $end
$var wire 1 J% q $end
$var wire 1 :% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W1 state $end
$upscope $end

$scope module inBLatch[0] $end
$var wire 1 K% q $end
$var wire 1 ;% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X1 state $end
$upscope $end

$scope module wrtDataLatch[15] $end
$var wire 1 \% q $end
$var wire 1 L% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y1 state $end
$upscope $end

$scope module wrtDataLatch[14] $end
$var wire 1 ]% q $end
$var wire 1 M% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z1 state $end
$upscope $end

$scope module wrtDataLatch[13] $end
$var wire 1 ^% q $end
$var wire 1 N% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [1 state $end
$upscope $end

$scope module wrtDataLatch[12] $end
$var wire 1 _% q $end
$var wire 1 O% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \1 state $end
$upscope $end

$scope module wrtDataLatch[11] $end
$var wire 1 `% q $end
$var wire 1 P% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]1 state $end
$upscope $end

$scope module wrtDataLatch[10] $end
$var wire 1 a% q $end
$var wire 1 Q% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^1 state $end
$upscope $end

$scope module wrtDataLatch[9] $end
$var wire 1 b% q $end
$var wire 1 R% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _1 state $end
$upscope $end

$scope module wrtDataLatch[8] $end
$var wire 1 c% q $end
$var wire 1 S% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `1 state $end
$upscope $end

$scope module wrtDataLatch[7] $end
$var wire 1 d% q $end
$var wire 1 T% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a1 state $end
$upscope $end

$scope module wrtDataLatch[6] $end
$var wire 1 e% q $end
$var wire 1 U% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b1 state $end
$upscope $end

$scope module wrtDataLatch[5] $end
$var wire 1 f% q $end
$var wire 1 V% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c1 state $end
$upscope $end

$scope module wrtDataLatch[4] $end
$var wire 1 g% q $end
$var wire 1 W% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d1 state $end
$upscope $end

$scope module wrtDataLatch[3] $end
$var wire 1 h% q $end
$var wire 1 X% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e1 state $end
$upscope $end

$scope module wrtDataLatch[2] $end
$var wire 1 i% q $end
$var wire 1 Y% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f1 state $end
$upscope $end

$scope module wrtDataLatch[1] $end
$var wire 1 j% q $end
$var wire 1 Z% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g1 state $end
$upscope $end

$scope module wrtDataLatch[0] $end
$var wire 1 k% q $end
$var wire 1 [% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h1 state $end
$upscope $end

$scope module incPCLatch[15] $end
$var wire 1 3# q $end
$var wire 1 ## d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i1 state $end
$upscope $end

$scope module incPCLatch[14] $end
$var wire 1 4# q $end
$var wire 1 $# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j1 state $end
$upscope $end

$scope module incPCLatch[13] $end
$var wire 1 5# q $end
$var wire 1 %# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k1 state $end
$upscope $end

$scope module incPCLatch[12] $end
$var wire 1 6# q $end
$var wire 1 &# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l1 state $end
$upscope $end

$scope module incPCLatch[11] $end
$var wire 1 7# q $end
$var wire 1 '# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m1 state $end
$upscope $end

$scope module incPCLatch[10] $end
$var wire 1 8# q $end
$var wire 1 (# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n1 state $end
$upscope $end

$scope module incPCLatch[9] $end
$var wire 1 9# q $end
$var wire 1 )# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o1 state $end
$upscope $end

$scope module incPCLatch[8] $end
$var wire 1 :# q $end
$var wire 1 *# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p1 state $end
$upscope $end

$scope module incPCLatch[7] $end
$var wire 1 ;# q $end
$var wire 1 +# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q1 state $end
$upscope $end

$scope module incPCLatch[6] $end
$var wire 1 <# q $end
$var wire 1 ,# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r1 state $end
$upscope $end

$scope module incPCLatch[5] $end
$var wire 1 =# q $end
$var wire 1 -# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s1 state $end
$upscope $end

$scope module incPCLatch[4] $end
$var wire 1 ># q $end
$var wire 1 .# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t1 state $end
$upscope $end

$scope module incPCLatch[3] $end
$var wire 1 ?# q $end
$var wire 1 /# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u1 state $end
$upscope $end

$scope module incPCLatch[2] $end
$var wire 1 @# q $end
$var wire 1 0# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v1 state $end
$upscope $end

$scope module incPCLatch[1] $end
$var wire 1 A# q $end
$var wire 1 1# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w1 state $end
$upscope $end

$scope module incPCLatch[0] $end
$var wire 1 B# q $end
$var wire 1 2# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x1 state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 $( q $end
$var wire 1 !( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y1 state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 %( q $end
$var wire 1 "( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z1 state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 &( q $end
$var wire 1 #( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {1 state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 ." q $end
$var wire 1 |! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |1 state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 /" q $end
$var wire 1 }! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }1 state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 0" q $end
$var wire 1 ~! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~1 state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 1" q $end
$var wire 1 !" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !2 state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 2" q $end
$var wire 1 "" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "2 state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 3" q $end
$var wire 1 #" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #2 state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 4" q $end
$var wire 1 $" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $2 state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 5" q $end
$var wire 1 %" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %2 state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 6" q $end
$var wire 1 &" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &2 state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 7" q $end
$var wire 1 '" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '2 state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 8" q $end
$var wire 1 (" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (2 state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 9" q $end
$var wire 1 )" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )2 state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 :" q $end
$var wire 1 *" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *2 state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 ;" q $end
$var wire 1 +" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +2 state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 <" q $end
$var wire 1 ," d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,2 state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 =" q $end
$var wire 1 -" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -2 state $end
$upscope $end

$scope module AForwardingLatch[4] $end
$var wire 1 M( q $end
$var wire 1 C( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .2 state $end
$upscope $end

$scope module AForwardingLatch[3] $end
$var wire 1 N( q $end
$var wire 1 D( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /2 state $end
$upscope $end

$scope module AForwardingLatch[2] $end
$var wire 1 O( q $end
$var wire 1 E( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 02 state $end
$upscope $end

$scope module AForwardingLatch[1] $end
$var wire 1 P( q $end
$var wire 1 F( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 12 state $end
$upscope $end

$scope module AForwardingLatch[0] $end
$var wire 1 Q( q $end
$var wire 1 G( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 22 state $end
$upscope $end

$scope module BForwardingLatch[4] $end
$var wire 1 R( q $end
$var wire 1 H( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 32 state $end
$upscope $end

$scope module BForwardingLatch[3] $end
$var wire 1 S( q $end
$var wire 1 I( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 42 state $end
$upscope $end

$scope module BForwardingLatch[2] $end
$var wire 1 T( q $end
$var wire 1 J( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 52 state $end
$upscope $end

$scope module BForwardingLatch[1] $end
$var wire 1 U( q $end
$var wire 1 K( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 62 state $end
$upscope $end

$scope module BForwardingLatch[0] $end
$var wire 1 V( q $end
$var wire 1 L( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 72 state $end
$upscope $end
$upscope $end

$scope module executeSection $end
$var wire 1 H$ SLBIsel $end
$var wire 1 3# incPC [15] $end
$var wire 1 4# incPC [14] $end
$var wire 1 5# incPC [13] $end
$var wire 1 6# incPC [12] $end
$var wire 1 7# incPC [11] $end
$var wire 1 8# incPC [10] $end
$var wire 1 9# incPC [9] $end
$var wire 1 :# incPC [8] $end
$var wire 1 ;# incPC [7] $end
$var wire 1 <# incPC [6] $end
$var wire 1 =# incPC [5] $end
$var wire 1 ># incPC [4] $end
$var wire 1 ?# incPC [3] $end
$var wire 1 @# incPC [2] $end
$var wire 1 A# incPC [1] $end
$var wire 1 B# incPC [0] $end
$var wire 1 a$ immSrc $end
$var wire 1 S# imm8 [15] $end
$var wire 1 T# imm8 [14] $end
$var wire 1 U# imm8 [13] $end
$var wire 1 V# imm8 [12] $end
$var wire 1 W# imm8 [11] $end
$var wire 1 X# imm8 [10] $end
$var wire 1 Y# imm8 [9] $end
$var wire 1 Z# imm8 [8] $end
$var wire 1 [# imm8 [7] $end
$var wire 1 \# imm8 [6] $end
$var wire 1 ]# imm8 [5] $end
$var wire 1 ^# imm8 [4] $end
$var wire 1 _# imm8 [3] $end
$var wire 1 `# imm8 [2] $end
$var wire 1 a# imm8 [1] $end
$var wire 1 b# imm8 [0] $end
$var wire 1 5$ imm11 [15] $end
$var wire 1 6$ imm11 [14] $end
$var wire 1 7$ imm11 [13] $end
$var wire 1 8$ imm11 [12] $end
$var wire 1 9$ imm11 [11] $end
$var wire 1 :$ imm11 [10] $end
$var wire 1 ;$ imm11 [9] $end
$var wire 1 <$ imm11 [8] $end
$var wire 1 =$ imm11 [7] $end
$var wire 1 >$ imm11 [6] $end
$var wire 1 ?$ imm11 [5] $end
$var wire 1 @$ imm11 [4] $end
$var wire 1 A$ imm11 [3] $end
$var wire 1 B$ imm11 [2] $end
$var wire 1 C$ imm11 [1] $end
$var wire 1 D$ imm11 [0] $end
$var wire 1 O$ brchSig [2] $end
$var wire 1 P$ brchSig [1] $end
$var wire 1 Q$ brchSig [0] $end
$var wire 1 S$ Cin $end
$var wire 1 z$ inA [15] $end
$var wire 1 {$ inA [14] $end
$var wire 1 |$ inA [13] $end
$var wire 1 }$ inA [12] $end
$var wire 1 ~$ inA [11] $end
$var wire 1 !% inA [10] $end
$var wire 1 "% inA [9] $end
$var wire 1 #% inA [8] $end
$var wire 1 $% inA [7] $end
$var wire 1 %% inA [6] $end
$var wire 1 &% inA [5] $end
$var wire 1 '% inA [4] $end
$var wire 1 (% inA [3] $end
$var wire 1 )% inA [2] $end
$var wire 1 *% inA [1] $end
$var wire 1 +% inA [0] $end
$var wire 1 <% inB [15] $end
$var wire 1 =% inB [14] $end
$var wire 1 >% inB [13] $end
$var wire 1 ?% inB [12] $end
$var wire 1 @% inB [11] $end
$var wire 1 A% inB [10] $end
$var wire 1 B% inB [9] $end
$var wire 1 C% inB [8] $end
$var wire 1 D% inB [7] $end
$var wire 1 E% inB [6] $end
$var wire 1 F% inB [5] $end
$var wire 1 G% inB [4] $end
$var wire 1 H% inB [3] $end
$var wire 1 I% inB [2] $end
$var wire 1 J% inB [1] $end
$var wire 1 K% inB [0] $end
$var wire 1 U$ invA $end
$var wire 1 W$ invB $end
$var wire 1 f$ aluOp [3] $end
$var wire 1 g$ aluOp [2] $end
$var wire 1 h$ aluOp [1] $end
$var wire 1 i$ aluOp [0] $end
$var wire 1 F$ aluJmp $end
$var wire 1 /& jalSel $end
$var wire 1 1& sOpSel $end
$var wire 1 z' aluPC $end
$var wire 1 M( fwCntrlA [4] $end
$var wire 1 N( fwCntrlA [3] $end
$var wire 1 O( fwCntrlA [2] $end
$var wire 1 P( fwCntrlA [1] $end
$var wire 1 Q( fwCntrlA [0] $end
$var wire 1 R( fwCntrlB [4] $end
$var wire 1 S( fwCntrlB [3] $end
$var wire 1 T( fwCntrlB [2] $end
$var wire 1 U( fwCntrlB [1] $end
$var wire 1 V( fwCntrlB [0] $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 B& x2xALUData [15] $end
$var wire 1 C& x2xALUData [14] $end
$var wire 1 D& x2xALUData [13] $end
$var wire 1 E& x2xALUData [12] $end
$var wire 1 F& x2xALUData [11] $end
$var wire 1 G& x2xALUData [10] $end
$var wire 1 H& x2xALUData [9] $end
$var wire 1 I& x2xALUData [8] $end
$var wire 1 J& x2xALUData [7] $end
$var wire 1 K& x2xALUData [6] $end
$var wire 1 L& x2xALUData [5] $end
$var wire 1 M& x2xALUData [4] $end
$var wire 1 N& x2xALUData [3] $end
$var wire 1 O& x2xALUData [2] $end
$var wire 1 P& x2xALUData [1] $end
$var wire 1 Q& x2xALUData [0] $end
$var wire 1 c# x2xImm8Data [15] $end
$var wire 1 d# x2xImm8Data [14] $end
$var wire 1 e# x2xImm8Data [13] $end
$var wire 1 f# x2xImm8Data [12] $end
$var wire 1 g# x2xImm8Data [11] $end
$var wire 1 h# x2xImm8Data [10] $end
$var wire 1 i# x2xImm8Data [9] $end
$var wire 1 j# x2xImm8Data [8] $end
$var wire 1 k# x2xImm8Data [7] $end
$var wire 1 l# x2xImm8Data [6] $end
$var wire 1 m# x2xImm8Data [5] $end
$var wire 1 n# x2xImm8Data [4] $end
$var wire 1 o# x2xImm8Data [3] $end
$var wire 1 p# x2xImm8Data [2] $end
$var wire 1 q# x2xImm8Data [1] $end
$var wire 1 r# x2xImm8Data [0] $end
$var wire 1 T' x2xAddPCData [15] $end
$var wire 1 U' x2xAddPCData [14] $end
$var wire 1 V' x2xAddPCData [13] $end
$var wire 1 W' x2xAddPCData [12] $end
$var wire 1 X' x2xAddPCData [11] $end
$var wire 1 Y' x2xAddPCData [10] $end
$var wire 1 Z' x2xAddPCData [9] $end
$var wire 1 [' x2xAddPCData [8] $end
$var wire 1 \' x2xAddPCData [7] $end
$var wire 1 ]' x2xAddPCData [6] $end
$var wire 1 ^' x2xAddPCData [5] $end
$var wire 1 _' x2xAddPCData [4] $end
$var wire 1 `' x2xAddPCData [3] $end
$var wire 1 a' x2xAddPCData [2] $end
$var wire 1 b' x2xAddPCData [1] $end
$var wire 1 c' x2xAddPCData [0] $end
$var wire 1 R& m2xALUData [15] $end
$var wire 1 S& m2xALUData [14] $end
$var wire 1 T& m2xALUData [13] $end
$var wire 1 U& m2xALUData [12] $end
$var wire 1 V& m2xALUData [11] $end
$var wire 1 W& m2xALUData [10] $end
$var wire 1 X& m2xALUData [9] $end
$var wire 1 Y& m2xALUData [8] $end
$var wire 1 Z& m2xALUData [7] $end
$var wire 1 [& m2xALUData [6] $end
$var wire 1 \& m2xALUData [5] $end
$var wire 1 ]& m2xALUData [4] $end
$var wire 1 ^& m2xALUData [3] $end
$var wire 1 _& m2xALUData [2] $end
$var wire 1 `& m2xALUData [1] $end
$var wire 1 a& m2xALUData [0] $end
$var wire 1 s# m2xImm8Data [15] $end
$var wire 1 t# m2xImm8Data [14] $end
$var wire 1 u# m2xImm8Data [13] $end
$var wire 1 v# m2xImm8Data [12] $end
$var wire 1 w# m2xImm8Data [11] $end
$var wire 1 x# m2xImm8Data [10] $end
$var wire 1 y# m2xImm8Data [9] $end
$var wire 1 z# m2xImm8Data [8] $end
$var wire 1 {# m2xImm8Data [7] $end
$var wire 1 |# m2xImm8Data [6] $end
$var wire 1 }# m2xImm8Data [5] $end
$var wire 1 ~# m2xImm8Data [4] $end
$var wire 1 !$ m2xImm8Data [3] $end
$var wire 1 "$ m2xImm8Data [2] $end
$var wire 1 #$ m2xImm8Data [1] $end
$var wire 1 $$ m2xImm8Data [0] $end
$var wire 1 4' m2xMemData [15] $end
$var wire 1 5' m2xMemData [14] $end
$var wire 1 6' m2xMemData [13] $end
$var wire 1 7' m2xMemData [12] $end
$var wire 1 8' m2xMemData [11] $end
$var wire 1 9' m2xMemData [10] $end
$var wire 1 :' m2xMemData [9] $end
$var wire 1 ;' m2xMemData [8] $end
$var wire 1 <' m2xMemData [7] $end
$var wire 1 =' m2xMemData [6] $end
$var wire 1 >' m2xMemData [5] $end
$var wire 1 ?' m2xMemData [4] $end
$var wire 1 @' m2xMemData [3] $end
$var wire 1 A' m2xMemData [2] $end
$var wire 1 B' m2xMemData [1] $end
$var wire 1 C' m2xMemData [0] $end
$var wire 1 d' m2xAddPCData [15] $end
$var wire 1 e' m2xAddPCData [14] $end
$var wire 1 f' m2xAddPCData [13] $end
$var wire 1 g' m2xAddPCData [12] $end
$var wire 1 h' m2xAddPCData [11] $end
$var wire 1 i' m2xAddPCData [10] $end
$var wire 1 j' m2xAddPCData [9] $end
$var wire 1 k' m2xAddPCData [8] $end
$var wire 1 l' m2xAddPCData [7] $end
$var wire 1 m' m2xAddPCData [6] $end
$var wire 1 n' m2xAddPCData [5] $end
$var wire 1 o' m2xAddPCData [4] $end
$var wire 1 p' m2xAddPCData [3] $end
$var wire 1 q' m2xAddPCData [2] $end
$var wire 1 r' m2xAddPCData [1] $end
$var wire 1 s' m2xAddPCData [0] $end
$var wire 1 \% wrtDataXin [15] $end
$var wire 1 ]% wrtDataXin [14] $end
$var wire 1 ^% wrtDataXin [13] $end
$var wire 1 _% wrtDataXin [12] $end
$var wire 1 `% wrtDataXin [11] $end
$var wire 1 a% wrtDataXin [10] $end
$var wire 1 b% wrtDataXin [9] $end
$var wire 1 c% wrtDataXin [8] $end
$var wire 1 d% wrtDataXin [7] $end
$var wire 1 e% wrtDataXin [6] $end
$var wire 1 f% wrtDataXin [5] $end
$var wire 1 g% wrtDataXin [4] $end
$var wire 1 h% wrtDataXin [3] $end
$var wire 1 i% wrtDataXin [2] $end
$var wire 1 j% wrtDataXin [1] $end
$var wire 1 k% wrtDataXin [0] $end
$var wire 1 l% wrtDataXout [15] $end
$var wire 1 m% wrtDataXout [14] $end
$var wire 1 n% wrtDataXout [13] $end
$var wire 1 o% wrtDataXout [12] $end
$var wire 1 p% wrtDataXout [11] $end
$var wire 1 q% wrtDataXout [10] $end
$var wire 1 r% wrtDataXout [9] $end
$var wire 1 s% wrtDataXout [8] $end
$var wire 1 t% wrtDataXout [7] $end
$var wire 1 u% wrtDataXout [6] $end
$var wire 1 v% wrtDataXout [5] $end
$var wire 1 w% wrtDataXout [4] $end
$var wire 1 x% wrtDataXout [3] $end
$var wire 1 y% wrtDataXout [2] $end
$var wire 1 z% wrtDataXout [1] $end
$var wire 1 {% wrtDataXout [0] $end
$var wire 1 2& aluFinal [15] $end
$var wire 1 3& aluFinal [14] $end
$var wire 1 4& aluFinal [13] $end
$var wire 1 5& aluFinal [12] $end
$var wire 1 6& aluFinal [11] $end
$var wire 1 7& aluFinal [10] $end
$var wire 1 8& aluFinal [9] $end
$var wire 1 9& aluFinal [8] $end
$var wire 1 :& aluFinal [7] $end
$var wire 1 ;& aluFinal [6] $end
$var wire 1 <& aluFinal [5] $end
$var wire 1 =& aluFinal [4] $end
$var wire 1 >& aluFinal [3] $end
$var wire 1 ?& aluFinal [2] $end
$var wire 1 @& aluFinal [1] $end
$var wire 1 A& aluFinal [0] $end
$var wire 1 <! newPC [15] $end
$var wire 1 =! newPC [14] $end
$var wire 1 >! newPC [13] $end
$var wire 1 ?! newPC [12] $end
$var wire 1 @! newPC [11] $end
$var wire 1 A! newPC [10] $end
$var wire 1 B! newPC [9] $end
$var wire 1 C! newPC [8] $end
$var wire 1 D! newPC [7] $end
$var wire 1 E! newPC [6] $end
$var wire 1 F! newPC [5] $end
$var wire 1 G! newPC [4] $end
$var wire 1 H! newPC [3] $end
$var wire 1 I! newPC [2] $end
$var wire 1 J! newPC [1] $end
$var wire 1 K! newPC [0] $end
$var wire 1 D' addPC [15] $end
$var wire 1 E' addPC [14] $end
$var wire 1 F' addPC [13] $end
$var wire 1 G' addPC [12] $end
$var wire 1 H' addPC [11] $end
$var wire 1 I' addPC [10] $end
$var wire 1 J' addPC [9] $end
$var wire 1 K' addPC [8] $end
$var wire 1 L' addPC [7] $end
$var wire 1 M' addPC [6] $end
$var wire 1 N' addPC [5] $end
$var wire 1 O' addPC [4] $end
$var wire 1 P' addPC [3] $end
$var wire 1 Q' addPC [2] $end
$var wire 1 R' addPC [1] $end
$var wire 1 S' addPC [0] $end
$var wire 1 b& aluOut [15] $end
$var wire 1 c& aluOut [14] $end
$var wire 1 d& aluOut [13] $end
$var wire 1 e& aluOut [12] $end
$var wire 1 f& aluOut [11] $end
$var wire 1 g& aluOut [10] $end
$var wire 1 h& aluOut [9] $end
$var wire 1 i& aluOut [8] $end
$var wire 1 j& aluOut [7] $end
$var wire 1 k& aluOut [6] $end
$var wire 1 l& aluOut [5] $end
$var wire 1 m& aluOut [4] $end
$var wire 1 n& aluOut [3] $end
$var wire 1 o& aluOut [2] $end
$var wire 1 p& aluOut [1] $end
$var wire 1 q& aluOut [0] $end
$var wire 1 82 zeroFlag $end
$var wire 1 92 oflFlag $end
$var wire 1 :2 carryOut $end
$var wire 1 ;2 signFlag $end
$var wire 1 <2 jmpSel $end
$var wire 1 =2 pcOrSLBI [15] $end
$var wire 1 >2 pcOrSLBI [14] $end
$var wire 1 ?2 pcOrSLBI [13] $end
$var wire 1 @2 pcOrSLBI [12] $end
$var wire 1 A2 pcOrSLBI [11] $end
$var wire 1 B2 pcOrSLBI [10] $end
$var wire 1 C2 pcOrSLBI [9] $end
$var wire 1 D2 pcOrSLBI [8] $end
$var wire 1 E2 pcOrSLBI [7] $end
$var wire 1 F2 pcOrSLBI [6] $end
$var wire 1 G2 pcOrSLBI [5] $end
$var wire 1 H2 pcOrSLBI [4] $end
$var wire 1 I2 pcOrSLBI [3] $end
$var wire 1 J2 pcOrSLBI [2] $end
$var wire 1 K2 pcOrSLBI [1] $end
$var wire 1 L2 pcOrSLBI [0] $end
$var wire 1 M2 imm8Or11 [15] $end
$var wire 1 N2 imm8Or11 [14] $end
$var wire 1 O2 imm8Or11 [13] $end
$var wire 1 P2 imm8Or11 [12] $end
$var wire 1 Q2 imm8Or11 [11] $end
$var wire 1 R2 imm8Or11 [10] $end
$var wire 1 S2 imm8Or11 [9] $end
$var wire 1 T2 imm8Or11 [8] $end
$var wire 1 U2 imm8Or11 [7] $end
$var wire 1 V2 imm8Or11 [6] $end
$var wire 1 W2 imm8Or11 [5] $end
$var wire 1 X2 imm8Or11 [4] $end
$var wire 1 Y2 imm8Or11 [3] $end
$var wire 1 Z2 imm8Or11 [2] $end
$var wire 1 [2 imm8Or11 [1] $end
$var wire 1 \2 imm8Or11 [0] $end
$var wire 1 ]2 compPC [15] $end
$var wire 1 ^2 compPC [14] $end
$var wire 1 _2 compPC [13] $end
$var wire 1 `2 compPC [12] $end
$var wire 1 a2 compPC [11] $end
$var wire 1 b2 compPC [10] $end
$var wire 1 c2 compPC [9] $end
$var wire 1 d2 compPC [8] $end
$var wire 1 e2 compPC [7] $end
$var wire 1 f2 compPC [6] $end
$var wire 1 g2 compPC [5] $end
$var wire 1 h2 compPC [4] $end
$var wire 1 i2 compPC [3] $end
$var wire 1 j2 compPC [2] $end
$var wire 1 k2 compPC [1] $end
$var wire 1 l2 compPC [0] $end
$var wire 1 m2 jmpPC [15] $end
$var wire 1 n2 jmpPC [14] $end
$var wire 1 o2 jmpPC [13] $end
$var wire 1 p2 jmpPC [12] $end
$var wire 1 q2 jmpPC [11] $end
$var wire 1 r2 jmpPC [10] $end
$var wire 1 s2 jmpPC [9] $end
$var wire 1 t2 jmpPC [8] $end
$var wire 1 u2 jmpPC [7] $end
$var wire 1 v2 jmpPC [6] $end
$var wire 1 w2 jmpPC [5] $end
$var wire 1 x2 jmpPC [4] $end
$var wire 1 y2 jmpPC [3] $end
$var wire 1 z2 jmpPC [2] $end
$var wire 1 {2 jmpPC [1] $end
$var wire 1 |2 jmpPC [0] $end
$var wire 1 }2 possPC [15] $end
$var wire 1 ~2 possPC [14] $end
$var wire 1 !3 possPC [13] $end
$var wire 1 "3 possPC [12] $end
$var wire 1 #3 possPC [11] $end
$var wire 1 $3 possPC [10] $end
$var wire 1 %3 possPC [9] $end
$var wire 1 &3 possPC [8] $end
$var wire 1 '3 possPC [7] $end
$var wire 1 (3 possPC [6] $end
$var wire 1 )3 possPC [5] $end
$var wire 1 *3 possPC [4] $end
$var wire 1 +3 possPC [3] $end
$var wire 1 ,3 possPC [2] $end
$var wire 1 -3 possPC [1] $end
$var wire 1 .3 possPC [0] $end
$var wire 1 /3 forwardedInA [15] $end
$var wire 1 03 forwardedInA [14] $end
$var wire 1 13 forwardedInA [13] $end
$var wire 1 23 forwardedInA [12] $end
$var wire 1 33 forwardedInA [11] $end
$var wire 1 43 forwardedInA [10] $end
$var wire 1 53 forwardedInA [9] $end
$var wire 1 63 forwardedInA [8] $end
$var wire 1 73 forwardedInA [7] $end
$var wire 1 83 forwardedInA [6] $end
$var wire 1 93 forwardedInA [5] $end
$var wire 1 :3 forwardedInA [4] $end
$var wire 1 ;3 forwardedInA [3] $end
$var wire 1 <3 forwardedInA [2] $end
$var wire 1 =3 forwardedInA [1] $end
$var wire 1 >3 forwardedInA [0] $end
$var wire 1 ?3 preSTForwardedInB [15] $end
$var wire 1 @3 preSTForwardedInB [14] $end
$var wire 1 A3 preSTForwardedInB [13] $end
$var wire 1 B3 preSTForwardedInB [12] $end
$var wire 1 C3 preSTForwardedInB [11] $end
$var wire 1 D3 preSTForwardedInB [10] $end
$var wire 1 E3 preSTForwardedInB [9] $end
$var wire 1 F3 preSTForwardedInB [8] $end
$var wire 1 G3 preSTForwardedInB [7] $end
$var wire 1 H3 preSTForwardedInB [6] $end
$var wire 1 I3 preSTForwardedInB [5] $end
$var wire 1 J3 preSTForwardedInB [4] $end
$var wire 1 K3 preSTForwardedInB [3] $end
$var wire 1 L3 preSTForwardedInB [2] $end
$var wire 1 M3 preSTForwardedInB [1] $end
$var wire 1 N3 preSTForwardedInB [0] $end
$var wire 1 O3 forwardedInB [15] $end
$var wire 1 P3 forwardedInB [14] $end
$var wire 1 Q3 forwardedInB [13] $end
$var wire 1 R3 forwardedInB [12] $end
$var wire 1 S3 forwardedInB [11] $end
$var wire 1 T3 forwardedInB [10] $end
$var wire 1 U3 forwardedInB [9] $end
$var wire 1 V3 forwardedInB [8] $end
$var wire 1 W3 forwardedInB [7] $end
$var wire 1 X3 forwardedInB [6] $end
$var wire 1 Y3 forwardedInB [5] $end
$var wire 1 Z3 forwardedInB [4] $end
$var wire 1 [3 forwardedInB [3] $end
$var wire 1 \3 forwardedInB [2] $end
$var wire 1 ]3 forwardedInB [1] $end
$var wire 1 ^3 forwardedInB [0] $end

$scope module aluExec $end
$var parameter 32 _3 OPERAND_WIDTH $end
$var parameter 32 `3 NUM_OPERATIONS $end
$var wire 1 /3 InA [15] $end
$var wire 1 03 InA [14] $end
$var wire 1 13 InA [13] $end
$var wire 1 23 InA [12] $end
$var wire 1 33 InA [11] $end
$var wire 1 43 InA [10] $end
$var wire 1 53 InA [9] $end
$var wire 1 63 InA [8] $end
$var wire 1 73 InA [7] $end
$var wire 1 83 InA [6] $end
$var wire 1 93 InA [5] $end
$var wire 1 :3 InA [4] $end
$var wire 1 ;3 InA [3] $end
$var wire 1 <3 InA [2] $end
$var wire 1 =3 InA [1] $end
$var wire 1 >3 InA [0] $end
$var wire 1 O3 InB [15] $end
$var wire 1 P3 InB [14] $end
$var wire 1 Q3 InB [13] $end
$var wire 1 R3 InB [12] $end
$var wire 1 S3 InB [11] $end
$var wire 1 T3 InB [10] $end
$var wire 1 U3 InB [9] $end
$var wire 1 V3 InB [8] $end
$var wire 1 W3 InB [7] $end
$var wire 1 X3 InB [6] $end
$var wire 1 Y3 InB [5] $end
$var wire 1 Z3 InB [4] $end
$var wire 1 [3 InB [3] $end
$var wire 1 \3 InB [2] $end
$var wire 1 ]3 InB [1] $end
$var wire 1 ^3 InB [0] $end
$var wire 1 S$ Cin $end
$var wire 1 f$ Oper [3] $end
$var wire 1 g$ Oper [2] $end
$var wire 1 h$ Oper [1] $end
$var wire 1 i$ Oper [0] $end
$var wire 1 U$ invA $end
$var wire 1 W$ invB $end
$var wire 1 a3 sign $end
$var wire 1 b& Out [15] $end
$var wire 1 c& Out [14] $end
$var wire 1 d& Out [13] $end
$var wire 1 e& Out [12] $end
$var wire 1 f& Out [11] $end
$var wire 1 g& Out [10] $end
$var wire 1 h& Out [9] $end
$var wire 1 i& Out [8] $end
$var wire 1 j& Out [7] $end
$var wire 1 k& Out [6] $end
$var wire 1 l& Out [5] $end
$var wire 1 m& Out [4] $end
$var wire 1 n& Out [3] $end
$var wire 1 o& Out [2] $end
$var wire 1 p& Out [1] $end
$var wire 1 q& Out [0] $end
$var wire 1 92 Ofl $end
$var wire 1 82 Zero $end
$var wire 1 :2 Cout $end
$var wire 1 ;2 signFlag $end
$var wire 1 b3 Atouse [15] $end
$var wire 1 c3 Atouse [14] $end
$var wire 1 d3 Atouse [13] $end
$var wire 1 e3 Atouse [12] $end
$var wire 1 f3 Atouse [11] $end
$var wire 1 g3 Atouse [10] $end
$var wire 1 h3 Atouse [9] $end
$var wire 1 i3 Atouse [8] $end
$var wire 1 j3 Atouse [7] $end
$var wire 1 k3 Atouse [6] $end
$var wire 1 l3 Atouse [5] $end
$var wire 1 m3 Atouse [4] $end
$var wire 1 n3 Atouse [3] $end
$var wire 1 o3 Atouse [2] $end
$var wire 1 p3 Atouse [1] $end
$var wire 1 q3 Atouse [0] $end
$var wire 1 r3 Btouse [15] $end
$var wire 1 s3 Btouse [14] $end
$var wire 1 t3 Btouse [13] $end
$var wire 1 u3 Btouse [12] $end
$var wire 1 v3 Btouse [11] $end
$var wire 1 w3 Btouse [10] $end
$var wire 1 x3 Btouse [9] $end
$var wire 1 y3 Btouse [8] $end
$var wire 1 z3 Btouse [7] $end
$var wire 1 {3 Btouse [6] $end
$var wire 1 |3 Btouse [5] $end
$var wire 1 }3 Btouse [4] $end
$var wire 1 ~3 Btouse [3] $end
$var wire 1 !4 Btouse [2] $end
$var wire 1 "4 Btouse [1] $end
$var wire 1 #4 Btouse [0] $end
$var wire 1 $4 nonBarrelOpsOut [15] $end
$var wire 1 %4 nonBarrelOpsOut [14] $end
$var wire 1 &4 nonBarrelOpsOut [13] $end
$var wire 1 '4 nonBarrelOpsOut [12] $end
$var wire 1 (4 nonBarrelOpsOut [11] $end
$var wire 1 )4 nonBarrelOpsOut [10] $end
$var wire 1 *4 nonBarrelOpsOut [9] $end
$var wire 1 +4 nonBarrelOpsOut [8] $end
$var wire 1 ,4 nonBarrelOpsOut [7] $end
$var wire 1 -4 nonBarrelOpsOut [6] $end
$var wire 1 .4 nonBarrelOpsOut [5] $end
$var wire 1 /4 nonBarrelOpsOut [4] $end
$var wire 1 04 nonBarrelOpsOut [3] $end
$var wire 1 14 nonBarrelOpsOut [2] $end
$var wire 1 24 nonBarrelOpsOut [1] $end
$var wire 1 34 nonBarrelOpsOut [0] $end
$var wire 1 44 shifterout [15] $end
$var wire 1 54 shifterout [14] $end
$var wire 1 64 shifterout [13] $end
$var wire 1 74 shifterout [12] $end
$var wire 1 84 shifterout [11] $end
$var wire 1 94 shifterout [10] $end
$var wire 1 :4 shifterout [9] $end
$var wire 1 ;4 shifterout [8] $end
$var wire 1 <4 shifterout [7] $end
$var wire 1 =4 shifterout [6] $end
$var wire 1 >4 shifterout [5] $end
$var wire 1 ?4 shifterout [4] $end
$var wire 1 @4 shifterout [3] $end
$var wire 1 A4 shifterout [2] $end
$var wire 1 B4 shifterout [1] $end
$var wire 1 C4 shifterout [0] $end
$var wire 1 D4 ADDout [15] $end
$var wire 1 E4 ADDout [14] $end
$var wire 1 F4 ADDout [13] $end
$var wire 1 G4 ADDout [12] $end
$var wire 1 H4 ADDout [11] $end
$var wire 1 I4 ADDout [10] $end
$var wire 1 J4 ADDout [9] $end
$var wire 1 K4 ADDout [8] $end
$var wire 1 L4 ADDout [7] $end
$var wire 1 M4 ADDout [6] $end
$var wire 1 N4 ADDout [5] $end
$var wire 1 O4 ADDout [4] $end
$var wire 1 P4 ADDout [3] $end
$var wire 1 Q4 ADDout [2] $end
$var wire 1 R4 ADDout [1] $end
$var wire 1 S4 ADDout [0] $end
$var wire 1 T4 ANDout [15] $end
$var wire 1 U4 ANDout [14] $end
$var wire 1 V4 ANDout [13] $end
$var wire 1 W4 ANDout [12] $end
$var wire 1 X4 ANDout [11] $end
$var wire 1 Y4 ANDout [10] $end
$var wire 1 Z4 ANDout [9] $end
$var wire 1 [4 ANDout [8] $end
$var wire 1 \4 ANDout [7] $end
$var wire 1 ]4 ANDout [6] $end
$var wire 1 ^4 ANDout [5] $end
$var wire 1 _4 ANDout [4] $end
$var wire 1 `4 ANDout [3] $end
$var wire 1 a4 ANDout [2] $end
$var wire 1 b4 ANDout [1] $end
$var wire 1 c4 ANDout [0] $end
$var wire 1 d4 ORout [15] $end
$var wire 1 e4 ORout [14] $end
$var wire 1 f4 ORout [13] $end
$var wire 1 g4 ORout [12] $end
$var wire 1 h4 ORout [11] $end
$var wire 1 i4 ORout [10] $end
$var wire 1 j4 ORout [9] $end
$var wire 1 k4 ORout [8] $end
$var wire 1 l4 ORout [7] $end
$var wire 1 m4 ORout [6] $end
$var wire 1 n4 ORout [5] $end
$var wire 1 o4 ORout [4] $end
$var wire 1 p4 ORout [3] $end
$var wire 1 q4 ORout [2] $end
$var wire 1 r4 ORout [1] $end
$var wire 1 s4 ORout [0] $end
$var wire 1 t4 XORout [15] $end
$var wire 1 u4 XORout [14] $end
$var wire 1 v4 XORout [13] $end
$var wire 1 w4 XORout [12] $end
$var wire 1 x4 XORout [11] $end
$var wire 1 y4 XORout [10] $end
$var wire 1 z4 XORout [9] $end
$var wire 1 {4 XORout [8] $end
$var wire 1 |4 XORout [7] $end
$var wire 1 }4 XORout [6] $end
$var wire 1 ~4 XORout [5] $end
$var wire 1 !5 XORout [4] $end
$var wire 1 "5 XORout [3] $end
$var wire 1 #5 XORout [2] $end
$var wire 1 $5 XORout [1] $end
$var wire 1 %5 XORout [0] $end
$var wire 1 &5 originalOpsOut [15] $end
$var wire 1 '5 originalOpsOut [14] $end
$var wire 1 (5 originalOpsOut [13] $end
$var wire 1 )5 originalOpsOut [12] $end
$var wire 1 *5 originalOpsOut [11] $end
$var wire 1 +5 originalOpsOut [10] $end
$var wire 1 ,5 originalOpsOut [9] $end
$var wire 1 -5 originalOpsOut [8] $end
$var wire 1 .5 originalOpsOut [7] $end
$var wire 1 /5 originalOpsOut [6] $end
$var wire 1 05 originalOpsOut [5] $end
$var wire 1 15 originalOpsOut [4] $end
$var wire 1 25 originalOpsOut [3] $end
$var wire 1 35 originalOpsOut [2] $end
$var wire 1 45 originalOpsOut [1] $end
$var wire 1 55 originalOpsOut [0] $end
$var wire 1 65 addedOpsOut [15] $end
$var wire 1 75 addedOpsOut [14] $end
$var wire 1 85 addedOpsOut [13] $end
$var wire 1 95 addedOpsOut [12] $end
$var wire 1 :5 addedOpsOut [11] $end
$var wire 1 ;5 addedOpsOut [10] $end
$var wire 1 <5 addedOpsOut [9] $end
$var wire 1 =5 addedOpsOut [8] $end
$var wire 1 >5 addedOpsOut [7] $end
$var wire 1 ?5 addedOpsOut [6] $end
$var wire 1 @5 addedOpsOut [5] $end
$var wire 1 A5 addedOpsOut [4] $end
$var wire 1 B5 addedOpsOut [3] $end
$var wire 1 C5 addedOpsOut [2] $end
$var wire 1 D5 addedOpsOut [1] $end
$var wire 1 E5 addedOpsOut [0] $end
$var wire 1 F5 rotater_out [15] $end
$var wire 1 G5 rotater_out [14] $end
$var wire 1 H5 rotater_out [13] $end
$var wire 1 I5 rotater_out [12] $end
$var wire 1 J5 rotater_out [11] $end
$var wire 1 K5 rotater_out [10] $end
$var wire 1 L5 rotater_out [9] $end
$var wire 1 M5 rotater_out [8] $end
$var wire 1 N5 rotater_out [7] $end
$var wire 1 O5 rotater_out [6] $end
$var wire 1 P5 rotater_out [5] $end
$var wire 1 Q5 rotater_out [4] $end
$var wire 1 R5 rotater_out [3] $end
$var wire 1 S5 rotater_out [2] $end
$var wire 1 T5 rotater_out [1] $end
$var wire 1 U5 rotater_out [0] $end
$var wire 1 V5 slbi [15] $end
$var wire 1 W5 slbi [14] $end
$var wire 1 X5 slbi [13] $end
$var wire 1 Y5 slbi [12] $end
$var wire 1 Z5 slbi [11] $end
$var wire 1 [5 slbi [10] $end
$var wire 1 \5 slbi [9] $end
$var wire 1 ]5 slbi [8] $end
$var wire 1 ^5 slbi [7] $end
$var wire 1 _5 slbi [6] $end
$var wire 1 `5 slbi [5] $end
$var wire 1 a5 slbi [4] $end
$var wire 1 b5 slbi [3] $end
$var wire 1 c5 slbi [2] $end
$var wire 1 d5 slbi [1] $end
$var wire 1 e5 slbi [0] $end
$var wire 1 f5 btr [15] $end
$var wire 1 g5 btr [14] $end
$var wire 1 h5 btr [13] $end
$var wire 1 i5 btr [12] $end
$var wire 1 j5 btr [11] $end
$var wire 1 k5 btr [10] $end
$var wire 1 l5 btr [9] $end
$var wire 1 m5 btr [8] $end
$var wire 1 n5 btr [7] $end
$var wire 1 o5 btr [6] $end
$var wire 1 p5 btr [5] $end
$var wire 1 q5 btr [4] $end
$var wire 1 r5 btr [3] $end
$var wire 1 s5 btr [2] $end
$var wire 1 t5 btr [1] $end
$var wire 1 u5 btr [0] $end
$var wire 1 v5 slbiBtrOut [15] $end
$var wire 1 w5 slbiBtrOut [14] $end
$var wire 1 x5 slbiBtrOut [13] $end
$var wire 1 y5 slbiBtrOut [12] $end
$var wire 1 z5 slbiBtrOut [11] $end
$var wire 1 {5 slbiBtrOut [10] $end
$var wire 1 |5 slbiBtrOut [9] $end
$var wire 1 }5 slbiBtrOut [8] $end
$var wire 1 ~5 slbiBtrOut [7] $end
$var wire 1 !6 slbiBtrOut [6] $end
$var wire 1 "6 slbiBtrOut [5] $end
$var wire 1 #6 slbiBtrOut [4] $end
$var wire 1 $6 slbiBtrOut [3] $end
$var wire 1 %6 slbiBtrOut [2] $end
$var wire 1 &6 slbiBtrOut [1] $end
$var wire 1 '6 slbiBtrOut [0] $end

$scope module ALUshifter $end
$var parameter 32 (6 OPERAND_WIDTH $end
$var parameter 32 )6 SHAMT_WIDTH $end
$var parameter 32 *6 NUM_OPERATIONS $end
$var wire 1 b3 In [15] $end
$var wire 1 c3 In [14] $end
$var wire 1 d3 In [13] $end
$var wire 1 e3 In [12] $end
$var wire 1 f3 In [11] $end
$var wire 1 g3 In [10] $end
$var wire 1 h3 In [9] $end
$var wire 1 i3 In [8] $end
$var wire 1 j3 In [7] $end
$var wire 1 k3 In [6] $end
$var wire 1 l3 In [5] $end
$var wire 1 m3 In [4] $end
$var wire 1 n3 In [3] $end
$var wire 1 o3 In [2] $end
$var wire 1 p3 In [1] $end
$var wire 1 q3 In [0] $end
$var wire 1 ~3 ShAmt [3] $end
$var wire 1 !4 ShAmt [2] $end
$var wire 1 "4 ShAmt [1] $end
$var wire 1 #4 ShAmt [0] $end
$var wire 1 h$ Oper [1] $end
$var wire 1 i$ Oper [0] $end
$var wire 1 44 Out [15] $end
$var wire 1 54 Out [14] $end
$var wire 1 64 Out [13] $end
$var wire 1 74 Out [12] $end
$var wire 1 84 Out [11] $end
$var wire 1 94 Out [10] $end
$var wire 1 :4 Out [9] $end
$var wire 1 ;4 Out [8] $end
$var wire 1 <4 Out [7] $end
$var wire 1 =4 Out [6] $end
$var wire 1 >4 Out [5] $end
$var wire 1 ?4 Out [4] $end
$var wire 1 @4 Out [3] $end
$var wire 1 A4 Out [2] $end
$var wire 1 B4 Out [1] $end
$var wire 1 C4 Out [0] $end
$var wire 1 +6 rotatel_out [15] $end
$var wire 1 ,6 rotatel_out [14] $end
$var wire 1 -6 rotatel_out [13] $end
$var wire 1 .6 rotatel_out [12] $end
$var wire 1 /6 rotatel_out [11] $end
$var wire 1 06 rotatel_out [10] $end
$var wire 1 16 rotatel_out [9] $end
$var wire 1 26 rotatel_out [8] $end
$var wire 1 36 rotatel_out [7] $end
$var wire 1 46 rotatel_out [6] $end
$var wire 1 56 rotatel_out [5] $end
$var wire 1 66 rotatel_out [4] $end
$var wire 1 76 rotatel_out [3] $end
$var wire 1 86 rotatel_out [2] $end
$var wire 1 96 rotatel_out [1] $end
$var wire 1 :6 rotatel_out [0] $end
$var wire 1 ;6 shiftl_out [15] $end
$var wire 1 <6 shiftl_out [14] $end
$var wire 1 =6 shiftl_out [13] $end
$var wire 1 >6 shiftl_out [12] $end
$var wire 1 ?6 shiftl_out [11] $end
$var wire 1 @6 shiftl_out [10] $end
$var wire 1 A6 shiftl_out [9] $end
$var wire 1 B6 shiftl_out [8] $end
$var wire 1 C6 shiftl_out [7] $end
$var wire 1 D6 shiftl_out [6] $end
$var wire 1 E6 shiftl_out [5] $end
$var wire 1 F6 shiftl_out [4] $end
$var wire 1 G6 shiftl_out [3] $end
$var wire 1 H6 shiftl_out [2] $end
$var wire 1 I6 shiftl_out [1] $end
$var wire 1 J6 shiftl_out [0] $end
$var wire 1 K6 shiftra_out [15] $end
$var wire 1 L6 shiftra_out [14] $end
$var wire 1 M6 shiftra_out [13] $end
$var wire 1 N6 shiftra_out [12] $end
$var wire 1 O6 shiftra_out [11] $end
$var wire 1 P6 shiftra_out [10] $end
$var wire 1 Q6 shiftra_out [9] $end
$var wire 1 R6 shiftra_out [8] $end
$var wire 1 S6 shiftra_out [7] $end
$var wire 1 T6 shiftra_out [6] $end
$var wire 1 U6 shiftra_out [5] $end
$var wire 1 V6 shiftra_out [4] $end
$var wire 1 W6 shiftra_out [3] $end
$var wire 1 X6 shiftra_out [2] $end
$var wire 1 Y6 shiftra_out [1] $end
$var wire 1 Z6 shiftra_out [0] $end
$var wire 1 [6 shiftrl_out [15] $end
$var wire 1 \6 shiftrl_out [14] $end
$var wire 1 ]6 shiftrl_out [13] $end
$var wire 1 ^6 shiftrl_out [12] $end
$var wire 1 _6 shiftrl_out [11] $end
$var wire 1 `6 shiftrl_out [10] $end
$var wire 1 a6 shiftrl_out [9] $end
$var wire 1 b6 shiftrl_out [8] $end
$var wire 1 c6 shiftrl_out [7] $end
$var wire 1 d6 shiftrl_out [6] $end
$var wire 1 e6 shiftrl_out [5] $end
$var wire 1 f6 shiftrl_out [4] $end
$var wire 1 g6 shiftrl_out [3] $end
$var wire 1 h6 shiftrl_out [2] $end
$var wire 1 i6 shiftrl_out [1] $end
$var wire 1 j6 shiftrl_out [0] $end

$scope module oper_0 $end
$var parameter 32 k6 OPERAND_WIDTH $end
$var parameter 32 l6 SHAMT_WIDTH $end
$var parameter 32 m6 NUM_OPERATIONS $end
$var wire 1 b3 in [15] $end
$var wire 1 c3 in [14] $end
$var wire 1 d3 in [13] $end
$var wire 1 e3 in [12] $end
$var wire 1 f3 in [11] $end
$var wire 1 g3 in [10] $end
$var wire 1 h3 in [9] $end
$var wire 1 i3 in [8] $end
$var wire 1 j3 in [7] $end
$var wire 1 k3 in [6] $end
$var wire 1 l3 in [5] $end
$var wire 1 m3 in [4] $end
$var wire 1 n3 in [3] $end
$var wire 1 o3 in [2] $end
$var wire 1 p3 in [1] $end
$var wire 1 q3 in [0] $end
$var wire 1 ~3 shamt [3] $end
$var wire 1 !4 shamt [2] $end
$var wire 1 "4 shamt [1] $end
$var wire 1 #4 shamt [0] $end
$var wire 1 +6 out [15] $end
$var wire 1 ,6 out [14] $end
$var wire 1 -6 out [13] $end
$var wire 1 .6 out [12] $end
$var wire 1 /6 out [11] $end
$var wire 1 06 out [10] $end
$var wire 1 16 out [9] $end
$var wire 1 26 out [8] $end
$var wire 1 36 out [7] $end
$var wire 1 46 out [6] $end
$var wire 1 56 out [5] $end
$var wire 1 66 out [4] $end
$var wire 1 76 out [3] $end
$var wire 1 86 out [2] $end
$var wire 1 96 out [1] $end
$var wire 1 :6 out [0] $end
$var wire 1 n6 shift1 [15] $end
$var wire 1 o6 shift1 [14] $end
$var wire 1 p6 shift1 [13] $end
$var wire 1 q6 shift1 [12] $end
$var wire 1 r6 shift1 [11] $end
$var wire 1 s6 shift1 [10] $end
$var wire 1 t6 shift1 [9] $end
$var wire 1 u6 shift1 [8] $end
$var wire 1 v6 shift1 [7] $end
$var wire 1 w6 shift1 [6] $end
$var wire 1 x6 shift1 [5] $end
$var wire 1 y6 shift1 [4] $end
$var wire 1 z6 shift1 [3] $end
$var wire 1 {6 shift1 [2] $end
$var wire 1 |6 shift1 [1] $end
$var wire 1 }6 shift1 [0] $end
$var wire 1 ~6 shift2 [15] $end
$var wire 1 !7 shift2 [14] $end
$var wire 1 "7 shift2 [13] $end
$var wire 1 #7 shift2 [12] $end
$var wire 1 $7 shift2 [11] $end
$var wire 1 %7 shift2 [10] $end
$var wire 1 &7 shift2 [9] $end
$var wire 1 '7 shift2 [8] $end
$var wire 1 (7 shift2 [7] $end
$var wire 1 )7 shift2 [6] $end
$var wire 1 *7 shift2 [5] $end
$var wire 1 +7 shift2 [4] $end
$var wire 1 ,7 shift2 [3] $end
$var wire 1 -7 shift2 [2] $end
$var wire 1 .7 shift2 [1] $end
$var wire 1 /7 shift2 [0] $end
$var wire 1 07 shift4 [15] $end
$var wire 1 17 shift4 [14] $end
$var wire 1 27 shift4 [13] $end
$var wire 1 37 shift4 [12] $end
$var wire 1 47 shift4 [11] $end
$var wire 1 57 shift4 [10] $end
$var wire 1 67 shift4 [9] $end
$var wire 1 77 shift4 [8] $end
$var wire 1 87 shift4 [7] $end
$var wire 1 97 shift4 [6] $end
$var wire 1 :7 shift4 [5] $end
$var wire 1 ;7 shift4 [4] $end
$var wire 1 <7 shift4 [3] $end
$var wire 1 =7 shift4 [2] $end
$var wire 1 >7 shift4 [1] $end
$var wire 1 ?7 shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 z6 Out [3] $end
$var wire 1 {6 Out [2] $end
$var wire 1 |6 Out [1] $end
$var wire 1 }6 Out [0] $end
$var wire 1 @7 S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 n3 InpA [3] $end
$var wire 1 o3 InpA [2] $end
$var wire 1 p3 InpA [1] $end
$var wire 1 q3 InpA [0] $end
$var wire 1 o3 InpB [3] $end
$var wire 1 p3 InpB [2] $end
$var wire 1 q3 InpB [1] $end
$var wire 1 b3 InpB [0] $end
$var wire 1 A7 InpC [3] $end
$var wire 1 B7 InpC [2] $end
$var wire 1 C7 InpC [1] $end
$var wire 1 D7 InpC [0] $end
$var wire 1 E7 InpD [3] $end
$var wire 1 F7 InpD [2] $end
$var wire 1 G7 InpD [1] $end
$var wire 1 H7 InpD [0] $end
$var wire 1 I7 stage1_1_bit0 $end
$var wire 1 J7 stage1_2_bit0 $end
$var wire 1 K7 stage1_1_bit1 $end
$var wire 1 L7 stage1_2_bit1 $end
$var wire 1 M7 stage1_1_bit2 $end
$var wire 1 N7 stage1_2_bit2 $end
$var wire 1 O7 stage1_1_bit3 $end
$var wire 1 P7 stage1_2_bit4 $end
$var wire 1 Q7 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 I7 Out $end
$var wire 1 #4 S $end
$var wire 1 q3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 R7 notS $end
$var wire 1 S7 nand1 $end
$var wire 1 T7 nand2 $end
$var wire 1 U7 inputA $end
$var wire 1 V7 inputB $end
$var wire 1 W7 final_not $end

$scope module S_not $end
$var wire 1 R7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S7 out $end
$var wire 1 R7 in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U7 out $end
$var wire 1 S7 in1 $end
$var wire 1 S7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T7 out $end
$var wire 1 #4 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V7 out $end
$var wire 1 T7 in1 $end
$var wire 1 T7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W7 out $end
$var wire 1 U7 in1 $end
$var wire 1 V7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I7 out $end
$var wire 1 W7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 K7 Out $end
$var wire 1 #4 S $end
$var wire 1 p3 InpA $end
$var wire 1 q3 InpB $end
$var wire 1 X7 notS $end
$var wire 1 Y7 nand1 $end
$var wire 1 Z7 nand2 $end
$var wire 1 [7 inputA $end
$var wire 1 \7 inputB $end
$var wire 1 ]7 final_not $end

$scope module S_not $end
$var wire 1 X7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y7 out $end
$var wire 1 X7 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [7 out $end
$var wire 1 Y7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z7 out $end
$var wire 1 #4 in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \7 out $end
$var wire 1 Z7 in1 $end
$var wire 1 Z7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]7 out $end
$var wire 1 [7 in1 $end
$var wire 1 \7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K7 out $end
$var wire 1 ]7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 M7 Out $end
$var wire 1 #4 S $end
$var wire 1 o3 InpA $end
$var wire 1 p3 InpB $end
$var wire 1 ^7 notS $end
$var wire 1 _7 nand1 $end
$var wire 1 `7 nand2 $end
$var wire 1 a7 inputA $end
$var wire 1 b7 inputB $end
$var wire 1 c7 final_not $end

$scope module S_not $end
$var wire 1 ^7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _7 out $end
$var wire 1 ^7 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a7 out $end
$var wire 1 _7 in1 $end
$var wire 1 _7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `7 out $end
$var wire 1 #4 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b7 out $end
$var wire 1 `7 in1 $end
$var wire 1 `7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c7 out $end
$var wire 1 a7 in1 $end
$var wire 1 b7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M7 out $end
$var wire 1 c7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 O7 Out $end
$var wire 1 #4 S $end
$var wire 1 n3 InpA $end
$var wire 1 o3 InpB $end
$var wire 1 d7 notS $end
$var wire 1 e7 nand1 $end
$var wire 1 f7 nand2 $end
$var wire 1 g7 inputA $end
$var wire 1 h7 inputB $end
$var wire 1 i7 final_not $end

$scope module S_not $end
$var wire 1 d7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e7 out $end
$var wire 1 d7 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g7 out $end
$var wire 1 e7 in1 $end
$var wire 1 e7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f7 out $end
$var wire 1 #4 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h7 out $end
$var wire 1 f7 in1 $end
$var wire 1 f7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i7 out $end
$var wire 1 g7 in1 $end
$var wire 1 h7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O7 out $end
$var wire 1 i7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 J7 Out $end
$var wire 1 #4 S $end
$var wire 1 D7 InpA $end
$var wire 1 H7 InpB $end
$var wire 1 j7 notS $end
$var wire 1 k7 nand1 $end
$var wire 1 l7 nand2 $end
$var wire 1 m7 inputA $end
$var wire 1 n7 inputB $end
$var wire 1 o7 final_not $end

$scope module S_not $end
$var wire 1 j7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k7 out $end
$var wire 1 j7 in1 $end
$var wire 1 D7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m7 out $end
$var wire 1 k7 in1 $end
$var wire 1 k7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l7 out $end
$var wire 1 #4 in1 $end
$var wire 1 H7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n7 out $end
$var wire 1 l7 in1 $end
$var wire 1 l7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o7 out $end
$var wire 1 m7 in1 $end
$var wire 1 n7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J7 out $end
$var wire 1 o7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 L7 Out $end
$var wire 1 #4 S $end
$var wire 1 C7 InpA $end
$var wire 1 G7 InpB $end
$var wire 1 p7 notS $end
$var wire 1 q7 nand1 $end
$var wire 1 r7 nand2 $end
$var wire 1 s7 inputA $end
$var wire 1 t7 inputB $end
$var wire 1 u7 final_not $end

$scope module S_not $end
$var wire 1 p7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q7 out $end
$var wire 1 p7 in1 $end
$var wire 1 C7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s7 out $end
$var wire 1 q7 in1 $end
$var wire 1 q7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r7 out $end
$var wire 1 #4 in1 $end
$var wire 1 G7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t7 out $end
$var wire 1 r7 in1 $end
$var wire 1 r7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u7 out $end
$var wire 1 s7 in1 $end
$var wire 1 t7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L7 out $end
$var wire 1 u7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 N7 Out $end
$var wire 1 #4 S $end
$var wire 1 B7 InpA $end
$var wire 1 F7 InpB $end
$var wire 1 v7 notS $end
$var wire 1 w7 nand1 $end
$var wire 1 x7 nand2 $end
$var wire 1 y7 inputA $end
$var wire 1 z7 inputB $end
$var wire 1 {7 final_not $end

$scope module S_not $end
$var wire 1 v7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w7 out $end
$var wire 1 v7 in1 $end
$var wire 1 B7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y7 out $end
$var wire 1 w7 in1 $end
$var wire 1 w7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x7 out $end
$var wire 1 #4 in1 $end
$var wire 1 F7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z7 out $end
$var wire 1 x7 in1 $end
$var wire 1 x7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {7 out $end
$var wire 1 y7 in1 $end
$var wire 1 z7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N7 out $end
$var wire 1 {7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Q7 Out $end
$var wire 1 #4 S $end
$var wire 1 A7 InpA $end
$var wire 1 E7 InpB $end
$var wire 1 |7 notS $end
$var wire 1 }7 nand1 $end
$var wire 1 ~7 nand2 $end
$var wire 1 !8 inputA $end
$var wire 1 "8 inputB $end
$var wire 1 #8 final_not $end

$scope module S_not $end
$var wire 1 |7 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }7 out $end
$var wire 1 |7 in1 $end
$var wire 1 A7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !8 out $end
$var wire 1 }7 in1 $end
$var wire 1 }7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~7 out $end
$var wire 1 #4 in1 $end
$var wire 1 E7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "8 out $end
$var wire 1 ~7 in1 $end
$var wire 1 ~7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #8 out $end
$var wire 1 !8 in1 $end
$var wire 1 "8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q7 out $end
$var wire 1 #8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 }6 Out $end
$var wire 1 @7 S $end
$var wire 1 I7 InpA $end
$var wire 1 J7 InpB $end
$var wire 1 $8 notS $end
$var wire 1 %8 nand1 $end
$var wire 1 &8 nand2 $end
$var wire 1 '8 inputA $end
$var wire 1 (8 inputB $end
$var wire 1 )8 final_not $end

$scope module S_not $end
$var wire 1 $8 out $end
$var wire 1 @7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %8 out $end
$var wire 1 $8 in1 $end
$var wire 1 I7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '8 out $end
$var wire 1 %8 in1 $end
$var wire 1 %8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &8 out $end
$var wire 1 @7 in1 $end
$var wire 1 J7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (8 out $end
$var wire 1 &8 in1 $end
$var wire 1 &8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )8 out $end
$var wire 1 '8 in1 $end
$var wire 1 (8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }6 out $end
$var wire 1 )8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 |6 Out $end
$var wire 1 @7 S $end
$var wire 1 K7 InpA $end
$var wire 1 L7 InpB $end
$var wire 1 *8 notS $end
$var wire 1 +8 nand1 $end
$var wire 1 ,8 nand2 $end
$var wire 1 -8 inputA $end
$var wire 1 .8 inputB $end
$var wire 1 /8 final_not $end

$scope module S_not $end
$var wire 1 *8 out $end
$var wire 1 @7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +8 out $end
$var wire 1 *8 in1 $end
$var wire 1 K7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -8 out $end
$var wire 1 +8 in1 $end
$var wire 1 +8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,8 out $end
$var wire 1 @7 in1 $end
$var wire 1 L7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .8 out $end
$var wire 1 ,8 in1 $end
$var wire 1 ,8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /8 out $end
$var wire 1 -8 in1 $end
$var wire 1 .8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |6 out $end
$var wire 1 /8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 {6 Out $end
$var wire 1 @7 S $end
$var wire 1 M7 InpA $end
$var wire 1 N7 InpB $end
$var wire 1 08 notS $end
$var wire 1 18 nand1 $end
$var wire 1 28 nand2 $end
$var wire 1 38 inputA $end
$var wire 1 48 inputB $end
$var wire 1 58 final_not $end

$scope module S_not $end
$var wire 1 08 out $end
$var wire 1 @7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 18 out $end
$var wire 1 08 in1 $end
$var wire 1 M7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 38 out $end
$var wire 1 18 in1 $end
$var wire 1 18 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 28 out $end
$var wire 1 @7 in1 $end
$var wire 1 N7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 48 out $end
$var wire 1 28 in1 $end
$var wire 1 28 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 58 out $end
$var wire 1 38 in1 $end
$var wire 1 48 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {6 out $end
$var wire 1 58 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 z6 Out $end
$var wire 1 @7 S $end
$var wire 1 O7 InpA $end
$var wire 1 Q7 InpB $end
$var wire 1 68 notS $end
$var wire 1 78 nand1 $end
$var wire 1 88 nand2 $end
$var wire 1 98 inputA $end
$var wire 1 :8 inputB $end
$var wire 1 ;8 final_not $end

$scope module S_not $end
$var wire 1 68 out $end
$var wire 1 @7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 78 out $end
$var wire 1 68 in1 $end
$var wire 1 O7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 98 out $end
$var wire 1 78 in1 $end
$var wire 1 78 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 88 out $end
$var wire 1 @7 in1 $end
$var wire 1 Q7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :8 out $end
$var wire 1 88 in1 $end
$var wire 1 88 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;8 out $end
$var wire 1 98 in1 $end
$var wire 1 :8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z6 out $end
$var wire 1 ;8 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 v6 Out [3] $end
$var wire 1 w6 Out [2] $end
$var wire 1 x6 Out [1] $end
$var wire 1 y6 Out [0] $end
$var wire 1 <8 S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 j3 InpA [3] $end
$var wire 1 k3 InpA [2] $end
$var wire 1 l3 InpA [1] $end
$var wire 1 m3 InpA [0] $end
$var wire 1 k3 InpB [3] $end
$var wire 1 l3 InpB [2] $end
$var wire 1 m3 InpB [1] $end
$var wire 1 n3 InpB [0] $end
$var wire 1 =8 InpC [3] $end
$var wire 1 >8 InpC [2] $end
$var wire 1 ?8 InpC [1] $end
$var wire 1 @8 InpC [0] $end
$var wire 1 A8 InpD [3] $end
$var wire 1 B8 InpD [2] $end
$var wire 1 C8 InpD [1] $end
$var wire 1 D8 InpD [0] $end
$var wire 1 E8 stage1_1_bit0 $end
$var wire 1 F8 stage1_2_bit0 $end
$var wire 1 G8 stage1_1_bit1 $end
$var wire 1 H8 stage1_2_bit1 $end
$var wire 1 I8 stage1_1_bit2 $end
$var wire 1 J8 stage1_2_bit2 $end
$var wire 1 K8 stage1_1_bit3 $end
$var wire 1 L8 stage1_2_bit4 $end
$var wire 1 M8 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 E8 Out $end
$var wire 1 #4 S $end
$var wire 1 m3 InpA $end
$var wire 1 n3 InpB $end
$var wire 1 N8 notS $end
$var wire 1 O8 nand1 $end
$var wire 1 P8 nand2 $end
$var wire 1 Q8 inputA $end
$var wire 1 R8 inputB $end
$var wire 1 S8 final_not $end

$scope module S_not $end
$var wire 1 N8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O8 out $end
$var wire 1 N8 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q8 out $end
$var wire 1 O8 in1 $end
$var wire 1 O8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P8 out $end
$var wire 1 #4 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R8 out $end
$var wire 1 P8 in1 $end
$var wire 1 P8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S8 out $end
$var wire 1 Q8 in1 $end
$var wire 1 R8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E8 out $end
$var wire 1 S8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 G8 Out $end
$var wire 1 #4 S $end
$var wire 1 l3 InpA $end
$var wire 1 m3 InpB $end
$var wire 1 T8 notS $end
$var wire 1 U8 nand1 $end
$var wire 1 V8 nand2 $end
$var wire 1 W8 inputA $end
$var wire 1 X8 inputB $end
$var wire 1 Y8 final_not $end

$scope module S_not $end
$var wire 1 T8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U8 out $end
$var wire 1 T8 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W8 out $end
$var wire 1 U8 in1 $end
$var wire 1 U8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V8 out $end
$var wire 1 #4 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X8 out $end
$var wire 1 V8 in1 $end
$var wire 1 V8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y8 out $end
$var wire 1 W8 in1 $end
$var wire 1 X8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G8 out $end
$var wire 1 Y8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 I8 Out $end
$var wire 1 #4 S $end
$var wire 1 k3 InpA $end
$var wire 1 l3 InpB $end
$var wire 1 Z8 notS $end
$var wire 1 [8 nand1 $end
$var wire 1 \8 nand2 $end
$var wire 1 ]8 inputA $end
$var wire 1 ^8 inputB $end
$var wire 1 _8 final_not $end

$scope module S_not $end
$var wire 1 Z8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [8 out $end
$var wire 1 Z8 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]8 out $end
$var wire 1 [8 in1 $end
$var wire 1 [8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \8 out $end
$var wire 1 #4 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^8 out $end
$var wire 1 \8 in1 $end
$var wire 1 \8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _8 out $end
$var wire 1 ]8 in1 $end
$var wire 1 ^8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I8 out $end
$var wire 1 _8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 K8 Out $end
$var wire 1 #4 S $end
$var wire 1 j3 InpA $end
$var wire 1 k3 InpB $end
$var wire 1 `8 notS $end
$var wire 1 a8 nand1 $end
$var wire 1 b8 nand2 $end
$var wire 1 c8 inputA $end
$var wire 1 d8 inputB $end
$var wire 1 e8 final_not $end

$scope module S_not $end
$var wire 1 `8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a8 out $end
$var wire 1 `8 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c8 out $end
$var wire 1 a8 in1 $end
$var wire 1 a8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b8 out $end
$var wire 1 #4 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d8 out $end
$var wire 1 b8 in1 $end
$var wire 1 b8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e8 out $end
$var wire 1 c8 in1 $end
$var wire 1 d8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K8 out $end
$var wire 1 e8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 F8 Out $end
$var wire 1 #4 S $end
$var wire 1 @8 InpA $end
$var wire 1 D8 InpB $end
$var wire 1 f8 notS $end
$var wire 1 g8 nand1 $end
$var wire 1 h8 nand2 $end
$var wire 1 i8 inputA $end
$var wire 1 j8 inputB $end
$var wire 1 k8 final_not $end

$scope module S_not $end
$var wire 1 f8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g8 out $end
$var wire 1 f8 in1 $end
$var wire 1 @8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i8 out $end
$var wire 1 g8 in1 $end
$var wire 1 g8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h8 out $end
$var wire 1 #4 in1 $end
$var wire 1 D8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j8 out $end
$var wire 1 h8 in1 $end
$var wire 1 h8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k8 out $end
$var wire 1 i8 in1 $end
$var wire 1 j8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F8 out $end
$var wire 1 k8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 H8 Out $end
$var wire 1 #4 S $end
$var wire 1 ?8 InpA $end
$var wire 1 C8 InpB $end
$var wire 1 l8 notS $end
$var wire 1 m8 nand1 $end
$var wire 1 n8 nand2 $end
$var wire 1 o8 inputA $end
$var wire 1 p8 inputB $end
$var wire 1 q8 final_not $end

$scope module S_not $end
$var wire 1 l8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m8 out $end
$var wire 1 l8 in1 $end
$var wire 1 ?8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o8 out $end
$var wire 1 m8 in1 $end
$var wire 1 m8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n8 out $end
$var wire 1 #4 in1 $end
$var wire 1 C8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p8 out $end
$var wire 1 n8 in1 $end
$var wire 1 n8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q8 out $end
$var wire 1 o8 in1 $end
$var wire 1 p8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H8 out $end
$var wire 1 q8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 J8 Out $end
$var wire 1 #4 S $end
$var wire 1 >8 InpA $end
$var wire 1 B8 InpB $end
$var wire 1 r8 notS $end
$var wire 1 s8 nand1 $end
$var wire 1 t8 nand2 $end
$var wire 1 u8 inputA $end
$var wire 1 v8 inputB $end
$var wire 1 w8 final_not $end

$scope module S_not $end
$var wire 1 r8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s8 out $end
$var wire 1 r8 in1 $end
$var wire 1 >8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u8 out $end
$var wire 1 s8 in1 $end
$var wire 1 s8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t8 out $end
$var wire 1 #4 in1 $end
$var wire 1 B8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v8 out $end
$var wire 1 t8 in1 $end
$var wire 1 t8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w8 out $end
$var wire 1 u8 in1 $end
$var wire 1 v8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J8 out $end
$var wire 1 w8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 M8 Out $end
$var wire 1 #4 S $end
$var wire 1 =8 InpA $end
$var wire 1 A8 InpB $end
$var wire 1 x8 notS $end
$var wire 1 y8 nand1 $end
$var wire 1 z8 nand2 $end
$var wire 1 {8 inputA $end
$var wire 1 |8 inputB $end
$var wire 1 }8 final_not $end

$scope module S_not $end
$var wire 1 x8 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y8 out $end
$var wire 1 x8 in1 $end
$var wire 1 =8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {8 out $end
$var wire 1 y8 in1 $end
$var wire 1 y8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z8 out $end
$var wire 1 #4 in1 $end
$var wire 1 A8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |8 out $end
$var wire 1 z8 in1 $end
$var wire 1 z8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }8 out $end
$var wire 1 {8 in1 $end
$var wire 1 |8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M8 out $end
$var wire 1 }8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 y6 Out $end
$var wire 1 <8 S $end
$var wire 1 E8 InpA $end
$var wire 1 F8 InpB $end
$var wire 1 ~8 notS $end
$var wire 1 !9 nand1 $end
$var wire 1 "9 nand2 $end
$var wire 1 #9 inputA $end
$var wire 1 $9 inputB $end
$var wire 1 %9 final_not $end

$scope module S_not $end
$var wire 1 ~8 out $end
$var wire 1 <8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !9 out $end
$var wire 1 ~8 in1 $end
$var wire 1 E8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #9 out $end
$var wire 1 !9 in1 $end
$var wire 1 !9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "9 out $end
$var wire 1 <8 in1 $end
$var wire 1 F8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $9 out $end
$var wire 1 "9 in1 $end
$var wire 1 "9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %9 out $end
$var wire 1 #9 in1 $end
$var wire 1 $9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y6 out $end
$var wire 1 %9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 x6 Out $end
$var wire 1 <8 S $end
$var wire 1 G8 InpA $end
$var wire 1 H8 InpB $end
$var wire 1 &9 notS $end
$var wire 1 '9 nand1 $end
$var wire 1 (9 nand2 $end
$var wire 1 )9 inputA $end
$var wire 1 *9 inputB $end
$var wire 1 +9 final_not $end

$scope module S_not $end
$var wire 1 &9 out $end
$var wire 1 <8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '9 out $end
$var wire 1 &9 in1 $end
$var wire 1 G8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )9 out $end
$var wire 1 '9 in1 $end
$var wire 1 '9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (9 out $end
$var wire 1 <8 in1 $end
$var wire 1 H8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *9 out $end
$var wire 1 (9 in1 $end
$var wire 1 (9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +9 out $end
$var wire 1 )9 in1 $end
$var wire 1 *9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x6 out $end
$var wire 1 +9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 w6 Out $end
$var wire 1 <8 S $end
$var wire 1 I8 InpA $end
$var wire 1 J8 InpB $end
$var wire 1 ,9 notS $end
$var wire 1 -9 nand1 $end
$var wire 1 .9 nand2 $end
$var wire 1 /9 inputA $end
$var wire 1 09 inputB $end
$var wire 1 19 final_not $end

$scope module S_not $end
$var wire 1 ,9 out $end
$var wire 1 <8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -9 out $end
$var wire 1 ,9 in1 $end
$var wire 1 I8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /9 out $end
$var wire 1 -9 in1 $end
$var wire 1 -9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .9 out $end
$var wire 1 <8 in1 $end
$var wire 1 J8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 09 out $end
$var wire 1 .9 in1 $end
$var wire 1 .9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 19 out $end
$var wire 1 /9 in1 $end
$var wire 1 09 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w6 out $end
$var wire 1 19 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 v6 Out $end
$var wire 1 <8 S $end
$var wire 1 K8 InpA $end
$var wire 1 M8 InpB $end
$var wire 1 29 notS $end
$var wire 1 39 nand1 $end
$var wire 1 49 nand2 $end
$var wire 1 59 inputA $end
$var wire 1 69 inputB $end
$var wire 1 79 final_not $end

$scope module S_not $end
$var wire 1 29 out $end
$var wire 1 <8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 39 out $end
$var wire 1 29 in1 $end
$var wire 1 K8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 59 out $end
$var wire 1 39 in1 $end
$var wire 1 39 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 49 out $end
$var wire 1 <8 in1 $end
$var wire 1 M8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 69 out $end
$var wire 1 49 in1 $end
$var wire 1 49 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 79 out $end
$var wire 1 59 in1 $end
$var wire 1 69 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v6 out $end
$var wire 1 79 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 r6 Out [3] $end
$var wire 1 s6 Out [2] $end
$var wire 1 t6 Out [1] $end
$var wire 1 u6 Out [0] $end
$var wire 1 89 S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 f3 InpA [3] $end
$var wire 1 g3 InpA [2] $end
$var wire 1 h3 InpA [1] $end
$var wire 1 i3 InpA [0] $end
$var wire 1 g3 InpB [3] $end
$var wire 1 h3 InpB [2] $end
$var wire 1 i3 InpB [1] $end
$var wire 1 j3 InpB [0] $end
$var wire 1 99 InpC [3] $end
$var wire 1 :9 InpC [2] $end
$var wire 1 ;9 InpC [1] $end
$var wire 1 <9 InpC [0] $end
$var wire 1 =9 InpD [3] $end
$var wire 1 >9 InpD [2] $end
$var wire 1 ?9 InpD [1] $end
$var wire 1 @9 InpD [0] $end
$var wire 1 A9 stage1_1_bit0 $end
$var wire 1 B9 stage1_2_bit0 $end
$var wire 1 C9 stage1_1_bit1 $end
$var wire 1 D9 stage1_2_bit1 $end
$var wire 1 E9 stage1_1_bit2 $end
$var wire 1 F9 stage1_2_bit2 $end
$var wire 1 G9 stage1_1_bit3 $end
$var wire 1 H9 stage1_2_bit4 $end
$var wire 1 I9 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 A9 Out $end
$var wire 1 #4 S $end
$var wire 1 i3 InpA $end
$var wire 1 j3 InpB $end
$var wire 1 J9 notS $end
$var wire 1 K9 nand1 $end
$var wire 1 L9 nand2 $end
$var wire 1 M9 inputA $end
$var wire 1 N9 inputB $end
$var wire 1 O9 final_not $end

$scope module S_not $end
$var wire 1 J9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K9 out $end
$var wire 1 J9 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M9 out $end
$var wire 1 K9 in1 $end
$var wire 1 K9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L9 out $end
$var wire 1 #4 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N9 out $end
$var wire 1 L9 in1 $end
$var wire 1 L9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O9 out $end
$var wire 1 M9 in1 $end
$var wire 1 N9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A9 out $end
$var wire 1 O9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 C9 Out $end
$var wire 1 #4 S $end
$var wire 1 h3 InpA $end
$var wire 1 i3 InpB $end
$var wire 1 P9 notS $end
$var wire 1 Q9 nand1 $end
$var wire 1 R9 nand2 $end
$var wire 1 S9 inputA $end
$var wire 1 T9 inputB $end
$var wire 1 U9 final_not $end

$scope module S_not $end
$var wire 1 P9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q9 out $end
$var wire 1 P9 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S9 out $end
$var wire 1 Q9 in1 $end
$var wire 1 Q9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R9 out $end
$var wire 1 #4 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T9 out $end
$var wire 1 R9 in1 $end
$var wire 1 R9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U9 out $end
$var wire 1 S9 in1 $end
$var wire 1 T9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C9 out $end
$var wire 1 U9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 E9 Out $end
$var wire 1 #4 S $end
$var wire 1 g3 InpA $end
$var wire 1 h3 InpB $end
$var wire 1 V9 notS $end
$var wire 1 W9 nand1 $end
$var wire 1 X9 nand2 $end
$var wire 1 Y9 inputA $end
$var wire 1 Z9 inputB $end
$var wire 1 [9 final_not $end

$scope module S_not $end
$var wire 1 V9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W9 out $end
$var wire 1 V9 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y9 out $end
$var wire 1 W9 in1 $end
$var wire 1 W9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X9 out $end
$var wire 1 #4 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z9 out $end
$var wire 1 X9 in1 $end
$var wire 1 X9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [9 out $end
$var wire 1 Y9 in1 $end
$var wire 1 Z9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E9 out $end
$var wire 1 [9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 G9 Out $end
$var wire 1 #4 S $end
$var wire 1 f3 InpA $end
$var wire 1 g3 InpB $end
$var wire 1 \9 notS $end
$var wire 1 ]9 nand1 $end
$var wire 1 ^9 nand2 $end
$var wire 1 _9 inputA $end
$var wire 1 `9 inputB $end
$var wire 1 a9 final_not $end

$scope module S_not $end
$var wire 1 \9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]9 out $end
$var wire 1 \9 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _9 out $end
$var wire 1 ]9 in1 $end
$var wire 1 ]9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^9 out $end
$var wire 1 #4 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `9 out $end
$var wire 1 ^9 in1 $end
$var wire 1 ^9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a9 out $end
$var wire 1 _9 in1 $end
$var wire 1 `9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G9 out $end
$var wire 1 a9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 B9 Out $end
$var wire 1 #4 S $end
$var wire 1 <9 InpA $end
$var wire 1 @9 InpB $end
$var wire 1 b9 notS $end
$var wire 1 c9 nand1 $end
$var wire 1 d9 nand2 $end
$var wire 1 e9 inputA $end
$var wire 1 f9 inputB $end
$var wire 1 g9 final_not $end

$scope module S_not $end
$var wire 1 b9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c9 out $end
$var wire 1 b9 in1 $end
$var wire 1 <9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e9 out $end
$var wire 1 c9 in1 $end
$var wire 1 c9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d9 out $end
$var wire 1 #4 in1 $end
$var wire 1 @9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f9 out $end
$var wire 1 d9 in1 $end
$var wire 1 d9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g9 out $end
$var wire 1 e9 in1 $end
$var wire 1 f9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B9 out $end
$var wire 1 g9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 D9 Out $end
$var wire 1 #4 S $end
$var wire 1 ;9 InpA $end
$var wire 1 ?9 InpB $end
$var wire 1 h9 notS $end
$var wire 1 i9 nand1 $end
$var wire 1 j9 nand2 $end
$var wire 1 k9 inputA $end
$var wire 1 l9 inputB $end
$var wire 1 m9 final_not $end

$scope module S_not $end
$var wire 1 h9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i9 out $end
$var wire 1 h9 in1 $end
$var wire 1 ;9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k9 out $end
$var wire 1 i9 in1 $end
$var wire 1 i9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j9 out $end
$var wire 1 #4 in1 $end
$var wire 1 ?9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l9 out $end
$var wire 1 j9 in1 $end
$var wire 1 j9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m9 out $end
$var wire 1 k9 in1 $end
$var wire 1 l9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D9 out $end
$var wire 1 m9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 F9 Out $end
$var wire 1 #4 S $end
$var wire 1 :9 InpA $end
$var wire 1 >9 InpB $end
$var wire 1 n9 notS $end
$var wire 1 o9 nand1 $end
$var wire 1 p9 nand2 $end
$var wire 1 q9 inputA $end
$var wire 1 r9 inputB $end
$var wire 1 s9 final_not $end

$scope module S_not $end
$var wire 1 n9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o9 out $end
$var wire 1 n9 in1 $end
$var wire 1 :9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q9 out $end
$var wire 1 o9 in1 $end
$var wire 1 o9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p9 out $end
$var wire 1 #4 in1 $end
$var wire 1 >9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r9 out $end
$var wire 1 p9 in1 $end
$var wire 1 p9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s9 out $end
$var wire 1 q9 in1 $end
$var wire 1 r9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F9 out $end
$var wire 1 s9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 I9 Out $end
$var wire 1 #4 S $end
$var wire 1 99 InpA $end
$var wire 1 =9 InpB $end
$var wire 1 t9 notS $end
$var wire 1 u9 nand1 $end
$var wire 1 v9 nand2 $end
$var wire 1 w9 inputA $end
$var wire 1 x9 inputB $end
$var wire 1 y9 final_not $end

$scope module S_not $end
$var wire 1 t9 out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u9 out $end
$var wire 1 t9 in1 $end
$var wire 1 99 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w9 out $end
$var wire 1 u9 in1 $end
$var wire 1 u9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v9 out $end
$var wire 1 #4 in1 $end
$var wire 1 =9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x9 out $end
$var wire 1 v9 in1 $end
$var wire 1 v9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y9 out $end
$var wire 1 w9 in1 $end
$var wire 1 x9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I9 out $end
$var wire 1 y9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 u6 Out $end
$var wire 1 89 S $end
$var wire 1 A9 InpA $end
$var wire 1 B9 InpB $end
$var wire 1 z9 notS $end
$var wire 1 {9 nand1 $end
$var wire 1 |9 nand2 $end
$var wire 1 }9 inputA $end
$var wire 1 ~9 inputB $end
$var wire 1 !: final_not $end

$scope module S_not $end
$var wire 1 z9 out $end
$var wire 1 89 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {9 out $end
$var wire 1 z9 in1 $end
$var wire 1 A9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }9 out $end
$var wire 1 {9 in1 $end
$var wire 1 {9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |9 out $end
$var wire 1 89 in1 $end
$var wire 1 B9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~9 out $end
$var wire 1 |9 in1 $end
$var wire 1 |9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !: out $end
$var wire 1 }9 in1 $end
$var wire 1 ~9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u6 out $end
$var wire 1 !: in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 t6 Out $end
$var wire 1 89 S $end
$var wire 1 C9 InpA $end
$var wire 1 D9 InpB $end
$var wire 1 ": notS $end
$var wire 1 #: nand1 $end
$var wire 1 $: nand2 $end
$var wire 1 %: inputA $end
$var wire 1 &: inputB $end
$var wire 1 ': final_not $end

$scope module S_not $end
$var wire 1 ": out $end
$var wire 1 89 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #: out $end
$var wire 1 ": in1 $end
$var wire 1 C9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %: out $end
$var wire 1 #: in1 $end
$var wire 1 #: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $: out $end
$var wire 1 89 in1 $end
$var wire 1 D9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &: out $end
$var wire 1 $: in1 $end
$var wire 1 $: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ': out $end
$var wire 1 %: in1 $end
$var wire 1 &: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t6 out $end
$var wire 1 ': in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 s6 Out $end
$var wire 1 89 S $end
$var wire 1 E9 InpA $end
$var wire 1 F9 InpB $end
$var wire 1 (: notS $end
$var wire 1 ): nand1 $end
$var wire 1 *: nand2 $end
$var wire 1 +: inputA $end
$var wire 1 ,: inputB $end
$var wire 1 -: final_not $end

$scope module S_not $end
$var wire 1 (: out $end
$var wire 1 89 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ): out $end
$var wire 1 (: in1 $end
$var wire 1 E9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +: out $end
$var wire 1 ): in1 $end
$var wire 1 ): in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *: out $end
$var wire 1 89 in1 $end
$var wire 1 F9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,: out $end
$var wire 1 *: in1 $end
$var wire 1 *: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -: out $end
$var wire 1 +: in1 $end
$var wire 1 ,: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s6 out $end
$var wire 1 -: in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 r6 Out $end
$var wire 1 89 S $end
$var wire 1 G9 InpA $end
$var wire 1 I9 InpB $end
$var wire 1 .: notS $end
$var wire 1 /: nand1 $end
$var wire 1 0: nand2 $end
$var wire 1 1: inputA $end
$var wire 1 2: inputB $end
$var wire 1 3: final_not $end

$scope module S_not $end
$var wire 1 .: out $end
$var wire 1 89 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /: out $end
$var wire 1 .: in1 $end
$var wire 1 G9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1: out $end
$var wire 1 /: in1 $end
$var wire 1 /: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0: out $end
$var wire 1 89 in1 $end
$var wire 1 I9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2: out $end
$var wire 1 0: in1 $end
$var wire 1 0: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3: out $end
$var wire 1 1: in1 $end
$var wire 1 2: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r6 out $end
$var wire 1 3: in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 n6 Out [3] $end
$var wire 1 o6 Out [2] $end
$var wire 1 p6 Out [1] $end
$var wire 1 q6 Out [0] $end
$var wire 1 4: S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 b3 InpA [3] $end
$var wire 1 c3 InpA [2] $end
$var wire 1 d3 InpA [1] $end
$var wire 1 e3 InpA [0] $end
$var wire 1 c3 InpB [3] $end
$var wire 1 d3 InpB [2] $end
$var wire 1 e3 InpB [1] $end
$var wire 1 f3 InpB [0] $end
$var wire 1 5: InpC [3] $end
$var wire 1 6: InpC [2] $end
$var wire 1 7: InpC [1] $end
$var wire 1 8: InpC [0] $end
$var wire 1 9: InpD [3] $end
$var wire 1 :: InpD [2] $end
$var wire 1 ;: InpD [1] $end
$var wire 1 <: InpD [0] $end
$var wire 1 =: stage1_1_bit0 $end
$var wire 1 >: stage1_2_bit0 $end
$var wire 1 ?: stage1_1_bit1 $end
$var wire 1 @: stage1_2_bit1 $end
$var wire 1 A: stage1_1_bit2 $end
$var wire 1 B: stage1_2_bit2 $end
$var wire 1 C: stage1_1_bit3 $end
$var wire 1 D: stage1_2_bit4 $end
$var wire 1 E: stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 =: Out $end
$var wire 1 #4 S $end
$var wire 1 e3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 F: notS $end
$var wire 1 G: nand1 $end
$var wire 1 H: nand2 $end
$var wire 1 I: inputA $end
$var wire 1 J: inputB $end
$var wire 1 K: final_not $end

$scope module S_not $end
$var wire 1 F: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G: out $end
$var wire 1 F: in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I: out $end
$var wire 1 G: in1 $end
$var wire 1 G: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H: out $end
$var wire 1 #4 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J: out $end
$var wire 1 H: in1 $end
$var wire 1 H: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K: out $end
$var wire 1 I: in1 $end
$var wire 1 J: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =: out $end
$var wire 1 K: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ?: Out $end
$var wire 1 #4 S $end
$var wire 1 d3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 L: notS $end
$var wire 1 M: nand1 $end
$var wire 1 N: nand2 $end
$var wire 1 O: inputA $end
$var wire 1 P: inputB $end
$var wire 1 Q: final_not $end

$scope module S_not $end
$var wire 1 L: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M: out $end
$var wire 1 L: in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O: out $end
$var wire 1 M: in1 $end
$var wire 1 M: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N: out $end
$var wire 1 #4 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P: out $end
$var wire 1 N: in1 $end
$var wire 1 N: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q: out $end
$var wire 1 O: in1 $end
$var wire 1 P: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?: out $end
$var wire 1 Q: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 A: Out $end
$var wire 1 #4 S $end
$var wire 1 c3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 R: notS $end
$var wire 1 S: nand1 $end
$var wire 1 T: nand2 $end
$var wire 1 U: inputA $end
$var wire 1 V: inputB $end
$var wire 1 W: final_not $end

$scope module S_not $end
$var wire 1 R: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S: out $end
$var wire 1 R: in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U: out $end
$var wire 1 S: in1 $end
$var wire 1 S: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T: out $end
$var wire 1 #4 in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V: out $end
$var wire 1 T: in1 $end
$var wire 1 T: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W: out $end
$var wire 1 U: in1 $end
$var wire 1 V: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A: out $end
$var wire 1 W: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 C: Out $end
$var wire 1 #4 S $end
$var wire 1 b3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 X: notS $end
$var wire 1 Y: nand1 $end
$var wire 1 Z: nand2 $end
$var wire 1 [: inputA $end
$var wire 1 \: inputB $end
$var wire 1 ]: final_not $end

$scope module S_not $end
$var wire 1 X: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y: out $end
$var wire 1 X: in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [: out $end
$var wire 1 Y: in1 $end
$var wire 1 Y: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z: out $end
$var wire 1 #4 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \: out $end
$var wire 1 Z: in1 $end
$var wire 1 Z: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]: out $end
$var wire 1 [: in1 $end
$var wire 1 \: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C: out $end
$var wire 1 ]: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 >: Out $end
$var wire 1 #4 S $end
$var wire 1 8: InpA $end
$var wire 1 <: InpB $end
$var wire 1 ^: notS $end
$var wire 1 _: nand1 $end
$var wire 1 `: nand2 $end
$var wire 1 a: inputA $end
$var wire 1 b: inputB $end
$var wire 1 c: final_not $end

$scope module S_not $end
$var wire 1 ^: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _: out $end
$var wire 1 ^: in1 $end
$var wire 1 8: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a: out $end
$var wire 1 _: in1 $end
$var wire 1 _: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `: out $end
$var wire 1 #4 in1 $end
$var wire 1 <: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b: out $end
$var wire 1 `: in1 $end
$var wire 1 `: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c: out $end
$var wire 1 a: in1 $end
$var wire 1 b: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >: out $end
$var wire 1 c: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 @: Out $end
$var wire 1 #4 S $end
$var wire 1 7: InpA $end
$var wire 1 ;: InpB $end
$var wire 1 d: notS $end
$var wire 1 e: nand1 $end
$var wire 1 f: nand2 $end
$var wire 1 g: inputA $end
$var wire 1 h: inputB $end
$var wire 1 i: final_not $end

$scope module S_not $end
$var wire 1 d: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e: out $end
$var wire 1 d: in1 $end
$var wire 1 7: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g: out $end
$var wire 1 e: in1 $end
$var wire 1 e: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f: out $end
$var wire 1 #4 in1 $end
$var wire 1 ;: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h: out $end
$var wire 1 f: in1 $end
$var wire 1 f: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i: out $end
$var wire 1 g: in1 $end
$var wire 1 h: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @: out $end
$var wire 1 i: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 B: Out $end
$var wire 1 #4 S $end
$var wire 1 6: InpA $end
$var wire 1 :: InpB $end
$var wire 1 j: notS $end
$var wire 1 k: nand1 $end
$var wire 1 l: nand2 $end
$var wire 1 m: inputA $end
$var wire 1 n: inputB $end
$var wire 1 o: final_not $end

$scope module S_not $end
$var wire 1 j: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k: out $end
$var wire 1 j: in1 $end
$var wire 1 6: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m: out $end
$var wire 1 k: in1 $end
$var wire 1 k: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l: out $end
$var wire 1 #4 in1 $end
$var wire 1 :: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n: out $end
$var wire 1 l: in1 $end
$var wire 1 l: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o: out $end
$var wire 1 m: in1 $end
$var wire 1 n: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B: out $end
$var wire 1 o: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 E: Out $end
$var wire 1 #4 S $end
$var wire 1 5: InpA $end
$var wire 1 9: InpB $end
$var wire 1 p: notS $end
$var wire 1 q: nand1 $end
$var wire 1 r: nand2 $end
$var wire 1 s: inputA $end
$var wire 1 t: inputB $end
$var wire 1 u: final_not $end

$scope module S_not $end
$var wire 1 p: out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q: out $end
$var wire 1 p: in1 $end
$var wire 1 5: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s: out $end
$var wire 1 q: in1 $end
$var wire 1 q: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r: out $end
$var wire 1 #4 in1 $end
$var wire 1 9: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t: out $end
$var wire 1 r: in1 $end
$var wire 1 r: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u: out $end
$var wire 1 s: in1 $end
$var wire 1 t: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E: out $end
$var wire 1 u: in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 q6 Out $end
$var wire 1 4: S $end
$var wire 1 =: InpA $end
$var wire 1 >: InpB $end
$var wire 1 v: notS $end
$var wire 1 w: nand1 $end
$var wire 1 x: nand2 $end
$var wire 1 y: inputA $end
$var wire 1 z: inputB $end
$var wire 1 {: final_not $end

$scope module S_not $end
$var wire 1 v: out $end
$var wire 1 4: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w: out $end
$var wire 1 v: in1 $end
$var wire 1 =: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y: out $end
$var wire 1 w: in1 $end
$var wire 1 w: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x: out $end
$var wire 1 4: in1 $end
$var wire 1 >: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z: out $end
$var wire 1 x: in1 $end
$var wire 1 x: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {: out $end
$var wire 1 y: in1 $end
$var wire 1 z: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q6 out $end
$var wire 1 {: in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 p6 Out $end
$var wire 1 4: S $end
$var wire 1 ?: InpA $end
$var wire 1 @: InpB $end
$var wire 1 |: notS $end
$var wire 1 }: nand1 $end
$var wire 1 ~: nand2 $end
$var wire 1 !; inputA $end
$var wire 1 "; inputB $end
$var wire 1 #; final_not $end

$scope module S_not $end
$var wire 1 |: out $end
$var wire 1 4: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }: out $end
$var wire 1 |: in1 $end
$var wire 1 ?: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !; out $end
$var wire 1 }: in1 $end
$var wire 1 }: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~: out $end
$var wire 1 4: in1 $end
$var wire 1 @: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "; out $end
$var wire 1 ~: in1 $end
$var wire 1 ~: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #; out $end
$var wire 1 !; in1 $end
$var wire 1 "; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p6 out $end
$var wire 1 #; in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 o6 Out $end
$var wire 1 4: S $end
$var wire 1 A: InpA $end
$var wire 1 B: InpB $end
$var wire 1 $; notS $end
$var wire 1 %; nand1 $end
$var wire 1 &; nand2 $end
$var wire 1 '; inputA $end
$var wire 1 (; inputB $end
$var wire 1 ); final_not $end

$scope module S_not $end
$var wire 1 $; out $end
$var wire 1 4: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %; out $end
$var wire 1 $; in1 $end
$var wire 1 A: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '; out $end
$var wire 1 %; in1 $end
$var wire 1 %; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &; out $end
$var wire 1 4: in1 $end
$var wire 1 B: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (; out $end
$var wire 1 &; in1 $end
$var wire 1 &; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ); out $end
$var wire 1 '; in1 $end
$var wire 1 (; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o6 out $end
$var wire 1 ); in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 n6 Out $end
$var wire 1 4: S $end
$var wire 1 C: InpA $end
$var wire 1 E: InpB $end
$var wire 1 *; notS $end
$var wire 1 +; nand1 $end
$var wire 1 ,; nand2 $end
$var wire 1 -; inputA $end
$var wire 1 .; inputB $end
$var wire 1 /; final_not $end

$scope module S_not $end
$var wire 1 *; out $end
$var wire 1 4: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +; out $end
$var wire 1 *; in1 $end
$var wire 1 C: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -; out $end
$var wire 1 +; in1 $end
$var wire 1 +; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,; out $end
$var wire 1 4: in1 $end
$var wire 1 E: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .; out $end
$var wire 1 ,; in1 $end
$var wire 1 ,; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /; out $end
$var wire 1 -; in1 $end
$var wire 1 .; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n6 out $end
$var wire 1 /; in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 ,7 Out [3] $end
$var wire 1 -7 Out [2] $end
$var wire 1 .7 Out [1] $end
$var wire 1 /7 Out [0] $end
$var wire 1 0; S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 z6 InpA [3] $end
$var wire 1 {6 InpA [2] $end
$var wire 1 |6 InpA [1] $end
$var wire 1 }6 InpA [0] $end
$var wire 1 |6 InpB [3] $end
$var wire 1 }6 InpB [2] $end
$var wire 1 n6 InpB [1] $end
$var wire 1 o6 InpB [0] $end
$var wire 1 1; InpC [3] $end
$var wire 1 2; InpC [2] $end
$var wire 1 3; InpC [1] $end
$var wire 1 4; InpC [0] $end
$var wire 1 5; InpD [3] $end
$var wire 1 6; InpD [2] $end
$var wire 1 7; InpD [1] $end
$var wire 1 8; InpD [0] $end
$var wire 1 9; stage1_1_bit0 $end
$var wire 1 :; stage1_2_bit0 $end
$var wire 1 ;; stage1_1_bit1 $end
$var wire 1 <; stage1_2_bit1 $end
$var wire 1 =; stage1_1_bit2 $end
$var wire 1 >; stage1_2_bit2 $end
$var wire 1 ?; stage1_1_bit3 $end
$var wire 1 @; stage1_2_bit4 $end
$var wire 1 A; stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 9; Out $end
$var wire 1 "4 S $end
$var wire 1 }6 InpA $end
$var wire 1 o6 InpB $end
$var wire 1 B; notS $end
$var wire 1 C; nand1 $end
$var wire 1 D; nand2 $end
$var wire 1 E; inputA $end
$var wire 1 F; inputB $end
$var wire 1 G; final_not $end

$scope module S_not $end
$var wire 1 B; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C; out $end
$var wire 1 B; in1 $end
$var wire 1 }6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E; out $end
$var wire 1 C; in1 $end
$var wire 1 C; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D; out $end
$var wire 1 "4 in1 $end
$var wire 1 o6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F; out $end
$var wire 1 D; in1 $end
$var wire 1 D; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G; out $end
$var wire 1 E; in1 $end
$var wire 1 F; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9; out $end
$var wire 1 G; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ;; Out $end
$var wire 1 "4 S $end
$var wire 1 |6 InpA $end
$var wire 1 n6 InpB $end
$var wire 1 H; notS $end
$var wire 1 I; nand1 $end
$var wire 1 J; nand2 $end
$var wire 1 K; inputA $end
$var wire 1 L; inputB $end
$var wire 1 M; final_not $end

$scope module S_not $end
$var wire 1 H; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I; out $end
$var wire 1 H; in1 $end
$var wire 1 |6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K; out $end
$var wire 1 I; in1 $end
$var wire 1 I; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J; out $end
$var wire 1 "4 in1 $end
$var wire 1 n6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L; out $end
$var wire 1 J; in1 $end
$var wire 1 J; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M; out $end
$var wire 1 K; in1 $end
$var wire 1 L; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;; out $end
$var wire 1 M; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 =; Out $end
$var wire 1 "4 S $end
$var wire 1 {6 InpA $end
$var wire 1 }6 InpB $end
$var wire 1 N; notS $end
$var wire 1 O; nand1 $end
$var wire 1 P; nand2 $end
$var wire 1 Q; inputA $end
$var wire 1 R; inputB $end
$var wire 1 S; final_not $end

$scope module S_not $end
$var wire 1 N; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O; out $end
$var wire 1 N; in1 $end
$var wire 1 {6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q; out $end
$var wire 1 O; in1 $end
$var wire 1 O; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P; out $end
$var wire 1 "4 in1 $end
$var wire 1 }6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R; out $end
$var wire 1 P; in1 $end
$var wire 1 P; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S; out $end
$var wire 1 Q; in1 $end
$var wire 1 R; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =; out $end
$var wire 1 S; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ?; Out $end
$var wire 1 "4 S $end
$var wire 1 z6 InpA $end
$var wire 1 |6 InpB $end
$var wire 1 T; notS $end
$var wire 1 U; nand1 $end
$var wire 1 V; nand2 $end
$var wire 1 W; inputA $end
$var wire 1 X; inputB $end
$var wire 1 Y; final_not $end

$scope module S_not $end
$var wire 1 T; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U; out $end
$var wire 1 T; in1 $end
$var wire 1 z6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W; out $end
$var wire 1 U; in1 $end
$var wire 1 U; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V; out $end
$var wire 1 "4 in1 $end
$var wire 1 |6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X; out $end
$var wire 1 V; in1 $end
$var wire 1 V; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y; out $end
$var wire 1 W; in1 $end
$var wire 1 X; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?; out $end
$var wire 1 Y; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 :; Out $end
$var wire 1 "4 S $end
$var wire 1 4; InpA $end
$var wire 1 8; InpB $end
$var wire 1 Z; notS $end
$var wire 1 [; nand1 $end
$var wire 1 \; nand2 $end
$var wire 1 ]; inputA $end
$var wire 1 ^; inputB $end
$var wire 1 _; final_not $end

$scope module S_not $end
$var wire 1 Z; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [; out $end
$var wire 1 Z; in1 $end
$var wire 1 4; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]; out $end
$var wire 1 [; in1 $end
$var wire 1 [; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \; out $end
$var wire 1 "4 in1 $end
$var wire 1 8; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^; out $end
$var wire 1 \; in1 $end
$var wire 1 \; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _; out $end
$var wire 1 ]; in1 $end
$var wire 1 ^; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :; out $end
$var wire 1 _; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 <; Out $end
$var wire 1 "4 S $end
$var wire 1 3; InpA $end
$var wire 1 7; InpB $end
$var wire 1 `; notS $end
$var wire 1 a; nand1 $end
$var wire 1 b; nand2 $end
$var wire 1 c; inputA $end
$var wire 1 d; inputB $end
$var wire 1 e; final_not $end

$scope module S_not $end
$var wire 1 `; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a; out $end
$var wire 1 `; in1 $end
$var wire 1 3; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c; out $end
$var wire 1 a; in1 $end
$var wire 1 a; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b; out $end
$var wire 1 "4 in1 $end
$var wire 1 7; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d; out $end
$var wire 1 b; in1 $end
$var wire 1 b; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e; out $end
$var wire 1 c; in1 $end
$var wire 1 d; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <; out $end
$var wire 1 e; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 >; Out $end
$var wire 1 "4 S $end
$var wire 1 2; InpA $end
$var wire 1 6; InpB $end
$var wire 1 f; notS $end
$var wire 1 g; nand1 $end
$var wire 1 h; nand2 $end
$var wire 1 i; inputA $end
$var wire 1 j; inputB $end
$var wire 1 k; final_not $end

$scope module S_not $end
$var wire 1 f; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g; out $end
$var wire 1 f; in1 $end
$var wire 1 2; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i; out $end
$var wire 1 g; in1 $end
$var wire 1 g; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h; out $end
$var wire 1 "4 in1 $end
$var wire 1 6; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j; out $end
$var wire 1 h; in1 $end
$var wire 1 h; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k; out $end
$var wire 1 i; in1 $end
$var wire 1 j; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >; out $end
$var wire 1 k; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 A; Out $end
$var wire 1 "4 S $end
$var wire 1 1; InpA $end
$var wire 1 5; InpB $end
$var wire 1 l; notS $end
$var wire 1 m; nand1 $end
$var wire 1 n; nand2 $end
$var wire 1 o; inputA $end
$var wire 1 p; inputB $end
$var wire 1 q; final_not $end

$scope module S_not $end
$var wire 1 l; out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m; out $end
$var wire 1 l; in1 $end
$var wire 1 1; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o; out $end
$var wire 1 m; in1 $end
$var wire 1 m; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n; out $end
$var wire 1 "4 in1 $end
$var wire 1 5; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p; out $end
$var wire 1 n; in1 $end
$var wire 1 n; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q; out $end
$var wire 1 o; in1 $end
$var wire 1 p; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A; out $end
$var wire 1 q; in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 /7 Out $end
$var wire 1 0; S $end
$var wire 1 9; InpA $end
$var wire 1 :; InpB $end
$var wire 1 r; notS $end
$var wire 1 s; nand1 $end
$var wire 1 t; nand2 $end
$var wire 1 u; inputA $end
$var wire 1 v; inputB $end
$var wire 1 w; final_not $end

$scope module S_not $end
$var wire 1 r; out $end
$var wire 1 0; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s; out $end
$var wire 1 r; in1 $end
$var wire 1 9; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u; out $end
$var wire 1 s; in1 $end
$var wire 1 s; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t; out $end
$var wire 1 0; in1 $end
$var wire 1 :; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v; out $end
$var wire 1 t; in1 $end
$var wire 1 t; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w; out $end
$var wire 1 u; in1 $end
$var wire 1 v; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /7 out $end
$var wire 1 w; in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 .7 Out $end
$var wire 1 0; S $end
$var wire 1 ;; InpA $end
$var wire 1 <; InpB $end
$var wire 1 x; notS $end
$var wire 1 y; nand1 $end
$var wire 1 z; nand2 $end
$var wire 1 {; inputA $end
$var wire 1 |; inputB $end
$var wire 1 }; final_not $end

$scope module S_not $end
$var wire 1 x; out $end
$var wire 1 0; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y; out $end
$var wire 1 x; in1 $end
$var wire 1 ;; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {; out $end
$var wire 1 y; in1 $end
$var wire 1 y; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z; out $end
$var wire 1 0; in1 $end
$var wire 1 <; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |; out $end
$var wire 1 z; in1 $end
$var wire 1 z; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }; out $end
$var wire 1 {; in1 $end
$var wire 1 |; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .7 out $end
$var wire 1 }; in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 -7 Out $end
$var wire 1 0; S $end
$var wire 1 =; InpA $end
$var wire 1 >; InpB $end
$var wire 1 ~; notS $end
$var wire 1 !< nand1 $end
$var wire 1 "< nand2 $end
$var wire 1 #< inputA $end
$var wire 1 $< inputB $end
$var wire 1 %< final_not $end

$scope module S_not $end
$var wire 1 ~; out $end
$var wire 1 0; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !< out $end
$var wire 1 ~; in1 $end
$var wire 1 =; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #< out $end
$var wire 1 !< in1 $end
$var wire 1 !< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "< out $end
$var wire 1 0; in1 $end
$var wire 1 >; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $< out $end
$var wire 1 "< in1 $end
$var wire 1 "< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %< out $end
$var wire 1 #< in1 $end
$var wire 1 $< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -7 out $end
$var wire 1 %< in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ,7 Out $end
$var wire 1 0; S $end
$var wire 1 ?; InpA $end
$var wire 1 A; InpB $end
$var wire 1 &< notS $end
$var wire 1 '< nand1 $end
$var wire 1 (< nand2 $end
$var wire 1 )< inputA $end
$var wire 1 *< inputB $end
$var wire 1 +< final_not $end

$scope module S_not $end
$var wire 1 &< out $end
$var wire 1 0; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '< out $end
$var wire 1 &< in1 $end
$var wire 1 ?; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )< out $end
$var wire 1 '< in1 $end
$var wire 1 '< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (< out $end
$var wire 1 0; in1 $end
$var wire 1 A; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *< out $end
$var wire 1 (< in1 $end
$var wire 1 (< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +< out $end
$var wire 1 )< in1 $end
$var wire 1 *< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,7 out $end
$var wire 1 +< in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 (7 Out [3] $end
$var wire 1 )7 Out [2] $end
$var wire 1 *7 Out [1] $end
$var wire 1 +7 Out [0] $end
$var wire 1 ,< S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 v6 InpA [3] $end
$var wire 1 w6 InpA [2] $end
$var wire 1 x6 InpA [1] $end
$var wire 1 y6 InpA [0] $end
$var wire 1 x6 InpB [3] $end
$var wire 1 y6 InpB [2] $end
$var wire 1 z6 InpB [1] $end
$var wire 1 {6 InpB [0] $end
$var wire 1 -< InpC [3] $end
$var wire 1 .< InpC [2] $end
$var wire 1 /< InpC [1] $end
$var wire 1 0< InpC [0] $end
$var wire 1 1< InpD [3] $end
$var wire 1 2< InpD [2] $end
$var wire 1 3< InpD [1] $end
$var wire 1 4< InpD [0] $end
$var wire 1 5< stage1_1_bit0 $end
$var wire 1 6< stage1_2_bit0 $end
$var wire 1 7< stage1_1_bit1 $end
$var wire 1 8< stage1_2_bit1 $end
$var wire 1 9< stage1_1_bit2 $end
$var wire 1 :< stage1_2_bit2 $end
$var wire 1 ;< stage1_1_bit3 $end
$var wire 1 << stage1_2_bit4 $end
$var wire 1 =< stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 5< Out $end
$var wire 1 "4 S $end
$var wire 1 y6 InpA $end
$var wire 1 {6 InpB $end
$var wire 1 >< notS $end
$var wire 1 ?< nand1 $end
$var wire 1 @< nand2 $end
$var wire 1 A< inputA $end
$var wire 1 B< inputB $end
$var wire 1 C< final_not $end

$scope module S_not $end
$var wire 1 >< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?< out $end
$var wire 1 >< in1 $end
$var wire 1 y6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A< out $end
$var wire 1 ?< in1 $end
$var wire 1 ?< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @< out $end
$var wire 1 "4 in1 $end
$var wire 1 {6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B< out $end
$var wire 1 @< in1 $end
$var wire 1 @< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C< out $end
$var wire 1 A< in1 $end
$var wire 1 B< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5< out $end
$var wire 1 C< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 7< Out $end
$var wire 1 "4 S $end
$var wire 1 x6 InpA $end
$var wire 1 z6 InpB $end
$var wire 1 D< notS $end
$var wire 1 E< nand1 $end
$var wire 1 F< nand2 $end
$var wire 1 G< inputA $end
$var wire 1 H< inputB $end
$var wire 1 I< final_not $end

$scope module S_not $end
$var wire 1 D< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E< out $end
$var wire 1 D< in1 $end
$var wire 1 x6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G< out $end
$var wire 1 E< in1 $end
$var wire 1 E< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F< out $end
$var wire 1 "4 in1 $end
$var wire 1 z6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H< out $end
$var wire 1 F< in1 $end
$var wire 1 F< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I< out $end
$var wire 1 G< in1 $end
$var wire 1 H< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7< out $end
$var wire 1 I< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 9< Out $end
$var wire 1 "4 S $end
$var wire 1 w6 InpA $end
$var wire 1 y6 InpB $end
$var wire 1 J< notS $end
$var wire 1 K< nand1 $end
$var wire 1 L< nand2 $end
$var wire 1 M< inputA $end
$var wire 1 N< inputB $end
$var wire 1 O< final_not $end

$scope module S_not $end
$var wire 1 J< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K< out $end
$var wire 1 J< in1 $end
$var wire 1 w6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M< out $end
$var wire 1 K< in1 $end
$var wire 1 K< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L< out $end
$var wire 1 "4 in1 $end
$var wire 1 y6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N< out $end
$var wire 1 L< in1 $end
$var wire 1 L< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O< out $end
$var wire 1 M< in1 $end
$var wire 1 N< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9< out $end
$var wire 1 O< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ;< Out $end
$var wire 1 "4 S $end
$var wire 1 v6 InpA $end
$var wire 1 x6 InpB $end
$var wire 1 P< notS $end
$var wire 1 Q< nand1 $end
$var wire 1 R< nand2 $end
$var wire 1 S< inputA $end
$var wire 1 T< inputB $end
$var wire 1 U< final_not $end

$scope module S_not $end
$var wire 1 P< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q< out $end
$var wire 1 P< in1 $end
$var wire 1 v6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S< out $end
$var wire 1 Q< in1 $end
$var wire 1 Q< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R< out $end
$var wire 1 "4 in1 $end
$var wire 1 x6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T< out $end
$var wire 1 R< in1 $end
$var wire 1 R< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U< out $end
$var wire 1 S< in1 $end
$var wire 1 T< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;< out $end
$var wire 1 U< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 6< Out $end
$var wire 1 "4 S $end
$var wire 1 0< InpA $end
$var wire 1 4< InpB $end
$var wire 1 V< notS $end
$var wire 1 W< nand1 $end
$var wire 1 X< nand2 $end
$var wire 1 Y< inputA $end
$var wire 1 Z< inputB $end
$var wire 1 [< final_not $end

$scope module S_not $end
$var wire 1 V< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W< out $end
$var wire 1 V< in1 $end
$var wire 1 0< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y< out $end
$var wire 1 W< in1 $end
$var wire 1 W< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X< out $end
$var wire 1 "4 in1 $end
$var wire 1 4< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z< out $end
$var wire 1 X< in1 $end
$var wire 1 X< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [< out $end
$var wire 1 Y< in1 $end
$var wire 1 Z< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6< out $end
$var wire 1 [< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 8< Out $end
$var wire 1 "4 S $end
$var wire 1 /< InpA $end
$var wire 1 3< InpB $end
$var wire 1 \< notS $end
$var wire 1 ]< nand1 $end
$var wire 1 ^< nand2 $end
$var wire 1 _< inputA $end
$var wire 1 `< inputB $end
$var wire 1 a< final_not $end

$scope module S_not $end
$var wire 1 \< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]< out $end
$var wire 1 \< in1 $end
$var wire 1 /< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _< out $end
$var wire 1 ]< in1 $end
$var wire 1 ]< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^< out $end
$var wire 1 "4 in1 $end
$var wire 1 3< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `< out $end
$var wire 1 ^< in1 $end
$var wire 1 ^< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a< out $end
$var wire 1 _< in1 $end
$var wire 1 `< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8< out $end
$var wire 1 a< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 :< Out $end
$var wire 1 "4 S $end
$var wire 1 .< InpA $end
$var wire 1 2< InpB $end
$var wire 1 b< notS $end
$var wire 1 c< nand1 $end
$var wire 1 d< nand2 $end
$var wire 1 e< inputA $end
$var wire 1 f< inputB $end
$var wire 1 g< final_not $end

$scope module S_not $end
$var wire 1 b< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c< out $end
$var wire 1 b< in1 $end
$var wire 1 .< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e< out $end
$var wire 1 c< in1 $end
$var wire 1 c< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d< out $end
$var wire 1 "4 in1 $end
$var wire 1 2< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f< out $end
$var wire 1 d< in1 $end
$var wire 1 d< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g< out $end
$var wire 1 e< in1 $end
$var wire 1 f< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :< out $end
$var wire 1 g< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 =< Out $end
$var wire 1 "4 S $end
$var wire 1 -< InpA $end
$var wire 1 1< InpB $end
$var wire 1 h< notS $end
$var wire 1 i< nand1 $end
$var wire 1 j< nand2 $end
$var wire 1 k< inputA $end
$var wire 1 l< inputB $end
$var wire 1 m< final_not $end

$scope module S_not $end
$var wire 1 h< out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i< out $end
$var wire 1 h< in1 $end
$var wire 1 -< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k< out $end
$var wire 1 i< in1 $end
$var wire 1 i< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j< out $end
$var wire 1 "4 in1 $end
$var wire 1 1< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l< out $end
$var wire 1 j< in1 $end
$var wire 1 j< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m< out $end
$var wire 1 k< in1 $end
$var wire 1 l< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =< out $end
$var wire 1 m< in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 +7 Out $end
$var wire 1 ,< S $end
$var wire 1 5< InpA $end
$var wire 1 6< InpB $end
$var wire 1 n< notS $end
$var wire 1 o< nand1 $end
$var wire 1 p< nand2 $end
$var wire 1 q< inputA $end
$var wire 1 r< inputB $end
$var wire 1 s< final_not $end

$scope module S_not $end
$var wire 1 n< out $end
$var wire 1 ,< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o< out $end
$var wire 1 n< in1 $end
$var wire 1 5< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q< out $end
$var wire 1 o< in1 $end
$var wire 1 o< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p< out $end
$var wire 1 ,< in1 $end
$var wire 1 6< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r< out $end
$var wire 1 p< in1 $end
$var wire 1 p< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s< out $end
$var wire 1 q< in1 $end
$var wire 1 r< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +7 out $end
$var wire 1 s< in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 *7 Out $end
$var wire 1 ,< S $end
$var wire 1 7< InpA $end
$var wire 1 8< InpB $end
$var wire 1 t< notS $end
$var wire 1 u< nand1 $end
$var wire 1 v< nand2 $end
$var wire 1 w< inputA $end
$var wire 1 x< inputB $end
$var wire 1 y< final_not $end

$scope module S_not $end
$var wire 1 t< out $end
$var wire 1 ,< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u< out $end
$var wire 1 t< in1 $end
$var wire 1 7< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w< out $end
$var wire 1 u< in1 $end
$var wire 1 u< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v< out $end
$var wire 1 ,< in1 $end
$var wire 1 8< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x< out $end
$var wire 1 v< in1 $end
$var wire 1 v< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y< out $end
$var wire 1 w< in1 $end
$var wire 1 x< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *7 out $end
$var wire 1 y< in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 )7 Out $end
$var wire 1 ,< S $end
$var wire 1 9< InpA $end
$var wire 1 :< InpB $end
$var wire 1 z< notS $end
$var wire 1 {< nand1 $end
$var wire 1 |< nand2 $end
$var wire 1 }< inputA $end
$var wire 1 ~< inputB $end
$var wire 1 != final_not $end

$scope module S_not $end
$var wire 1 z< out $end
$var wire 1 ,< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {< out $end
$var wire 1 z< in1 $end
$var wire 1 9< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }< out $end
$var wire 1 {< in1 $end
$var wire 1 {< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |< out $end
$var wire 1 ,< in1 $end
$var wire 1 :< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~< out $end
$var wire 1 |< in1 $end
$var wire 1 |< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 != out $end
$var wire 1 }< in1 $end
$var wire 1 ~< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )7 out $end
$var wire 1 != in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 (7 Out $end
$var wire 1 ,< S $end
$var wire 1 ;< InpA $end
$var wire 1 =< InpB $end
$var wire 1 "= notS $end
$var wire 1 #= nand1 $end
$var wire 1 $= nand2 $end
$var wire 1 %= inputA $end
$var wire 1 &= inputB $end
$var wire 1 '= final_not $end

$scope module S_not $end
$var wire 1 "= out $end
$var wire 1 ,< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #= out $end
$var wire 1 "= in1 $end
$var wire 1 ;< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %= out $end
$var wire 1 #= in1 $end
$var wire 1 #= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $= out $end
$var wire 1 ,< in1 $end
$var wire 1 =< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &= out $end
$var wire 1 $= in1 $end
$var wire 1 $= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '= out $end
$var wire 1 %= in1 $end
$var wire 1 &= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (7 out $end
$var wire 1 '= in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 $7 Out [3] $end
$var wire 1 %7 Out [2] $end
$var wire 1 &7 Out [1] $end
$var wire 1 '7 Out [0] $end
$var wire 1 (= S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 r6 InpA [3] $end
$var wire 1 s6 InpA [2] $end
$var wire 1 t6 InpA [1] $end
$var wire 1 u6 InpA [0] $end
$var wire 1 t6 InpB [3] $end
$var wire 1 u6 InpB [2] $end
$var wire 1 v6 InpB [1] $end
$var wire 1 w6 InpB [0] $end
$var wire 1 )= InpC [3] $end
$var wire 1 *= InpC [2] $end
$var wire 1 += InpC [1] $end
$var wire 1 ,= InpC [0] $end
$var wire 1 -= InpD [3] $end
$var wire 1 .= InpD [2] $end
$var wire 1 /= InpD [1] $end
$var wire 1 0= InpD [0] $end
$var wire 1 1= stage1_1_bit0 $end
$var wire 1 2= stage1_2_bit0 $end
$var wire 1 3= stage1_1_bit1 $end
$var wire 1 4= stage1_2_bit1 $end
$var wire 1 5= stage1_1_bit2 $end
$var wire 1 6= stage1_2_bit2 $end
$var wire 1 7= stage1_1_bit3 $end
$var wire 1 8= stage1_2_bit4 $end
$var wire 1 9= stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 1= Out $end
$var wire 1 "4 S $end
$var wire 1 u6 InpA $end
$var wire 1 w6 InpB $end
$var wire 1 := notS $end
$var wire 1 ;= nand1 $end
$var wire 1 <= nand2 $end
$var wire 1 == inputA $end
$var wire 1 >= inputB $end
$var wire 1 ?= final_not $end

$scope module S_not $end
$var wire 1 := out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;= out $end
$var wire 1 := in1 $end
$var wire 1 u6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 == out $end
$var wire 1 ;= in1 $end
$var wire 1 ;= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <= out $end
$var wire 1 "4 in1 $end
$var wire 1 w6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >= out $end
$var wire 1 <= in1 $end
$var wire 1 <= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?= out $end
$var wire 1 == in1 $end
$var wire 1 >= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1= out $end
$var wire 1 ?= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 3= Out $end
$var wire 1 "4 S $end
$var wire 1 t6 InpA $end
$var wire 1 v6 InpB $end
$var wire 1 @= notS $end
$var wire 1 A= nand1 $end
$var wire 1 B= nand2 $end
$var wire 1 C= inputA $end
$var wire 1 D= inputB $end
$var wire 1 E= final_not $end

$scope module S_not $end
$var wire 1 @= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A= out $end
$var wire 1 @= in1 $end
$var wire 1 t6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C= out $end
$var wire 1 A= in1 $end
$var wire 1 A= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B= out $end
$var wire 1 "4 in1 $end
$var wire 1 v6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D= out $end
$var wire 1 B= in1 $end
$var wire 1 B= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E= out $end
$var wire 1 C= in1 $end
$var wire 1 D= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3= out $end
$var wire 1 E= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 5= Out $end
$var wire 1 "4 S $end
$var wire 1 s6 InpA $end
$var wire 1 u6 InpB $end
$var wire 1 F= notS $end
$var wire 1 G= nand1 $end
$var wire 1 H= nand2 $end
$var wire 1 I= inputA $end
$var wire 1 J= inputB $end
$var wire 1 K= final_not $end

$scope module S_not $end
$var wire 1 F= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G= out $end
$var wire 1 F= in1 $end
$var wire 1 s6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I= out $end
$var wire 1 G= in1 $end
$var wire 1 G= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H= out $end
$var wire 1 "4 in1 $end
$var wire 1 u6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J= out $end
$var wire 1 H= in1 $end
$var wire 1 H= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K= out $end
$var wire 1 I= in1 $end
$var wire 1 J= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5= out $end
$var wire 1 K= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 7= Out $end
$var wire 1 "4 S $end
$var wire 1 r6 InpA $end
$var wire 1 t6 InpB $end
$var wire 1 L= notS $end
$var wire 1 M= nand1 $end
$var wire 1 N= nand2 $end
$var wire 1 O= inputA $end
$var wire 1 P= inputB $end
$var wire 1 Q= final_not $end

$scope module S_not $end
$var wire 1 L= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M= out $end
$var wire 1 L= in1 $end
$var wire 1 r6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O= out $end
$var wire 1 M= in1 $end
$var wire 1 M= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N= out $end
$var wire 1 "4 in1 $end
$var wire 1 t6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P= out $end
$var wire 1 N= in1 $end
$var wire 1 N= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q= out $end
$var wire 1 O= in1 $end
$var wire 1 P= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7= out $end
$var wire 1 Q= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 2= Out $end
$var wire 1 "4 S $end
$var wire 1 ,= InpA $end
$var wire 1 0= InpB $end
$var wire 1 R= notS $end
$var wire 1 S= nand1 $end
$var wire 1 T= nand2 $end
$var wire 1 U= inputA $end
$var wire 1 V= inputB $end
$var wire 1 W= final_not $end

$scope module S_not $end
$var wire 1 R= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S= out $end
$var wire 1 R= in1 $end
$var wire 1 ,= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U= out $end
$var wire 1 S= in1 $end
$var wire 1 S= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T= out $end
$var wire 1 "4 in1 $end
$var wire 1 0= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V= out $end
$var wire 1 T= in1 $end
$var wire 1 T= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W= out $end
$var wire 1 U= in1 $end
$var wire 1 V= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2= out $end
$var wire 1 W= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 4= Out $end
$var wire 1 "4 S $end
$var wire 1 += InpA $end
$var wire 1 /= InpB $end
$var wire 1 X= notS $end
$var wire 1 Y= nand1 $end
$var wire 1 Z= nand2 $end
$var wire 1 [= inputA $end
$var wire 1 \= inputB $end
$var wire 1 ]= final_not $end

$scope module S_not $end
$var wire 1 X= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y= out $end
$var wire 1 X= in1 $end
$var wire 1 += in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [= out $end
$var wire 1 Y= in1 $end
$var wire 1 Y= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z= out $end
$var wire 1 "4 in1 $end
$var wire 1 /= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \= out $end
$var wire 1 Z= in1 $end
$var wire 1 Z= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]= out $end
$var wire 1 [= in1 $end
$var wire 1 \= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4= out $end
$var wire 1 ]= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 6= Out $end
$var wire 1 "4 S $end
$var wire 1 *= InpA $end
$var wire 1 .= InpB $end
$var wire 1 ^= notS $end
$var wire 1 _= nand1 $end
$var wire 1 `= nand2 $end
$var wire 1 a= inputA $end
$var wire 1 b= inputB $end
$var wire 1 c= final_not $end

$scope module S_not $end
$var wire 1 ^= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _= out $end
$var wire 1 ^= in1 $end
$var wire 1 *= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a= out $end
$var wire 1 _= in1 $end
$var wire 1 _= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `= out $end
$var wire 1 "4 in1 $end
$var wire 1 .= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b= out $end
$var wire 1 `= in1 $end
$var wire 1 `= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c= out $end
$var wire 1 a= in1 $end
$var wire 1 b= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6= out $end
$var wire 1 c= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 9= Out $end
$var wire 1 "4 S $end
$var wire 1 )= InpA $end
$var wire 1 -= InpB $end
$var wire 1 d= notS $end
$var wire 1 e= nand1 $end
$var wire 1 f= nand2 $end
$var wire 1 g= inputA $end
$var wire 1 h= inputB $end
$var wire 1 i= final_not $end

$scope module S_not $end
$var wire 1 d= out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e= out $end
$var wire 1 d= in1 $end
$var wire 1 )= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g= out $end
$var wire 1 e= in1 $end
$var wire 1 e= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f= out $end
$var wire 1 "4 in1 $end
$var wire 1 -= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h= out $end
$var wire 1 f= in1 $end
$var wire 1 f= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i= out $end
$var wire 1 g= in1 $end
$var wire 1 h= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9= out $end
$var wire 1 i= in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 '7 Out $end
$var wire 1 (= S $end
$var wire 1 1= InpA $end
$var wire 1 2= InpB $end
$var wire 1 j= notS $end
$var wire 1 k= nand1 $end
$var wire 1 l= nand2 $end
$var wire 1 m= inputA $end
$var wire 1 n= inputB $end
$var wire 1 o= final_not $end

$scope module S_not $end
$var wire 1 j= out $end
$var wire 1 (= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k= out $end
$var wire 1 j= in1 $end
$var wire 1 1= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m= out $end
$var wire 1 k= in1 $end
$var wire 1 k= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l= out $end
$var wire 1 (= in1 $end
$var wire 1 2= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n= out $end
$var wire 1 l= in1 $end
$var wire 1 l= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o= out $end
$var wire 1 m= in1 $end
$var wire 1 n= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '7 out $end
$var wire 1 o= in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 &7 Out $end
$var wire 1 (= S $end
$var wire 1 3= InpA $end
$var wire 1 4= InpB $end
$var wire 1 p= notS $end
$var wire 1 q= nand1 $end
$var wire 1 r= nand2 $end
$var wire 1 s= inputA $end
$var wire 1 t= inputB $end
$var wire 1 u= final_not $end

$scope module S_not $end
$var wire 1 p= out $end
$var wire 1 (= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q= out $end
$var wire 1 p= in1 $end
$var wire 1 3= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s= out $end
$var wire 1 q= in1 $end
$var wire 1 q= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r= out $end
$var wire 1 (= in1 $end
$var wire 1 4= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t= out $end
$var wire 1 r= in1 $end
$var wire 1 r= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u= out $end
$var wire 1 s= in1 $end
$var wire 1 t= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &7 out $end
$var wire 1 u= in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 %7 Out $end
$var wire 1 (= S $end
$var wire 1 5= InpA $end
$var wire 1 6= InpB $end
$var wire 1 v= notS $end
$var wire 1 w= nand1 $end
$var wire 1 x= nand2 $end
$var wire 1 y= inputA $end
$var wire 1 z= inputB $end
$var wire 1 {= final_not $end

$scope module S_not $end
$var wire 1 v= out $end
$var wire 1 (= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w= out $end
$var wire 1 v= in1 $end
$var wire 1 5= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y= out $end
$var wire 1 w= in1 $end
$var wire 1 w= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x= out $end
$var wire 1 (= in1 $end
$var wire 1 6= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z= out $end
$var wire 1 x= in1 $end
$var wire 1 x= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {= out $end
$var wire 1 y= in1 $end
$var wire 1 z= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %7 out $end
$var wire 1 {= in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 $7 Out $end
$var wire 1 (= S $end
$var wire 1 7= InpA $end
$var wire 1 9= InpB $end
$var wire 1 |= notS $end
$var wire 1 }= nand1 $end
$var wire 1 ~= nand2 $end
$var wire 1 !> inputA $end
$var wire 1 "> inputB $end
$var wire 1 #> final_not $end

$scope module S_not $end
$var wire 1 |= out $end
$var wire 1 (= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }= out $end
$var wire 1 |= in1 $end
$var wire 1 7= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !> out $end
$var wire 1 }= in1 $end
$var wire 1 }= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~= out $end
$var wire 1 (= in1 $end
$var wire 1 9= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "> out $end
$var wire 1 ~= in1 $end
$var wire 1 ~= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #> out $end
$var wire 1 !> in1 $end
$var wire 1 "> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $7 out $end
$var wire 1 #> in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 ~6 Out [3] $end
$var wire 1 !7 Out [2] $end
$var wire 1 "7 Out [1] $end
$var wire 1 #7 Out [0] $end
$var wire 1 $> S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 n6 InpA [3] $end
$var wire 1 o6 InpA [2] $end
$var wire 1 p6 InpA [1] $end
$var wire 1 q6 InpA [0] $end
$var wire 1 p6 InpB [3] $end
$var wire 1 q6 InpB [2] $end
$var wire 1 r6 InpB [1] $end
$var wire 1 s6 InpB [0] $end
$var wire 1 %> InpC [3] $end
$var wire 1 &> InpC [2] $end
$var wire 1 '> InpC [1] $end
$var wire 1 (> InpC [0] $end
$var wire 1 )> InpD [3] $end
$var wire 1 *> InpD [2] $end
$var wire 1 +> InpD [1] $end
$var wire 1 ,> InpD [0] $end
$var wire 1 -> stage1_1_bit0 $end
$var wire 1 .> stage1_2_bit0 $end
$var wire 1 /> stage1_1_bit1 $end
$var wire 1 0> stage1_2_bit1 $end
$var wire 1 1> stage1_1_bit2 $end
$var wire 1 2> stage1_2_bit2 $end
$var wire 1 3> stage1_1_bit3 $end
$var wire 1 4> stage1_2_bit4 $end
$var wire 1 5> stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 -> Out $end
$var wire 1 "4 S $end
$var wire 1 q6 InpA $end
$var wire 1 s6 InpB $end
$var wire 1 6> notS $end
$var wire 1 7> nand1 $end
$var wire 1 8> nand2 $end
$var wire 1 9> inputA $end
$var wire 1 :> inputB $end
$var wire 1 ;> final_not $end

$scope module S_not $end
$var wire 1 6> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7> out $end
$var wire 1 6> in1 $end
$var wire 1 q6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9> out $end
$var wire 1 7> in1 $end
$var wire 1 7> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8> out $end
$var wire 1 "4 in1 $end
$var wire 1 s6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :> out $end
$var wire 1 8> in1 $end
$var wire 1 8> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;> out $end
$var wire 1 9> in1 $end
$var wire 1 :> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -> out $end
$var wire 1 ;> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 /> Out $end
$var wire 1 "4 S $end
$var wire 1 p6 InpA $end
$var wire 1 r6 InpB $end
$var wire 1 <> notS $end
$var wire 1 => nand1 $end
$var wire 1 >> nand2 $end
$var wire 1 ?> inputA $end
$var wire 1 @> inputB $end
$var wire 1 A> final_not $end

$scope module S_not $end
$var wire 1 <> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 => out $end
$var wire 1 <> in1 $end
$var wire 1 p6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?> out $end
$var wire 1 => in1 $end
$var wire 1 => in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >> out $end
$var wire 1 "4 in1 $end
$var wire 1 r6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @> out $end
$var wire 1 >> in1 $end
$var wire 1 >> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A> out $end
$var wire 1 ?> in1 $end
$var wire 1 @> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /> out $end
$var wire 1 A> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 1> Out $end
$var wire 1 "4 S $end
$var wire 1 o6 InpA $end
$var wire 1 q6 InpB $end
$var wire 1 B> notS $end
$var wire 1 C> nand1 $end
$var wire 1 D> nand2 $end
$var wire 1 E> inputA $end
$var wire 1 F> inputB $end
$var wire 1 G> final_not $end

$scope module S_not $end
$var wire 1 B> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C> out $end
$var wire 1 B> in1 $end
$var wire 1 o6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E> out $end
$var wire 1 C> in1 $end
$var wire 1 C> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D> out $end
$var wire 1 "4 in1 $end
$var wire 1 q6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F> out $end
$var wire 1 D> in1 $end
$var wire 1 D> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G> out $end
$var wire 1 E> in1 $end
$var wire 1 F> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1> out $end
$var wire 1 G> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 3> Out $end
$var wire 1 "4 S $end
$var wire 1 n6 InpA $end
$var wire 1 p6 InpB $end
$var wire 1 H> notS $end
$var wire 1 I> nand1 $end
$var wire 1 J> nand2 $end
$var wire 1 K> inputA $end
$var wire 1 L> inputB $end
$var wire 1 M> final_not $end

$scope module S_not $end
$var wire 1 H> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I> out $end
$var wire 1 H> in1 $end
$var wire 1 n6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K> out $end
$var wire 1 I> in1 $end
$var wire 1 I> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J> out $end
$var wire 1 "4 in1 $end
$var wire 1 p6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L> out $end
$var wire 1 J> in1 $end
$var wire 1 J> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M> out $end
$var wire 1 K> in1 $end
$var wire 1 L> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3> out $end
$var wire 1 M> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 .> Out $end
$var wire 1 "4 S $end
$var wire 1 (> InpA $end
$var wire 1 ,> InpB $end
$var wire 1 N> notS $end
$var wire 1 O> nand1 $end
$var wire 1 P> nand2 $end
$var wire 1 Q> inputA $end
$var wire 1 R> inputB $end
$var wire 1 S> final_not $end

$scope module S_not $end
$var wire 1 N> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O> out $end
$var wire 1 N> in1 $end
$var wire 1 (> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q> out $end
$var wire 1 O> in1 $end
$var wire 1 O> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P> out $end
$var wire 1 "4 in1 $end
$var wire 1 ,> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R> out $end
$var wire 1 P> in1 $end
$var wire 1 P> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S> out $end
$var wire 1 Q> in1 $end
$var wire 1 R> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .> out $end
$var wire 1 S> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 0> Out $end
$var wire 1 "4 S $end
$var wire 1 '> InpA $end
$var wire 1 +> InpB $end
$var wire 1 T> notS $end
$var wire 1 U> nand1 $end
$var wire 1 V> nand2 $end
$var wire 1 W> inputA $end
$var wire 1 X> inputB $end
$var wire 1 Y> final_not $end

$scope module S_not $end
$var wire 1 T> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U> out $end
$var wire 1 T> in1 $end
$var wire 1 '> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W> out $end
$var wire 1 U> in1 $end
$var wire 1 U> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V> out $end
$var wire 1 "4 in1 $end
$var wire 1 +> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X> out $end
$var wire 1 V> in1 $end
$var wire 1 V> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y> out $end
$var wire 1 W> in1 $end
$var wire 1 X> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0> out $end
$var wire 1 Y> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 2> Out $end
$var wire 1 "4 S $end
$var wire 1 &> InpA $end
$var wire 1 *> InpB $end
$var wire 1 Z> notS $end
$var wire 1 [> nand1 $end
$var wire 1 \> nand2 $end
$var wire 1 ]> inputA $end
$var wire 1 ^> inputB $end
$var wire 1 _> final_not $end

$scope module S_not $end
$var wire 1 Z> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [> out $end
$var wire 1 Z> in1 $end
$var wire 1 &> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]> out $end
$var wire 1 [> in1 $end
$var wire 1 [> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \> out $end
$var wire 1 "4 in1 $end
$var wire 1 *> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^> out $end
$var wire 1 \> in1 $end
$var wire 1 \> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _> out $end
$var wire 1 ]> in1 $end
$var wire 1 ^> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2> out $end
$var wire 1 _> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 5> Out $end
$var wire 1 "4 S $end
$var wire 1 %> InpA $end
$var wire 1 )> InpB $end
$var wire 1 `> notS $end
$var wire 1 a> nand1 $end
$var wire 1 b> nand2 $end
$var wire 1 c> inputA $end
$var wire 1 d> inputB $end
$var wire 1 e> final_not $end

$scope module S_not $end
$var wire 1 `> out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a> out $end
$var wire 1 `> in1 $end
$var wire 1 %> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c> out $end
$var wire 1 a> in1 $end
$var wire 1 a> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b> out $end
$var wire 1 "4 in1 $end
$var wire 1 )> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d> out $end
$var wire 1 b> in1 $end
$var wire 1 b> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e> out $end
$var wire 1 c> in1 $end
$var wire 1 d> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5> out $end
$var wire 1 e> in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 #7 Out $end
$var wire 1 $> S $end
$var wire 1 -> InpA $end
$var wire 1 .> InpB $end
$var wire 1 f> notS $end
$var wire 1 g> nand1 $end
$var wire 1 h> nand2 $end
$var wire 1 i> inputA $end
$var wire 1 j> inputB $end
$var wire 1 k> final_not $end

$scope module S_not $end
$var wire 1 f> out $end
$var wire 1 $> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g> out $end
$var wire 1 f> in1 $end
$var wire 1 -> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i> out $end
$var wire 1 g> in1 $end
$var wire 1 g> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h> out $end
$var wire 1 $> in1 $end
$var wire 1 .> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j> out $end
$var wire 1 h> in1 $end
$var wire 1 h> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k> out $end
$var wire 1 i> in1 $end
$var wire 1 j> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #7 out $end
$var wire 1 k> in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 "7 Out $end
$var wire 1 $> S $end
$var wire 1 /> InpA $end
$var wire 1 0> InpB $end
$var wire 1 l> notS $end
$var wire 1 m> nand1 $end
$var wire 1 n> nand2 $end
$var wire 1 o> inputA $end
$var wire 1 p> inputB $end
$var wire 1 q> final_not $end

$scope module S_not $end
$var wire 1 l> out $end
$var wire 1 $> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m> out $end
$var wire 1 l> in1 $end
$var wire 1 /> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o> out $end
$var wire 1 m> in1 $end
$var wire 1 m> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n> out $end
$var wire 1 $> in1 $end
$var wire 1 0> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p> out $end
$var wire 1 n> in1 $end
$var wire 1 n> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q> out $end
$var wire 1 o> in1 $end
$var wire 1 p> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "7 out $end
$var wire 1 q> in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 !7 Out $end
$var wire 1 $> S $end
$var wire 1 1> InpA $end
$var wire 1 2> InpB $end
$var wire 1 r> notS $end
$var wire 1 s> nand1 $end
$var wire 1 t> nand2 $end
$var wire 1 u> inputA $end
$var wire 1 v> inputB $end
$var wire 1 w> final_not $end

$scope module S_not $end
$var wire 1 r> out $end
$var wire 1 $> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s> out $end
$var wire 1 r> in1 $end
$var wire 1 1> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u> out $end
$var wire 1 s> in1 $end
$var wire 1 s> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t> out $end
$var wire 1 $> in1 $end
$var wire 1 2> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v> out $end
$var wire 1 t> in1 $end
$var wire 1 t> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w> out $end
$var wire 1 u> in1 $end
$var wire 1 v> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !7 out $end
$var wire 1 w> in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ~6 Out $end
$var wire 1 $> S $end
$var wire 1 3> InpA $end
$var wire 1 5> InpB $end
$var wire 1 x> notS $end
$var wire 1 y> nand1 $end
$var wire 1 z> nand2 $end
$var wire 1 {> inputA $end
$var wire 1 |> inputB $end
$var wire 1 }> final_not $end

$scope module S_not $end
$var wire 1 x> out $end
$var wire 1 $> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y> out $end
$var wire 1 x> in1 $end
$var wire 1 3> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {> out $end
$var wire 1 y> in1 $end
$var wire 1 y> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z> out $end
$var wire 1 $> in1 $end
$var wire 1 5> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |> out $end
$var wire 1 z> in1 $end
$var wire 1 z> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }> out $end
$var wire 1 {> in1 $end
$var wire 1 |> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~6 out $end
$var wire 1 }> in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 <7 Out [3] $end
$var wire 1 =7 Out [2] $end
$var wire 1 >7 Out [1] $end
$var wire 1 ?7 Out [0] $end
$var wire 1 ~> S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 ,7 InpA [3] $end
$var wire 1 -7 InpA [2] $end
$var wire 1 .7 InpA [1] $end
$var wire 1 /7 InpA [0] $end
$var wire 1 ~6 InpB [3] $end
$var wire 1 !7 InpB [2] $end
$var wire 1 "7 InpB [1] $end
$var wire 1 #7 InpB [0] $end
$var wire 1 !? InpC [3] $end
$var wire 1 "? InpC [2] $end
$var wire 1 #? InpC [1] $end
$var wire 1 $? InpC [0] $end
$var wire 1 %? InpD [3] $end
$var wire 1 &? InpD [2] $end
$var wire 1 '? InpD [1] $end
$var wire 1 (? InpD [0] $end
$var wire 1 )? stage1_1_bit0 $end
$var wire 1 *? stage1_2_bit0 $end
$var wire 1 +? stage1_1_bit1 $end
$var wire 1 ,? stage1_2_bit1 $end
$var wire 1 -? stage1_1_bit2 $end
$var wire 1 .? stage1_2_bit2 $end
$var wire 1 /? stage1_1_bit3 $end
$var wire 1 0? stage1_2_bit4 $end
$var wire 1 1? stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 )? Out $end
$var wire 1 !4 S $end
$var wire 1 /7 InpA $end
$var wire 1 #7 InpB $end
$var wire 1 2? notS $end
$var wire 1 3? nand1 $end
$var wire 1 4? nand2 $end
$var wire 1 5? inputA $end
$var wire 1 6? inputB $end
$var wire 1 7? final_not $end

$scope module S_not $end
$var wire 1 2? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3? out $end
$var wire 1 2? in1 $end
$var wire 1 /7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5? out $end
$var wire 1 3? in1 $end
$var wire 1 3? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4? out $end
$var wire 1 !4 in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6? out $end
$var wire 1 4? in1 $end
$var wire 1 4? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7? out $end
$var wire 1 5? in1 $end
$var wire 1 6? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )? out $end
$var wire 1 7? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 +? Out $end
$var wire 1 !4 S $end
$var wire 1 .7 InpA $end
$var wire 1 "7 InpB $end
$var wire 1 8? notS $end
$var wire 1 9? nand1 $end
$var wire 1 :? nand2 $end
$var wire 1 ;? inputA $end
$var wire 1 <? inputB $end
$var wire 1 =? final_not $end

$scope module S_not $end
$var wire 1 8? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9? out $end
$var wire 1 8? in1 $end
$var wire 1 .7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;? out $end
$var wire 1 9? in1 $end
$var wire 1 9? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :? out $end
$var wire 1 !4 in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <? out $end
$var wire 1 :? in1 $end
$var wire 1 :? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =? out $end
$var wire 1 ;? in1 $end
$var wire 1 <? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +? out $end
$var wire 1 =? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 -? Out $end
$var wire 1 !4 S $end
$var wire 1 -7 InpA $end
$var wire 1 !7 InpB $end
$var wire 1 >? notS $end
$var wire 1 ?? nand1 $end
$var wire 1 @? nand2 $end
$var wire 1 A? inputA $end
$var wire 1 B? inputB $end
$var wire 1 C? final_not $end

$scope module S_not $end
$var wire 1 >? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?? out $end
$var wire 1 >? in1 $end
$var wire 1 -7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A? out $end
$var wire 1 ?? in1 $end
$var wire 1 ?? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @? out $end
$var wire 1 !4 in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B? out $end
$var wire 1 @? in1 $end
$var wire 1 @? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C? out $end
$var wire 1 A? in1 $end
$var wire 1 B? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -? out $end
$var wire 1 C? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 /? Out $end
$var wire 1 !4 S $end
$var wire 1 ,7 InpA $end
$var wire 1 ~6 InpB $end
$var wire 1 D? notS $end
$var wire 1 E? nand1 $end
$var wire 1 F? nand2 $end
$var wire 1 G? inputA $end
$var wire 1 H? inputB $end
$var wire 1 I? final_not $end

$scope module S_not $end
$var wire 1 D? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E? out $end
$var wire 1 D? in1 $end
$var wire 1 ,7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G? out $end
$var wire 1 E? in1 $end
$var wire 1 E? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F? out $end
$var wire 1 !4 in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H? out $end
$var wire 1 F? in1 $end
$var wire 1 F? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I? out $end
$var wire 1 G? in1 $end
$var wire 1 H? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /? out $end
$var wire 1 I? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 *? Out $end
$var wire 1 !4 S $end
$var wire 1 $? InpA $end
$var wire 1 (? InpB $end
$var wire 1 J? notS $end
$var wire 1 K? nand1 $end
$var wire 1 L? nand2 $end
$var wire 1 M? inputA $end
$var wire 1 N? inputB $end
$var wire 1 O? final_not $end

$scope module S_not $end
$var wire 1 J? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K? out $end
$var wire 1 J? in1 $end
$var wire 1 $? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M? out $end
$var wire 1 K? in1 $end
$var wire 1 K? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L? out $end
$var wire 1 !4 in1 $end
$var wire 1 (? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N? out $end
$var wire 1 L? in1 $end
$var wire 1 L? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O? out $end
$var wire 1 M? in1 $end
$var wire 1 N? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *? out $end
$var wire 1 O? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ,? Out $end
$var wire 1 !4 S $end
$var wire 1 #? InpA $end
$var wire 1 '? InpB $end
$var wire 1 P? notS $end
$var wire 1 Q? nand1 $end
$var wire 1 R? nand2 $end
$var wire 1 S? inputA $end
$var wire 1 T? inputB $end
$var wire 1 U? final_not $end

$scope module S_not $end
$var wire 1 P? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q? out $end
$var wire 1 P? in1 $end
$var wire 1 #? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S? out $end
$var wire 1 Q? in1 $end
$var wire 1 Q? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R? out $end
$var wire 1 !4 in1 $end
$var wire 1 '? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T? out $end
$var wire 1 R? in1 $end
$var wire 1 R? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U? out $end
$var wire 1 S? in1 $end
$var wire 1 T? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,? out $end
$var wire 1 U? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 .? Out $end
$var wire 1 !4 S $end
$var wire 1 "? InpA $end
$var wire 1 &? InpB $end
$var wire 1 V? notS $end
$var wire 1 W? nand1 $end
$var wire 1 X? nand2 $end
$var wire 1 Y? inputA $end
$var wire 1 Z? inputB $end
$var wire 1 [? final_not $end

$scope module S_not $end
$var wire 1 V? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W? out $end
$var wire 1 V? in1 $end
$var wire 1 "? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y? out $end
$var wire 1 W? in1 $end
$var wire 1 W? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X? out $end
$var wire 1 !4 in1 $end
$var wire 1 &? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z? out $end
$var wire 1 X? in1 $end
$var wire 1 X? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [? out $end
$var wire 1 Y? in1 $end
$var wire 1 Z? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .? out $end
$var wire 1 [? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 1? Out $end
$var wire 1 !4 S $end
$var wire 1 !? InpA $end
$var wire 1 %? InpB $end
$var wire 1 \? notS $end
$var wire 1 ]? nand1 $end
$var wire 1 ^? nand2 $end
$var wire 1 _? inputA $end
$var wire 1 `? inputB $end
$var wire 1 a? final_not $end

$scope module S_not $end
$var wire 1 \? out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]? out $end
$var wire 1 \? in1 $end
$var wire 1 !? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _? out $end
$var wire 1 ]? in1 $end
$var wire 1 ]? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^? out $end
$var wire 1 !4 in1 $end
$var wire 1 %? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `? out $end
$var wire 1 ^? in1 $end
$var wire 1 ^? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a? out $end
$var wire 1 _? in1 $end
$var wire 1 `? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1? out $end
$var wire 1 a? in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ?7 Out $end
$var wire 1 ~> S $end
$var wire 1 )? InpA $end
$var wire 1 *? InpB $end
$var wire 1 b? notS $end
$var wire 1 c? nand1 $end
$var wire 1 d? nand2 $end
$var wire 1 e? inputA $end
$var wire 1 f? inputB $end
$var wire 1 g? final_not $end

$scope module S_not $end
$var wire 1 b? out $end
$var wire 1 ~> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c? out $end
$var wire 1 b? in1 $end
$var wire 1 )? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e? out $end
$var wire 1 c? in1 $end
$var wire 1 c? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d? out $end
$var wire 1 ~> in1 $end
$var wire 1 *? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f? out $end
$var wire 1 d? in1 $end
$var wire 1 d? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g? out $end
$var wire 1 e? in1 $end
$var wire 1 f? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?7 out $end
$var wire 1 g? in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 >7 Out $end
$var wire 1 ~> S $end
$var wire 1 +? InpA $end
$var wire 1 ,? InpB $end
$var wire 1 h? notS $end
$var wire 1 i? nand1 $end
$var wire 1 j? nand2 $end
$var wire 1 k? inputA $end
$var wire 1 l? inputB $end
$var wire 1 m? final_not $end

$scope module S_not $end
$var wire 1 h? out $end
$var wire 1 ~> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i? out $end
$var wire 1 h? in1 $end
$var wire 1 +? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k? out $end
$var wire 1 i? in1 $end
$var wire 1 i? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j? out $end
$var wire 1 ~> in1 $end
$var wire 1 ,? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l? out $end
$var wire 1 j? in1 $end
$var wire 1 j? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m? out $end
$var wire 1 k? in1 $end
$var wire 1 l? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >7 out $end
$var wire 1 m? in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 =7 Out $end
$var wire 1 ~> S $end
$var wire 1 -? InpA $end
$var wire 1 .? InpB $end
$var wire 1 n? notS $end
$var wire 1 o? nand1 $end
$var wire 1 p? nand2 $end
$var wire 1 q? inputA $end
$var wire 1 r? inputB $end
$var wire 1 s? final_not $end

$scope module S_not $end
$var wire 1 n? out $end
$var wire 1 ~> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o? out $end
$var wire 1 n? in1 $end
$var wire 1 -? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q? out $end
$var wire 1 o? in1 $end
$var wire 1 o? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p? out $end
$var wire 1 ~> in1 $end
$var wire 1 .? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r? out $end
$var wire 1 p? in1 $end
$var wire 1 p? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s? out $end
$var wire 1 q? in1 $end
$var wire 1 r? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =7 out $end
$var wire 1 s? in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 <7 Out $end
$var wire 1 ~> S $end
$var wire 1 /? InpA $end
$var wire 1 1? InpB $end
$var wire 1 t? notS $end
$var wire 1 u? nand1 $end
$var wire 1 v? nand2 $end
$var wire 1 w? inputA $end
$var wire 1 x? inputB $end
$var wire 1 y? final_not $end

$scope module S_not $end
$var wire 1 t? out $end
$var wire 1 ~> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u? out $end
$var wire 1 t? in1 $end
$var wire 1 /? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w? out $end
$var wire 1 u? in1 $end
$var wire 1 u? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v? out $end
$var wire 1 ~> in1 $end
$var wire 1 1? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x? out $end
$var wire 1 v? in1 $end
$var wire 1 v? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y? out $end
$var wire 1 w? in1 $end
$var wire 1 x? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <7 out $end
$var wire 1 y? in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 87 Out [3] $end
$var wire 1 97 Out [2] $end
$var wire 1 :7 Out [1] $end
$var wire 1 ;7 Out [0] $end
$var wire 1 z? S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 (7 InpA [3] $end
$var wire 1 )7 InpA [2] $end
$var wire 1 *7 InpA [1] $end
$var wire 1 +7 InpA [0] $end
$var wire 1 ,7 InpB [3] $end
$var wire 1 -7 InpB [2] $end
$var wire 1 .7 InpB [1] $end
$var wire 1 /7 InpB [0] $end
$var wire 1 {? InpC [3] $end
$var wire 1 |? InpC [2] $end
$var wire 1 }? InpC [1] $end
$var wire 1 ~? InpC [0] $end
$var wire 1 !@ InpD [3] $end
$var wire 1 "@ InpD [2] $end
$var wire 1 #@ InpD [1] $end
$var wire 1 $@ InpD [0] $end
$var wire 1 %@ stage1_1_bit0 $end
$var wire 1 &@ stage1_2_bit0 $end
$var wire 1 '@ stage1_1_bit1 $end
$var wire 1 (@ stage1_2_bit1 $end
$var wire 1 )@ stage1_1_bit2 $end
$var wire 1 *@ stage1_2_bit2 $end
$var wire 1 +@ stage1_1_bit3 $end
$var wire 1 ,@ stage1_2_bit4 $end
$var wire 1 -@ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 %@ Out $end
$var wire 1 !4 S $end
$var wire 1 +7 InpA $end
$var wire 1 /7 InpB $end
$var wire 1 .@ notS $end
$var wire 1 /@ nand1 $end
$var wire 1 0@ nand2 $end
$var wire 1 1@ inputA $end
$var wire 1 2@ inputB $end
$var wire 1 3@ final_not $end

$scope module S_not $end
$var wire 1 .@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /@ out $end
$var wire 1 .@ in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1@ out $end
$var wire 1 /@ in1 $end
$var wire 1 /@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0@ out $end
$var wire 1 !4 in1 $end
$var wire 1 /7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2@ out $end
$var wire 1 0@ in1 $end
$var wire 1 0@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3@ out $end
$var wire 1 1@ in1 $end
$var wire 1 2@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %@ out $end
$var wire 1 3@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 '@ Out $end
$var wire 1 !4 S $end
$var wire 1 *7 InpA $end
$var wire 1 .7 InpB $end
$var wire 1 4@ notS $end
$var wire 1 5@ nand1 $end
$var wire 1 6@ nand2 $end
$var wire 1 7@ inputA $end
$var wire 1 8@ inputB $end
$var wire 1 9@ final_not $end

$scope module S_not $end
$var wire 1 4@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5@ out $end
$var wire 1 4@ in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7@ out $end
$var wire 1 5@ in1 $end
$var wire 1 5@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6@ out $end
$var wire 1 !4 in1 $end
$var wire 1 .7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8@ out $end
$var wire 1 6@ in1 $end
$var wire 1 6@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9@ out $end
$var wire 1 7@ in1 $end
$var wire 1 8@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '@ out $end
$var wire 1 9@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 )@ Out $end
$var wire 1 !4 S $end
$var wire 1 )7 InpA $end
$var wire 1 -7 InpB $end
$var wire 1 :@ notS $end
$var wire 1 ;@ nand1 $end
$var wire 1 <@ nand2 $end
$var wire 1 =@ inputA $end
$var wire 1 >@ inputB $end
$var wire 1 ?@ final_not $end

$scope module S_not $end
$var wire 1 :@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;@ out $end
$var wire 1 :@ in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =@ out $end
$var wire 1 ;@ in1 $end
$var wire 1 ;@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <@ out $end
$var wire 1 !4 in1 $end
$var wire 1 -7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >@ out $end
$var wire 1 <@ in1 $end
$var wire 1 <@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?@ out $end
$var wire 1 =@ in1 $end
$var wire 1 >@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )@ out $end
$var wire 1 ?@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 +@ Out $end
$var wire 1 !4 S $end
$var wire 1 (7 InpA $end
$var wire 1 ,7 InpB $end
$var wire 1 @@ notS $end
$var wire 1 A@ nand1 $end
$var wire 1 B@ nand2 $end
$var wire 1 C@ inputA $end
$var wire 1 D@ inputB $end
$var wire 1 E@ final_not $end

$scope module S_not $end
$var wire 1 @@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A@ out $end
$var wire 1 @@ in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C@ out $end
$var wire 1 A@ in1 $end
$var wire 1 A@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B@ out $end
$var wire 1 !4 in1 $end
$var wire 1 ,7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D@ out $end
$var wire 1 B@ in1 $end
$var wire 1 B@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E@ out $end
$var wire 1 C@ in1 $end
$var wire 1 D@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +@ out $end
$var wire 1 E@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 &@ Out $end
$var wire 1 !4 S $end
$var wire 1 ~? InpA $end
$var wire 1 $@ InpB $end
$var wire 1 F@ notS $end
$var wire 1 G@ nand1 $end
$var wire 1 H@ nand2 $end
$var wire 1 I@ inputA $end
$var wire 1 J@ inputB $end
$var wire 1 K@ final_not $end

$scope module S_not $end
$var wire 1 F@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G@ out $end
$var wire 1 F@ in1 $end
$var wire 1 ~? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I@ out $end
$var wire 1 G@ in1 $end
$var wire 1 G@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H@ out $end
$var wire 1 !4 in1 $end
$var wire 1 $@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J@ out $end
$var wire 1 H@ in1 $end
$var wire 1 H@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K@ out $end
$var wire 1 I@ in1 $end
$var wire 1 J@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &@ out $end
$var wire 1 K@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 (@ Out $end
$var wire 1 !4 S $end
$var wire 1 }? InpA $end
$var wire 1 #@ InpB $end
$var wire 1 L@ notS $end
$var wire 1 M@ nand1 $end
$var wire 1 N@ nand2 $end
$var wire 1 O@ inputA $end
$var wire 1 P@ inputB $end
$var wire 1 Q@ final_not $end

$scope module S_not $end
$var wire 1 L@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M@ out $end
$var wire 1 L@ in1 $end
$var wire 1 }? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O@ out $end
$var wire 1 M@ in1 $end
$var wire 1 M@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N@ out $end
$var wire 1 !4 in1 $end
$var wire 1 #@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P@ out $end
$var wire 1 N@ in1 $end
$var wire 1 N@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q@ out $end
$var wire 1 O@ in1 $end
$var wire 1 P@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (@ out $end
$var wire 1 Q@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 *@ Out $end
$var wire 1 !4 S $end
$var wire 1 |? InpA $end
$var wire 1 "@ InpB $end
$var wire 1 R@ notS $end
$var wire 1 S@ nand1 $end
$var wire 1 T@ nand2 $end
$var wire 1 U@ inputA $end
$var wire 1 V@ inputB $end
$var wire 1 W@ final_not $end

$scope module S_not $end
$var wire 1 R@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S@ out $end
$var wire 1 R@ in1 $end
$var wire 1 |? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U@ out $end
$var wire 1 S@ in1 $end
$var wire 1 S@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T@ out $end
$var wire 1 !4 in1 $end
$var wire 1 "@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V@ out $end
$var wire 1 T@ in1 $end
$var wire 1 T@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W@ out $end
$var wire 1 U@ in1 $end
$var wire 1 V@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *@ out $end
$var wire 1 W@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 -@ Out $end
$var wire 1 !4 S $end
$var wire 1 {? InpA $end
$var wire 1 !@ InpB $end
$var wire 1 X@ notS $end
$var wire 1 Y@ nand1 $end
$var wire 1 Z@ nand2 $end
$var wire 1 [@ inputA $end
$var wire 1 \@ inputB $end
$var wire 1 ]@ final_not $end

$scope module S_not $end
$var wire 1 X@ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y@ out $end
$var wire 1 X@ in1 $end
$var wire 1 {? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [@ out $end
$var wire 1 Y@ in1 $end
$var wire 1 Y@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z@ out $end
$var wire 1 !4 in1 $end
$var wire 1 !@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \@ out $end
$var wire 1 Z@ in1 $end
$var wire 1 Z@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]@ out $end
$var wire 1 [@ in1 $end
$var wire 1 \@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -@ out $end
$var wire 1 ]@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ;7 Out $end
$var wire 1 z? S $end
$var wire 1 %@ InpA $end
$var wire 1 &@ InpB $end
$var wire 1 ^@ notS $end
$var wire 1 _@ nand1 $end
$var wire 1 `@ nand2 $end
$var wire 1 a@ inputA $end
$var wire 1 b@ inputB $end
$var wire 1 c@ final_not $end

$scope module S_not $end
$var wire 1 ^@ out $end
$var wire 1 z? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _@ out $end
$var wire 1 ^@ in1 $end
$var wire 1 %@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a@ out $end
$var wire 1 _@ in1 $end
$var wire 1 _@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `@ out $end
$var wire 1 z? in1 $end
$var wire 1 &@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b@ out $end
$var wire 1 `@ in1 $end
$var wire 1 `@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c@ out $end
$var wire 1 a@ in1 $end
$var wire 1 b@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;7 out $end
$var wire 1 c@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 :7 Out $end
$var wire 1 z? S $end
$var wire 1 '@ InpA $end
$var wire 1 (@ InpB $end
$var wire 1 d@ notS $end
$var wire 1 e@ nand1 $end
$var wire 1 f@ nand2 $end
$var wire 1 g@ inputA $end
$var wire 1 h@ inputB $end
$var wire 1 i@ final_not $end

$scope module S_not $end
$var wire 1 d@ out $end
$var wire 1 z? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e@ out $end
$var wire 1 d@ in1 $end
$var wire 1 '@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g@ out $end
$var wire 1 e@ in1 $end
$var wire 1 e@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f@ out $end
$var wire 1 z? in1 $end
$var wire 1 (@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h@ out $end
$var wire 1 f@ in1 $end
$var wire 1 f@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i@ out $end
$var wire 1 g@ in1 $end
$var wire 1 h@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :7 out $end
$var wire 1 i@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 97 Out $end
$var wire 1 z? S $end
$var wire 1 )@ InpA $end
$var wire 1 *@ InpB $end
$var wire 1 j@ notS $end
$var wire 1 k@ nand1 $end
$var wire 1 l@ nand2 $end
$var wire 1 m@ inputA $end
$var wire 1 n@ inputB $end
$var wire 1 o@ final_not $end

$scope module S_not $end
$var wire 1 j@ out $end
$var wire 1 z? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k@ out $end
$var wire 1 j@ in1 $end
$var wire 1 )@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m@ out $end
$var wire 1 k@ in1 $end
$var wire 1 k@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l@ out $end
$var wire 1 z? in1 $end
$var wire 1 *@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n@ out $end
$var wire 1 l@ in1 $end
$var wire 1 l@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o@ out $end
$var wire 1 m@ in1 $end
$var wire 1 n@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 97 out $end
$var wire 1 o@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 87 Out $end
$var wire 1 z? S $end
$var wire 1 +@ InpA $end
$var wire 1 -@ InpB $end
$var wire 1 p@ notS $end
$var wire 1 q@ nand1 $end
$var wire 1 r@ nand2 $end
$var wire 1 s@ inputA $end
$var wire 1 t@ inputB $end
$var wire 1 u@ final_not $end

$scope module S_not $end
$var wire 1 p@ out $end
$var wire 1 z? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q@ out $end
$var wire 1 p@ in1 $end
$var wire 1 +@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s@ out $end
$var wire 1 q@ in1 $end
$var wire 1 q@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r@ out $end
$var wire 1 z? in1 $end
$var wire 1 -@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t@ out $end
$var wire 1 r@ in1 $end
$var wire 1 r@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u@ out $end
$var wire 1 s@ in1 $end
$var wire 1 t@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 87 out $end
$var wire 1 u@ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 47 Out [3] $end
$var wire 1 57 Out [2] $end
$var wire 1 67 Out [1] $end
$var wire 1 77 Out [0] $end
$var wire 1 v@ S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 $7 InpA [3] $end
$var wire 1 %7 InpA [2] $end
$var wire 1 &7 InpA [1] $end
$var wire 1 '7 InpA [0] $end
$var wire 1 (7 InpB [3] $end
$var wire 1 )7 InpB [2] $end
$var wire 1 *7 InpB [1] $end
$var wire 1 +7 InpB [0] $end
$var wire 1 w@ InpC [3] $end
$var wire 1 x@ InpC [2] $end
$var wire 1 y@ InpC [1] $end
$var wire 1 z@ InpC [0] $end
$var wire 1 {@ InpD [3] $end
$var wire 1 |@ InpD [2] $end
$var wire 1 }@ InpD [1] $end
$var wire 1 ~@ InpD [0] $end
$var wire 1 !A stage1_1_bit0 $end
$var wire 1 "A stage1_2_bit0 $end
$var wire 1 #A stage1_1_bit1 $end
$var wire 1 $A stage1_2_bit1 $end
$var wire 1 %A stage1_1_bit2 $end
$var wire 1 &A stage1_2_bit2 $end
$var wire 1 'A stage1_1_bit3 $end
$var wire 1 (A stage1_2_bit4 $end
$var wire 1 )A stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 !A Out $end
$var wire 1 !4 S $end
$var wire 1 '7 InpA $end
$var wire 1 +7 InpB $end
$var wire 1 *A notS $end
$var wire 1 +A nand1 $end
$var wire 1 ,A nand2 $end
$var wire 1 -A inputA $end
$var wire 1 .A inputB $end
$var wire 1 /A final_not $end

$scope module S_not $end
$var wire 1 *A out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +A out $end
$var wire 1 *A in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -A out $end
$var wire 1 +A in1 $end
$var wire 1 +A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,A out $end
$var wire 1 !4 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .A out $end
$var wire 1 ,A in1 $end
$var wire 1 ,A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /A out $end
$var wire 1 -A in1 $end
$var wire 1 .A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !A out $end
$var wire 1 /A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 #A Out $end
$var wire 1 !4 S $end
$var wire 1 &7 InpA $end
$var wire 1 *7 InpB $end
$var wire 1 0A notS $end
$var wire 1 1A nand1 $end
$var wire 1 2A nand2 $end
$var wire 1 3A inputA $end
$var wire 1 4A inputB $end
$var wire 1 5A final_not $end

$scope module S_not $end
$var wire 1 0A out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1A out $end
$var wire 1 0A in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3A out $end
$var wire 1 1A in1 $end
$var wire 1 1A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2A out $end
$var wire 1 !4 in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4A out $end
$var wire 1 2A in1 $end
$var wire 1 2A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5A out $end
$var wire 1 3A in1 $end
$var wire 1 4A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #A out $end
$var wire 1 5A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 %A Out $end
$var wire 1 !4 S $end
$var wire 1 %7 InpA $end
$var wire 1 )7 InpB $end
$var wire 1 6A notS $end
$var wire 1 7A nand1 $end
$var wire 1 8A nand2 $end
$var wire 1 9A inputA $end
$var wire 1 :A inputB $end
$var wire 1 ;A final_not $end

$scope module S_not $end
$var wire 1 6A out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7A out $end
$var wire 1 6A in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9A out $end
$var wire 1 7A in1 $end
$var wire 1 7A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8A out $end
$var wire 1 !4 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :A out $end
$var wire 1 8A in1 $end
$var wire 1 8A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;A out $end
$var wire 1 9A in1 $end
$var wire 1 :A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %A out $end
$var wire 1 ;A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 'A Out $end
$var wire 1 !4 S $end
$var wire 1 $7 InpA $end
$var wire 1 (7 InpB $end
$var wire 1 <A notS $end
$var wire 1 =A nand1 $end
$var wire 1 >A nand2 $end
$var wire 1 ?A inputA $end
$var wire 1 @A inputB $end
$var wire 1 AA final_not $end

$scope module S_not $end
$var wire 1 <A out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =A out $end
$var wire 1 <A in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?A out $end
$var wire 1 =A in1 $end
$var wire 1 =A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >A out $end
$var wire 1 !4 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @A out $end
$var wire 1 >A in1 $end
$var wire 1 >A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AA out $end
$var wire 1 ?A in1 $end
$var wire 1 @A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'A out $end
$var wire 1 AA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 "A Out $end
$var wire 1 !4 S $end
$var wire 1 z@ InpA $end
$var wire 1 ~@ InpB $end
$var wire 1 BA notS $end
$var wire 1 CA nand1 $end
$var wire 1 DA nand2 $end
$var wire 1 EA inputA $end
$var wire 1 FA inputB $end
$var wire 1 GA final_not $end

$scope module S_not $end
$var wire 1 BA out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CA out $end
$var wire 1 BA in1 $end
$var wire 1 z@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EA out $end
$var wire 1 CA in1 $end
$var wire 1 CA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DA out $end
$var wire 1 !4 in1 $end
$var wire 1 ~@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FA out $end
$var wire 1 DA in1 $end
$var wire 1 DA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GA out $end
$var wire 1 EA in1 $end
$var wire 1 FA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "A out $end
$var wire 1 GA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 $A Out $end
$var wire 1 !4 S $end
$var wire 1 y@ InpA $end
$var wire 1 }@ InpB $end
$var wire 1 HA notS $end
$var wire 1 IA nand1 $end
$var wire 1 JA nand2 $end
$var wire 1 KA inputA $end
$var wire 1 LA inputB $end
$var wire 1 MA final_not $end

$scope module S_not $end
$var wire 1 HA out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IA out $end
$var wire 1 HA in1 $end
$var wire 1 y@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KA out $end
$var wire 1 IA in1 $end
$var wire 1 IA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JA out $end
$var wire 1 !4 in1 $end
$var wire 1 }@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LA out $end
$var wire 1 JA in1 $end
$var wire 1 JA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MA out $end
$var wire 1 KA in1 $end
$var wire 1 LA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $A out $end
$var wire 1 MA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 &A Out $end
$var wire 1 !4 S $end
$var wire 1 x@ InpA $end
$var wire 1 |@ InpB $end
$var wire 1 NA notS $end
$var wire 1 OA nand1 $end
$var wire 1 PA nand2 $end
$var wire 1 QA inputA $end
$var wire 1 RA inputB $end
$var wire 1 SA final_not $end

$scope module S_not $end
$var wire 1 NA out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OA out $end
$var wire 1 NA in1 $end
$var wire 1 x@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QA out $end
$var wire 1 OA in1 $end
$var wire 1 OA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PA out $end
$var wire 1 !4 in1 $end
$var wire 1 |@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RA out $end
$var wire 1 PA in1 $end
$var wire 1 PA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SA out $end
$var wire 1 QA in1 $end
$var wire 1 RA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &A out $end
$var wire 1 SA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 )A Out $end
$var wire 1 !4 S $end
$var wire 1 w@ InpA $end
$var wire 1 {@ InpB $end
$var wire 1 TA notS $end
$var wire 1 UA nand1 $end
$var wire 1 VA nand2 $end
$var wire 1 WA inputA $end
$var wire 1 XA inputB $end
$var wire 1 YA final_not $end

$scope module S_not $end
$var wire 1 TA out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UA out $end
$var wire 1 TA in1 $end
$var wire 1 w@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WA out $end
$var wire 1 UA in1 $end
$var wire 1 UA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VA out $end
$var wire 1 !4 in1 $end
$var wire 1 {@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XA out $end
$var wire 1 VA in1 $end
$var wire 1 VA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YA out $end
$var wire 1 WA in1 $end
$var wire 1 XA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )A out $end
$var wire 1 YA in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 77 Out $end
$var wire 1 v@ S $end
$var wire 1 !A InpA $end
$var wire 1 "A InpB $end
$var wire 1 ZA notS $end
$var wire 1 [A nand1 $end
$var wire 1 \A nand2 $end
$var wire 1 ]A inputA $end
$var wire 1 ^A inputB $end
$var wire 1 _A final_not $end

$scope module S_not $end
$var wire 1 ZA out $end
$var wire 1 v@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [A out $end
$var wire 1 ZA in1 $end
$var wire 1 !A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]A out $end
$var wire 1 [A in1 $end
$var wire 1 [A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \A out $end
$var wire 1 v@ in1 $end
$var wire 1 "A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^A out $end
$var wire 1 \A in1 $end
$var wire 1 \A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _A out $end
$var wire 1 ]A in1 $end
$var wire 1 ^A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 77 out $end
$var wire 1 _A in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 67 Out $end
$var wire 1 v@ S $end
$var wire 1 #A InpA $end
$var wire 1 $A InpB $end
$var wire 1 `A notS $end
$var wire 1 aA nand1 $end
$var wire 1 bA nand2 $end
$var wire 1 cA inputA $end
$var wire 1 dA inputB $end
$var wire 1 eA final_not $end

$scope module S_not $end
$var wire 1 `A out $end
$var wire 1 v@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aA out $end
$var wire 1 `A in1 $end
$var wire 1 #A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cA out $end
$var wire 1 aA in1 $end
$var wire 1 aA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bA out $end
$var wire 1 v@ in1 $end
$var wire 1 $A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dA out $end
$var wire 1 bA in1 $end
$var wire 1 bA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eA out $end
$var wire 1 cA in1 $end
$var wire 1 dA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 67 out $end
$var wire 1 eA in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 57 Out $end
$var wire 1 v@ S $end
$var wire 1 %A InpA $end
$var wire 1 &A InpB $end
$var wire 1 fA notS $end
$var wire 1 gA nand1 $end
$var wire 1 hA nand2 $end
$var wire 1 iA inputA $end
$var wire 1 jA inputB $end
$var wire 1 kA final_not $end

$scope module S_not $end
$var wire 1 fA out $end
$var wire 1 v@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gA out $end
$var wire 1 fA in1 $end
$var wire 1 %A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iA out $end
$var wire 1 gA in1 $end
$var wire 1 gA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hA out $end
$var wire 1 v@ in1 $end
$var wire 1 &A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jA out $end
$var wire 1 hA in1 $end
$var wire 1 hA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kA out $end
$var wire 1 iA in1 $end
$var wire 1 jA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 57 out $end
$var wire 1 kA in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 47 Out $end
$var wire 1 v@ S $end
$var wire 1 'A InpA $end
$var wire 1 )A InpB $end
$var wire 1 lA notS $end
$var wire 1 mA nand1 $end
$var wire 1 nA nand2 $end
$var wire 1 oA inputA $end
$var wire 1 pA inputB $end
$var wire 1 qA final_not $end

$scope module S_not $end
$var wire 1 lA out $end
$var wire 1 v@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mA out $end
$var wire 1 lA in1 $end
$var wire 1 'A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oA out $end
$var wire 1 mA in1 $end
$var wire 1 mA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nA out $end
$var wire 1 v@ in1 $end
$var wire 1 )A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pA out $end
$var wire 1 nA in1 $end
$var wire 1 nA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qA out $end
$var wire 1 oA in1 $end
$var wire 1 pA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 47 out $end
$var wire 1 qA in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 07 Out [3] $end
$var wire 1 17 Out [2] $end
$var wire 1 27 Out [1] $end
$var wire 1 37 Out [0] $end
$var wire 1 rA S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 ~6 InpA [3] $end
$var wire 1 !7 InpA [2] $end
$var wire 1 "7 InpA [1] $end
$var wire 1 #7 InpA [0] $end
$var wire 1 $7 InpB [3] $end
$var wire 1 %7 InpB [2] $end
$var wire 1 &7 InpB [1] $end
$var wire 1 '7 InpB [0] $end
$var wire 1 sA InpC [3] $end
$var wire 1 tA InpC [2] $end
$var wire 1 uA InpC [1] $end
$var wire 1 vA InpC [0] $end
$var wire 1 wA InpD [3] $end
$var wire 1 xA InpD [2] $end
$var wire 1 yA InpD [1] $end
$var wire 1 zA InpD [0] $end
$var wire 1 {A stage1_1_bit0 $end
$var wire 1 |A stage1_2_bit0 $end
$var wire 1 }A stage1_1_bit1 $end
$var wire 1 ~A stage1_2_bit1 $end
$var wire 1 !B stage1_1_bit2 $end
$var wire 1 "B stage1_2_bit2 $end
$var wire 1 #B stage1_1_bit3 $end
$var wire 1 $B stage1_2_bit4 $end
$var wire 1 %B stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 {A Out $end
$var wire 1 !4 S $end
$var wire 1 #7 InpA $end
$var wire 1 '7 InpB $end
$var wire 1 &B notS $end
$var wire 1 'B nand1 $end
$var wire 1 (B nand2 $end
$var wire 1 )B inputA $end
$var wire 1 *B inputB $end
$var wire 1 +B final_not $end

$scope module S_not $end
$var wire 1 &B out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'B out $end
$var wire 1 &B in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )B out $end
$var wire 1 'B in1 $end
$var wire 1 'B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (B out $end
$var wire 1 !4 in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *B out $end
$var wire 1 (B in1 $end
$var wire 1 (B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +B out $end
$var wire 1 )B in1 $end
$var wire 1 *B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {A out $end
$var wire 1 +B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 }A Out $end
$var wire 1 !4 S $end
$var wire 1 "7 InpA $end
$var wire 1 &7 InpB $end
$var wire 1 ,B notS $end
$var wire 1 -B nand1 $end
$var wire 1 .B nand2 $end
$var wire 1 /B inputA $end
$var wire 1 0B inputB $end
$var wire 1 1B final_not $end

$scope module S_not $end
$var wire 1 ,B out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -B out $end
$var wire 1 ,B in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /B out $end
$var wire 1 -B in1 $end
$var wire 1 -B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .B out $end
$var wire 1 !4 in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0B out $end
$var wire 1 .B in1 $end
$var wire 1 .B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1B out $end
$var wire 1 /B in1 $end
$var wire 1 0B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }A out $end
$var wire 1 1B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 !B Out $end
$var wire 1 !4 S $end
$var wire 1 !7 InpA $end
$var wire 1 %7 InpB $end
$var wire 1 2B notS $end
$var wire 1 3B nand1 $end
$var wire 1 4B nand2 $end
$var wire 1 5B inputA $end
$var wire 1 6B inputB $end
$var wire 1 7B final_not $end

$scope module S_not $end
$var wire 1 2B out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3B out $end
$var wire 1 2B in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5B out $end
$var wire 1 3B in1 $end
$var wire 1 3B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4B out $end
$var wire 1 !4 in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6B out $end
$var wire 1 4B in1 $end
$var wire 1 4B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7B out $end
$var wire 1 5B in1 $end
$var wire 1 6B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !B out $end
$var wire 1 7B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 #B Out $end
$var wire 1 !4 S $end
$var wire 1 ~6 InpA $end
$var wire 1 $7 InpB $end
$var wire 1 8B notS $end
$var wire 1 9B nand1 $end
$var wire 1 :B nand2 $end
$var wire 1 ;B inputA $end
$var wire 1 <B inputB $end
$var wire 1 =B final_not $end

$scope module S_not $end
$var wire 1 8B out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9B out $end
$var wire 1 8B in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;B out $end
$var wire 1 9B in1 $end
$var wire 1 9B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :B out $end
$var wire 1 !4 in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <B out $end
$var wire 1 :B in1 $end
$var wire 1 :B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =B out $end
$var wire 1 ;B in1 $end
$var wire 1 <B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #B out $end
$var wire 1 =B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 |A Out $end
$var wire 1 !4 S $end
$var wire 1 vA InpA $end
$var wire 1 zA InpB $end
$var wire 1 >B notS $end
$var wire 1 ?B nand1 $end
$var wire 1 @B nand2 $end
$var wire 1 AB inputA $end
$var wire 1 BB inputB $end
$var wire 1 CB final_not $end

$scope module S_not $end
$var wire 1 >B out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?B out $end
$var wire 1 >B in1 $end
$var wire 1 vA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AB out $end
$var wire 1 ?B in1 $end
$var wire 1 ?B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @B out $end
$var wire 1 !4 in1 $end
$var wire 1 zA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BB out $end
$var wire 1 @B in1 $end
$var wire 1 @B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CB out $end
$var wire 1 AB in1 $end
$var wire 1 BB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |A out $end
$var wire 1 CB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ~A Out $end
$var wire 1 !4 S $end
$var wire 1 uA InpA $end
$var wire 1 yA InpB $end
$var wire 1 DB notS $end
$var wire 1 EB nand1 $end
$var wire 1 FB nand2 $end
$var wire 1 GB inputA $end
$var wire 1 HB inputB $end
$var wire 1 IB final_not $end

$scope module S_not $end
$var wire 1 DB out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EB out $end
$var wire 1 DB in1 $end
$var wire 1 uA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GB out $end
$var wire 1 EB in1 $end
$var wire 1 EB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FB out $end
$var wire 1 !4 in1 $end
$var wire 1 yA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HB out $end
$var wire 1 FB in1 $end
$var wire 1 FB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IB out $end
$var wire 1 GB in1 $end
$var wire 1 HB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~A out $end
$var wire 1 IB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 "B Out $end
$var wire 1 !4 S $end
$var wire 1 tA InpA $end
$var wire 1 xA InpB $end
$var wire 1 JB notS $end
$var wire 1 KB nand1 $end
$var wire 1 LB nand2 $end
$var wire 1 MB inputA $end
$var wire 1 NB inputB $end
$var wire 1 OB final_not $end

$scope module S_not $end
$var wire 1 JB out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KB out $end
$var wire 1 JB in1 $end
$var wire 1 tA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MB out $end
$var wire 1 KB in1 $end
$var wire 1 KB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LB out $end
$var wire 1 !4 in1 $end
$var wire 1 xA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NB out $end
$var wire 1 LB in1 $end
$var wire 1 LB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OB out $end
$var wire 1 MB in1 $end
$var wire 1 NB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "B out $end
$var wire 1 OB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 %B Out $end
$var wire 1 !4 S $end
$var wire 1 sA InpA $end
$var wire 1 wA InpB $end
$var wire 1 PB notS $end
$var wire 1 QB nand1 $end
$var wire 1 RB nand2 $end
$var wire 1 SB inputA $end
$var wire 1 TB inputB $end
$var wire 1 UB final_not $end

$scope module S_not $end
$var wire 1 PB out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QB out $end
$var wire 1 PB in1 $end
$var wire 1 sA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SB out $end
$var wire 1 QB in1 $end
$var wire 1 QB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RB out $end
$var wire 1 !4 in1 $end
$var wire 1 wA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TB out $end
$var wire 1 RB in1 $end
$var wire 1 RB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UB out $end
$var wire 1 SB in1 $end
$var wire 1 TB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %B out $end
$var wire 1 UB in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 37 Out $end
$var wire 1 rA S $end
$var wire 1 {A InpA $end
$var wire 1 |A InpB $end
$var wire 1 VB notS $end
$var wire 1 WB nand1 $end
$var wire 1 XB nand2 $end
$var wire 1 YB inputA $end
$var wire 1 ZB inputB $end
$var wire 1 [B final_not $end

$scope module S_not $end
$var wire 1 VB out $end
$var wire 1 rA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WB out $end
$var wire 1 VB in1 $end
$var wire 1 {A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YB out $end
$var wire 1 WB in1 $end
$var wire 1 WB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XB out $end
$var wire 1 rA in1 $end
$var wire 1 |A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZB out $end
$var wire 1 XB in1 $end
$var wire 1 XB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [B out $end
$var wire 1 YB in1 $end
$var wire 1 ZB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 37 out $end
$var wire 1 [B in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 27 Out $end
$var wire 1 rA S $end
$var wire 1 }A InpA $end
$var wire 1 ~A InpB $end
$var wire 1 \B notS $end
$var wire 1 ]B nand1 $end
$var wire 1 ^B nand2 $end
$var wire 1 _B inputA $end
$var wire 1 `B inputB $end
$var wire 1 aB final_not $end

$scope module S_not $end
$var wire 1 \B out $end
$var wire 1 rA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]B out $end
$var wire 1 \B in1 $end
$var wire 1 }A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _B out $end
$var wire 1 ]B in1 $end
$var wire 1 ]B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^B out $end
$var wire 1 rA in1 $end
$var wire 1 ~A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `B out $end
$var wire 1 ^B in1 $end
$var wire 1 ^B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aB out $end
$var wire 1 _B in1 $end
$var wire 1 `B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 27 out $end
$var wire 1 aB in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 17 Out $end
$var wire 1 rA S $end
$var wire 1 !B InpA $end
$var wire 1 "B InpB $end
$var wire 1 bB notS $end
$var wire 1 cB nand1 $end
$var wire 1 dB nand2 $end
$var wire 1 eB inputA $end
$var wire 1 fB inputB $end
$var wire 1 gB final_not $end

$scope module S_not $end
$var wire 1 bB out $end
$var wire 1 rA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cB out $end
$var wire 1 bB in1 $end
$var wire 1 !B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eB out $end
$var wire 1 cB in1 $end
$var wire 1 cB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dB out $end
$var wire 1 rA in1 $end
$var wire 1 "B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fB out $end
$var wire 1 dB in1 $end
$var wire 1 dB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gB out $end
$var wire 1 eB in1 $end
$var wire 1 fB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 17 out $end
$var wire 1 gB in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 07 Out $end
$var wire 1 rA S $end
$var wire 1 #B InpA $end
$var wire 1 %B InpB $end
$var wire 1 hB notS $end
$var wire 1 iB nand1 $end
$var wire 1 jB nand2 $end
$var wire 1 kB inputA $end
$var wire 1 lB inputB $end
$var wire 1 mB final_not $end

$scope module S_not $end
$var wire 1 hB out $end
$var wire 1 rA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iB out $end
$var wire 1 hB in1 $end
$var wire 1 #B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kB out $end
$var wire 1 iB in1 $end
$var wire 1 iB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jB out $end
$var wire 1 rA in1 $end
$var wire 1 %B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lB out $end
$var wire 1 jB in1 $end
$var wire 1 jB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mB out $end
$var wire 1 kB in1 $end
$var wire 1 lB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 07 out $end
$var wire 1 mB in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 76 Out [3] $end
$var wire 1 86 Out [2] $end
$var wire 1 96 Out [1] $end
$var wire 1 :6 Out [0] $end
$var wire 1 nB S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 <7 InpA [3] $end
$var wire 1 =7 InpA [2] $end
$var wire 1 >7 InpA [1] $end
$var wire 1 ?7 InpA [0] $end
$var wire 1 47 InpB [3] $end
$var wire 1 57 InpB [2] $end
$var wire 1 67 InpB [1] $end
$var wire 1 77 InpB [0] $end
$var wire 1 oB InpC [3] $end
$var wire 1 pB InpC [2] $end
$var wire 1 qB InpC [1] $end
$var wire 1 rB InpC [0] $end
$var wire 1 sB InpD [3] $end
$var wire 1 tB InpD [2] $end
$var wire 1 uB InpD [1] $end
$var wire 1 vB InpD [0] $end
$var wire 1 wB stage1_1_bit0 $end
$var wire 1 xB stage1_2_bit0 $end
$var wire 1 yB stage1_1_bit1 $end
$var wire 1 zB stage1_2_bit1 $end
$var wire 1 {B stage1_1_bit2 $end
$var wire 1 |B stage1_2_bit2 $end
$var wire 1 }B stage1_1_bit3 $end
$var wire 1 ~B stage1_2_bit4 $end
$var wire 1 !C stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 wB Out $end
$var wire 1 ~3 S $end
$var wire 1 ?7 InpA $end
$var wire 1 77 InpB $end
$var wire 1 "C notS $end
$var wire 1 #C nand1 $end
$var wire 1 $C nand2 $end
$var wire 1 %C inputA $end
$var wire 1 &C inputB $end
$var wire 1 'C final_not $end

$scope module S_not $end
$var wire 1 "C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #C out $end
$var wire 1 "C in1 $end
$var wire 1 ?7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %C out $end
$var wire 1 #C in1 $end
$var wire 1 #C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $C out $end
$var wire 1 ~3 in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &C out $end
$var wire 1 $C in1 $end
$var wire 1 $C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'C out $end
$var wire 1 %C in1 $end
$var wire 1 &C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wB out $end
$var wire 1 'C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 yB Out $end
$var wire 1 ~3 S $end
$var wire 1 >7 InpA $end
$var wire 1 67 InpB $end
$var wire 1 (C notS $end
$var wire 1 )C nand1 $end
$var wire 1 *C nand2 $end
$var wire 1 +C inputA $end
$var wire 1 ,C inputB $end
$var wire 1 -C final_not $end

$scope module S_not $end
$var wire 1 (C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )C out $end
$var wire 1 (C in1 $end
$var wire 1 >7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +C out $end
$var wire 1 )C in1 $end
$var wire 1 )C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *C out $end
$var wire 1 ~3 in1 $end
$var wire 1 67 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,C out $end
$var wire 1 *C in1 $end
$var wire 1 *C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -C out $end
$var wire 1 +C in1 $end
$var wire 1 ,C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yB out $end
$var wire 1 -C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 {B Out $end
$var wire 1 ~3 S $end
$var wire 1 =7 InpA $end
$var wire 1 57 InpB $end
$var wire 1 .C notS $end
$var wire 1 /C nand1 $end
$var wire 1 0C nand2 $end
$var wire 1 1C inputA $end
$var wire 1 2C inputB $end
$var wire 1 3C final_not $end

$scope module S_not $end
$var wire 1 .C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /C out $end
$var wire 1 .C in1 $end
$var wire 1 =7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1C out $end
$var wire 1 /C in1 $end
$var wire 1 /C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0C out $end
$var wire 1 ~3 in1 $end
$var wire 1 57 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2C out $end
$var wire 1 0C in1 $end
$var wire 1 0C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3C out $end
$var wire 1 1C in1 $end
$var wire 1 2C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {B out $end
$var wire 1 3C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 }B Out $end
$var wire 1 ~3 S $end
$var wire 1 <7 InpA $end
$var wire 1 47 InpB $end
$var wire 1 4C notS $end
$var wire 1 5C nand1 $end
$var wire 1 6C nand2 $end
$var wire 1 7C inputA $end
$var wire 1 8C inputB $end
$var wire 1 9C final_not $end

$scope module S_not $end
$var wire 1 4C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5C out $end
$var wire 1 4C in1 $end
$var wire 1 <7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7C out $end
$var wire 1 5C in1 $end
$var wire 1 5C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6C out $end
$var wire 1 ~3 in1 $end
$var wire 1 47 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8C out $end
$var wire 1 6C in1 $end
$var wire 1 6C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9C out $end
$var wire 1 7C in1 $end
$var wire 1 8C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }B out $end
$var wire 1 9C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 xB Out $end
$var wire 1 ~3 S $end
$var wire 1 rB InpA $end
$var wire 1 vB InpB $end
$var wire 1 :C notS $end
$var wire 1 ;C nand1 $end
$var wire 1 <C nand2 $end
$var wire 1 =C inputA $end
$var wire 1 >C inputB $end
$var wire 1 ?C final_not $end

$scope module S_not $end
$var wire 1 :C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;C out $end
$var wire 1 :C in1 $end
$var wire 1 rB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =C out $end
$var wire 1 ;C in1 $end
$var wire 1 ;C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <C out $end
$var wire 1 ~3 in1 $end
$var wire 1 vB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >C out $end
$var wire 1 <C in1 $end
$var wire 1 <C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?C out $end
$var wire 1 =C in1 $end
$var wire 1 >C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xB out $end
$var wire 1 ?C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 zB Out $end
$var wire 1 ~3 S $end
$var wire 1 qB InpA $end
$var wire 1 uB InpB $end
$var wire 1 @C notS $end
$var wire 1 AC nand1 $end
$var wire 1 BC nand2 $end
$var wire 1 CC inputA $end
$var wire 1 DC inputB $end
$var wire 1 EC final_not $end

$scope module S_not $end
$var wire 1 @C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AC out $end
$var wire 1 @C in1 $end
$var wire 1 qB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CC out $end
$var wire 1 AC in1 $end
$var wire 1 AC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BC out $end
$var wire 1 ~3 in1 $end
$var wire 1 uB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DC out $end
$var wire 1 BC in1 $end
$var wire 1 BC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EC out $end
$var wire 1 CC in1 $end
$var wire 1 DC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zB out $end
$var wire 1 EC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 |B Out $end
$var wire 1 ~3 S $end
$var wire 1 pB InpA $end
$var wire 1 tB InpB $end
$var wire 1 FC notS $end
$var wire 1 GC nand1 $end
$var wire 1 HC nand2 $end
$var wire 1 IC inputA $end
$var wire 1 JC inputB $end
$var wire 1 KC final_not $end

$scope module S_not $end
$var wire 1 FC out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GC out $end
$var wire 1 FC in1 $end
$var wire 1 pB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IC out $end
$var wire 1 GC in1 $end
$var wire 1 GC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HC out $end
$var wire 1 ~3 in1 $end
$var wire 1 tB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JC out $end
$var wire 1 HC in1 $end
$var wire 1 HC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KC out $end
$var wire 1 IC in1 $end
$var wire 1 JC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |B out $end
$var wire 1 KC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 !C Out $end
$var wire 1 ~3 S $end
$var wire 1 oB InpA $end
$var wire 1 sB InpB $end
$var wire 1 LC notS $end
$var wire 1 MC nand1 $end
$var wire 1 NC nand2 $end
$var wire 1 OC inputA $end
$var wire 1 PC inputB $end
$var wire 1 QC final_not $end

$scope module S_not $end
$var wire 1 LC out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MC out $end
$var wire 1 LC in1 $end
$var wire 1 oB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OC out $end
$var wire 1 MC in1 $end
$var wire 1 MC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NC out $end
$var wire 1 ~3 in1 $end
$var wire 1 sB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PC out $end
$var wire 1 NC in1 $end
$var wire 1 NC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QC out $end
$var wire 1 OC in1 $end
$var wire 1 PC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !C out $end
$var wire 1 QC in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 :6 Out $end
$var wire 1 nB S $end
$var wire 1 wB InpA $end
$var wire 1 xB InpB $end
$var wire 1 RC notS $end
$var wire 1 SC nand1 $end
$var wire 1 TC nand2 $end
$var wire 1 UC inputA $end
$var wire 1 VC inputB $end
$var wire 1 WC final_not $end

$scope module S_not $end
$var wire 1 RC out $end
$var wire 1 nB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SC out $end
$var wire 1 RC in1 $end
$var wire 1 wB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UC out $end
$var wire 1 SC in1 $end
$var wire 1 SC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TC out $end
$var wire 1 nB in1 $end
$var wire 1 xB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VC out $end
$var wire 1 TC in1 $end
$var wire 1 TC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WC out $end
$var wire 1 UC in1 $end
$var wire 1 VC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :6 out $end
$var wire 1 WC in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 96 Out $end
$var wire 1 nB S $end
$var wire 1 yB InpA $end
$var wire 1 zB InpB $end
$var wire 1 XC notS $end
$var wire 1 YC nand1 $end
$var wire 1 ZC nand2 $end
$var wire 1 [C inputA $end
$var wire 1 \C inputB $end
$var wire 1 ]C final_not $end

$scope module S_not $end
$var wire 1 XC out $end
$var wire 1 nB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YC out $end
$var wire 1 XC in1 $end
$var wire 1 yB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [C out $end
$var wire 1 YC in1 $end
$var wire 1 YC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZC out $end
$var wire 1 nB in1 $end
$var wire 1 zB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \C out $end
$var wire 1 ZC in1 $end
$var wire 1 ZC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]C out $end
$var wire 1 [C in1 $end
$var wire 1 \C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 96 out $end
$var wire 1 ]C in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 86 Out $end
$var wire 1 nB S $end
$var wire 1 {B InpA $end
$var wire 1 |B InpB $end
$var wire 1 ^C notS $end
$var wire 1 _C nand1 $end
$var wire 1 `C nand2 $end
$var wire 1 aC inputA $end
$var wire 1 bC inputB $end
$var wire 1 cC final_not $end

$scope module S_not $end
$var wire 1 ^C out $end
$var wire 1 nB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _C out $end
$var wire 1 ^C in1 $end
$var wire 1 {B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aC out $end
$var wire 1 _C in1 $end
$var wire 1 _C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `C out $end
$var wire 1 nB in1 $end
$var wire 1 |B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bC out $end
$var wire 1 `C in1 $end
$var wire 1 `C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cC out $end
$var wire 1 aC in1 $end
$var wire 1 bC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 86 out $end
$var wire 1 cC in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 76 Out $end
$var wire 1 nB S $end
$var wire 1 }B InpA $end
$var wire 1 !C InpB $end
$var wire 1 dC notS $end
$var wire 1 eC nand1 $end
$var wire 1 fC nand2 $end
$var wire 1 gC inputA $end
$var wire 1 hC inputB $end
$var wire 1 iC final_not $end

$scope module S_not $end
$var wire 1 dC out $end
$var wire 1 nB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eC out $end
$var wire 1 dC in1 $end
$var wire 1 }B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gC out $end
$var wire 1 eC in1 $end
$var wire 1 eC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fC out $end
$var wire 1 nB in1 $end
$var wire 1 !C in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hC out $end
$var wire 1 fC in1 $end
$var wire 1 fC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iC out $end
$var wire 1 gC in1 $end
$var wire 1 hC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 76 out $end
$var wire 1 iC in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 36 Out [3] $end
$var wire 1 46 Out [2] $end
$var wire 1 56 Out [1] $end
$var wire 1 66 Out [0] $end
$var wire 1 jC S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 87 InpA [3] $end
$var wire 1 97 InpA [2] $end
$var wire 1 :7 InpA [1] $end
$var wire 1 ;7 InpA [0] $end
$var wire 1 07 InpB [3] $end
$var wire 1 17 InpB [2] $end
$var wire 1 27 InpB [1] $end
$var wire 1 37 InpB [0] $end
$var wire 1 kC InpC [3] $end
$var wire 1 lC InpC [2] $end
$var wire 1 mC InpC [1] $end
$var wire 1 nC InpC [0] $end
$var wire 1 oC InpD [3] $end
$var wire 1 pC InpD [2] $end
$var wire 1 qC InpD [1] $end
$var wire 1 rC InpD [0] $end
$var wire 1 sC stage1_1_bit0 $end
$var wire 1 tC stage1_2_bit0 $end
$var wire 1 uC stage1_1_bit1 $end
$var wire 1 vC stage1_2_bit1 $end
$var wire 1 wC stage1_1_bit2 $end
$var wire 1 xC stage1_2_bit2 $end
$var wire 1 yC stage1_1_bit3 $end
$var wire 1 zC stage1_2_bit4 $end
$var wire 1 {C stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 sC Out $end
$var wire 1 ~3 S $end
$var wire 1 ;7 InpA $end
$var wire 1 37 InpB $end
$var wire 1 |C notS $end
$var wire 1 }C nand1 $end
$var wire 1 ~C nand2 $end
$var wire 1 !D inputA $end
$var wire 1 "D inputB $end
$var wire 1 #D final_not $end

$scope module S_not $end
$var wire 1 |C out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }C out $end
$var wire 1 |C in1 $end
$var wire 1 ;7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !D out $end
$var wire 1 }C in1 $end
$var wire 1 }C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~C out $end
$var wire 1 ~3 in1 $end
$var wire 1 37 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "D out $end
$var wire 1 ~C in1 $end
$var wire 1 ~C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #D out $end
$var wire 1 !D in1 $end
$var wire 1 "D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sC out $end
$var wire 1 #D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 uC Out $end
$var wire 1 ~3 S $end
$var wire 1 :7 InpA $end
$var wire 1 27 InpB $end
$var wire 1 $D notS $end
$var wire 1 %D nand1 $end
$var wire 1 &D nand2 $end
$var wire 1 'D inputA $end
$var wire 1 (D inputB $end
$var wire 1 )D final_not $end

$scope module S_not $end
$var wire 1 $D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %D out $end
$var wire 1 $D in1 $end
$var wire 1 :7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'D out $end
$var wire 1 %D in1 $end
$var wire 1 %D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &D out $end
$var wire 1 ~3 in1 $end
$var wire 1 27 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (D out $end
$var wire 1 &D in1 $end
$var wire 1 &D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )D out $end
$var wire 1 'D in1 $end
$var wire 1 (D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uC out $end
$var wire 1 )D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 wC Out $end
$var wire 1 ~3 S $end
$var wire 1 97 InpA $end
$var wire 1 17 InpB $end
$var wire 1 *D notS $end
$var wire 1 +D nand1 $end
$var wire 1 ,D nand2 $end
$var wire 1 -D inputA $end
$var wire 1 .D inputB $end
$var wire 1 /D final_not $end

$scope module S_not $end
$var wire 1 *D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +D out $end
$var wire 1 *D in1 $end
$var wire 1 97 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -D out $end
$var wire 1 +D in1 $end
$var wire 1 +D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,D out $end
$var wire 1 ~3 in1 $end
$var wire 1 17 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .D out $end
$var wire 1 ,D in1 $end
$var wire 1 ,D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /D out $end
$var wire 1 -D in1 $end
$var wire 1 .D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wC out $end
$var wire 1 /D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 yC Out $end
$var wire 1 ~3 S $end
$var wire 1 87 InpA $end
$var wire 1 07 InpB $end
$var wire 1 0D notS $end
$var wire 1 1D nand1 $end
$var wire 1 2D nand2 $end
$var wire 1 3D inputA $end
$var wire 1 4D inputB $end
$var wire 1 5D final_not $end

$scope module S_not $end
$var wire 1 0D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1D out $end
$var wire 1 0D in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3D out $end
$var wire 1 1D in1 $end
$var wire 1 1D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2D out $end
$var wire 1 ~3 in1 $end
$var wire 1 07 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4D out $end
$var wire 1 2D in1 $end
$var wire 1 2D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5D out $end
$var wire 1 3D in1 $end
$var wire 1 4D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yC out $end
$var wire 1 5D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 tC Out $end
$var wire 1 ~3 S $end
$var wire 1 nC InpA $end
$var wire 1 rC InpB $end
$var wire 1 6D notS $end
$var wire 1 7D nand1 $end
$var wire 1 8D nand2 $end
$var wire 1 9D inputA $end
$var wire 1 :D inputB $end
$var wire 1 ;D final_not $end

$scope module S_not $end
$var wire 1 6D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7D out $end
$var wire 1 6D in1 $end
$var wire 1 nC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9D out $end
$var wire 1 7D in1 $end
$var wire 1 7D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8D out $end
$var wire 1 ~3 in1 $end
$var wire 1 rC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :D out $end
$var wire 1 8D in1 $end
$var wire 1 8D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;D out $end
$var wire 1 9D in1 $end
$var wire 1 :D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tC out $end
$var wire 1 ;D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 vC Out $end
$var wire 1 ~3 S $end
$var wire 1 mC InpA $end
$var wire 1 qC InpB $end
$var wire 1 <D notS $end
$var wire 1 =D nand1 $end
$var wire 1 >D nand2 $end
$var wire 1 ?D inputA $end
$var wire 1 @D inputB $end
$var wire 1 AD final_not $end

$scope module S_not $end
$var wire 1 <D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =D out $end
$var wire 1 <D in1 $end
$var wire 1 mC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?D out $end
$var wire 1 =D in1 $end
$var wire 1 =D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >D out $end
$var wire 1 ~3 in1 $end
$var wire 1 qC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @D out $end
$var wire 1 >D in1 $end
$var wire 1 >D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AD out $end
$var wire 1 ?D in1 $end
$var wire 1 @D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vC out $end
$var wire 1 AD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 xC Out $end
$var wire 1 ~3 S $end
$var wire 1 lC InpA $end
$var wire 1 pC InpB $end
$var wire 1 BD notS $end
$var wire 1 CD nand1 $end
$var wire 1 DD nand2 $end
$var wire 1 ED inputA $end
$var wire 1 FD inputB $end
$var wire 1 GD final_not $end

$scope module S_not $end
$var wire 1 BD out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CD out $end
$var wire 1 BD in1 $end
$var wire 1 lC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ED out $end
$var wire 1 CD in1 $end
$var wire 1 CD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DD out $end
$var wire 1 ~3 in1 $end
$var wire 1 pC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FD out $end
$var wire 1 DD in1 $end
$var wire 1 DD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GD out $end
$var wire 1 ED in1 $end
$var wire 1 FD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xC out $end
$var wire 1 GD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 {C Out $end
$var wire 1 ~3 S $end
$var wire 1 kC InpA $end
$var wire 1 oC InpB $end
$var wire 1 HD notS $end
$var wire 1 ID nand1 $end
$var wire 1 JD nand2 $end
$var wire 1 KD inputA $end
$var wire 1 LD inputB $end
$var wire 1 MD final_not $end

$scope module S_not $end
$var wire 1 HD out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ID out $end
$var wire 1 HD in1 $end
$var wire 1 kC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KD out $end
$var wire 1 ID in1 $end
$var wire 1 ID in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JD out $end
$var wire 1 ~3 in1 $end
$var wire 1 oC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LD out $end
$var wire 1 JD in1 $end
$var wire 1 JD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MD out $end
$var wire 1 KD in1 $end
$var wire 1 LD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {C out $end
$var wire 1 MD in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 66 Out $end
$var wire 1 jC S $end
$var wire 1 sC InpA $end
$var wire 1 tC InpB $end
$var wire 1 ND notS $end
$var wire 1 OD nand1 $end
$var wire 1 PD nand2 $end
$var wire 1 QD inputA $end
$var wire 1 RD inputB $end
$var wire 1 SD final_not $end

$scope module S_not $end
$var wire 1 ND out $end
$var wire 1 jC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OD out $end
$var wire 1 ND in1 $end
$var wire 1 sC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QD out $end
$var wire 1 OD in1 $end
$var wire 1 OD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PD out $end
$var wire 1 jC in1 $end
$var wire 1 tC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RD out $end
$var wire 1 PD in1 $end
$var wire 1 PD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SD out $end
$var wire 1 QD in1 $end
$var wire 1 RD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 66 out $end
$var wire 1 SD in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 56 Out $end
$var wire 1 jC S $end
$var wire 1 uC InpA $end
$var wire 1 vC InpB $end
$var wire 1 TD notS $end
$var wire 1 UD nand1 $end
$var wire 1 VD nand2 $end
$var wire 1 WD inputA $end
$var wire 1 XD inputB $end
$var wire 1 YD final_not $end

$scope module S_not $end
$var wire 1 TD out $end
$var wire 1 jC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UD out $end
$var wire 1 TD in1 $end
$var wire 1 uC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WD out $end
$var wire 1 UD in1 $end
$var wire 1 UD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VD out $end
$var wire 1 jC in1 $end
$var wire 1 vC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XD out $end
$var wire 1 VD in1 $end
$var wire 1 VD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YD out $end
$var wire 1 WD in1 $end
$var wire 1 XD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 56 out $end
$var wire 1 YD in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 46 Out $end
$var wire 1 jC S $end
$var wire 1 wC InpA $end
$var wire 1 xC InpB $end
$var wire 1 ZD notS $end
$var wire 1 [D nand1 $end
$var wire 1 \D nand2 $end
$var wire 1 ]D inputA $end
$var wire 1 ^D inputB $end
$var wire 1 _D final_not $end

$scope module S_not $end
$var wire 1 ZD out $end
$var wire 1 jC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [D out $end
$var wire 1 ZD in1 $end
$var wire 1 wC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]D out $end
$var wire 1 [D in1 $end
$var wire 1 [D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \D out $end
$var wire 1 jC in1 $end
$var wire 1 xC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^D out $end
$var wire 1 \D in1 $end
$var wire 1 \D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _D out $end
$var wire 1 ]D in1 $end
$var wire 1 ^D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 46 out $end
$var wire 1 _D in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 36 Out $end
$var wire 1 jC S $end
$var wire 1 yC InpA $end
$var wire 1 {C InpB $end
$var wire 1 `D notS $end
$var wire 1 aD nand1 $end
$var wire 1 bD nand2 $end
$var wire 1 cD inputA $end
$var wire 1 dD inputB $end
$var wire 1 eD final_not $end

$scope module S_not $end
$var wire 1 `D out $end
$var wire 1 jC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aD out $end
$var wire 1 `D in1 $end
$var wire 1 yC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cD out $end
$var wire 1 aD in1 $end
$var wire 1 aD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bD out $end
$var wire 1 jC in1 $end
$var wire 1 {C in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dD out $end
$var wire 1 bD in1 $end
$var wire 1 bD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eD out $end
$var wire 1 cD in1 $end
$var wire 1 dD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 36 out $end
$var wire 1 eD in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 /6 Out [3] $end
$var wire 1 06 Out [2] $end
$var wire 1 16 Out [1] $end
$var wire 1 26 Out [0] $end
$var wire 1 fD S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 47 InpA [3] $end
$var wire 1 57 InpA [2] $end
$var wire 1 67 InpA [1] $end
$var wire 1 77 InpA [0] $end
$var wire 1 <7 InpB [3] $end
$var wire 1 =7 InpB [2] $end
$var wire 1 >7 InpB [1] $end
$var wire 1 ?7 InpB [0] $end
$var wire 1 gD InpC [3] $end
$var wire 1 hD InpC [2] $end
$var wire 1 iD InpC [1] $end
$var wire 1 jD InpC [0] $end
$var wire 1 kD InpD [3] $end
$var wire 1 lD InpD [2] $end
$var wire 1 mD InpD [1] $end
$var wire 1 nD InpD [0] $end
$var wire 1 oD stage1_1_bit0 $end
$var wire 1 pD stage1_2_bit0 $end
$var wire 1 qD stage1_1_bit1 $end
$var wire 1 rD stage1_2_bit1 $end
$var wire 1 sD stage1_1_bit2 $end
$var wire 1 tD stage1_2_bit2 $end
$var wire 1 uD stage1_1_bit3 $end
$var wire 1 vD stage1_2_bit4 $end
$var wire 1 wD stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 oD Out $end
$var wire 1 ~3 S $end
$var wire 1 77 InpA $end
$var wire 1 ?7 InpB $end
$var wire 1 xD notS $end
$var wire 1 yD nand1 $end
$var wire 1 zD nand2 $end
$var wire 1 {D inputA $end
$var wire 1 |D inputB $end
$var wire 1 }D final_not $end

$scope module S_not $end
$var wire 1 xD out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yD out $end
$var wire 1 xD in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {D out $end
$var wire 1 yD in1 $end
$var wire 1 yD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zD out $end
$var wire 1 ~3 in1 $end
$var wire 1 ?7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |D out $end
$var wire 1 zD in1 $end
$var wire 1 zD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }D out $end
$var wire 1 {D in1 $end
$var wire 1 |D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oD out $end
$var wire 1 }D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 qD Out $end
$var wire 1 ~3 S $end
$var wire 1 67 InpA $end
$var wire 1 >7 InpB $end
$var wire 1 ~D notS $end
$var wire 1 !E nand1 $end
$var wire 1 "E nand2 $end
$var wire 1 #E inputA $end
$var wire 1 $E inputB $end
$var wire 1 %E final_not $end

$scope module S_not $end
$var wire 1 ~D out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !E out $end
$var wire 1 ~D in1 $end
$var wire 1 67 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #E out $end
$var wire 1 !E in1 $end
$var wire 1 !E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "E out $end
$var wire 1 ~3 in1 $end
$var wire 1 >7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $E out $end
$var wire 1 "E in1 $end
$var wire 1 "E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %E out $end
$var wire 1 #E in1 $end
$var wire 1 $E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qD out $end
$var wire 1 %E in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 sD Out $end
$var wire 1 ~3 S $end
$var wire 1 57 InpA $end
$var wire 1 =7 InpB $end
$var wire 1 &E notS $end
$var wire 1 'E nand1 $end
$var wire 1 (E nand2 $end
$var wire 1 )E inputA $end
$var wire 1 *E inputB $end
$var wire 1 +E final_not $end

$scope module S_not $end
$var wire 1 &E out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'E out $end
$var wire 1 &E in1 $end
$var wire 1 57 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )E out $end
$var wire 1 'E in1 $end
$var wire 1 'E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (E out $end
$var wire 1 ~3 in1 $end
$var wire 1 =7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *E out $end
$var wire 1 (E in1 $end
$var wire 1 (E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +E out $end
$var wire 1 )E in1 $end
$var wire 1 *E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sD out $end
$var wire 1 +E in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 uD Out $end
$var wire 1 ~3 S $end
$var wire 1 47 InpA $end
$var wire 1 <7 InpB $end
$var wire 1 ,E notS $end
$var wire 1 -E nand1 $end
$var wire 1 .E nand2 $end
$var wire 1 /E inputA $end
$var wire 1 0E inputB $end
$var wire 1 1E final_not $end

$scope module S_not $end
$var wire 1 ,E out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -E out $end
$var wire 1 ,E in1 $end
$var wire 1 47 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /E out $end
$var wire 1 -E in1 $end
$var wire 1 -E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .E out $end
$var wire 1 ~3 in1 $end
$var wire 1 <7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0E out $end
$var wire 1 .E in1 $end
$var wire 1 .E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1E out $end
$var wire 1 /E in1 $end
$var wire 1 0E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uD out $end
$var wire 1 1E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 pD Out $end
$var wire 1 ~3 S $end
$var wire 1 jD InpA $end
$var wire 1 nD InpB $end
$var wire 1 2E notS $end
$var wire 1 3E nand1 $end
$var wire 1 4E nand2 $end
$var wire 1 5E inputA $end
$var wire 1 6E inputB $end
$var wire 1 7E final_not $end

$scope module S_not $end
$var wire 1 2E out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3E out $end
$var wire 1 2E in1 $end
$var wire 1 jD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5E out $end
$var wire 1 3E in1 $end
$var wire 1 3E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4E out $end
$var wire 1 ~3 in1 $end
$var wire 1 nD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6E out $end
$var wire 1 4E in1 $end
$var wire 1 4E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7E out $end
$var wire 1 5E in1 $end
$var wire 1 6E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pD out $end
$var wire 1 7E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 rD Out $end
$var wire 1 ~3 S $end
$var wire 1 iD InpA $end
$var wire 1 mD InpB $end
$var wire 1 8E notS $end
$var wire 1 9E nand1 $end
$var wire 1 :E nand2 $end
$var wire 1 ;E inputA $end
$var wire 1 <E inputB $end
$var wire 1 =E final_not $end

$scope module S_not $end
$var wire 1 8E out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9E out $end
$var wire 1 8E in1 $end
$var wire 1 iD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;E out $end
$var wire 1 9E in1 $end
$var wire 1 9E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :E out $end
$var wire 1 ~3 in1 $end
$var wire 1 mD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <E out $end
$var wire 1 :E in1 $end
$var wire 1 :E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =E out $end
$var wire 1 ;E in1 $end
$var wire 1 <E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rD out $end
$var wire 1 =E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 tD Out $end
$var wire 1 ~3 S $end
$var wire 1 hD InpA $end
$var wire 1 lD InpB $end
$var wire 1 >E notS $end
$var wire 1 ?E nand1 $end
$var wire 1 @E nand2 $end
$var wire 1 AE inputA $end
$var wire 1 BE inputB $end
$var wire 1 CE final_not $end

$scope module S_not $end
$var wire 1 >E out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?E out $end
$var wire 1 >E in1 $end
$var wire 1 hD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AE out $end
$var wire 1 ?E in1 $end
$var wire 1 ?E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @E out $end
$var wire 1 ~3 in1 $end
$var wire 1 lD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BE out $end
$var wire 1 @E in1 $end
$var wire 1 @E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CE out $end
$var wire 1 AE in1 $end
$var wire 1 BE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tD out $end
$var wire 1 CE in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 wD Out $end
$var wire 1 ~3 S $end
$var wire 1 gD InpA $end
$var wire 1 kD InpB $end
$var wire 1 DE notS $end
$var wire 1 EE nand1 $end
$var wire 1 FE nand2 $end
$var wire 1 GE inputA $end
$var wire 1 HE inputB $end
$var wire 1 IE final_not $end

$scope module S_not $end
$var wire 1 DE out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EE out $end
$var wire 1 DE in1 $end
$var wire 1 gD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GE out $end
$var wire 1 EE in1 $end
$var wire 1 EE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FE out $end
$var wire 1 ~3 in1 $end
$var wire 1 kD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HE out $end
$var wire 1 FE in1 $end
$var wire 1 FE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IE out $end
$var wire 1 GE in1 $end
$var wire 1 HE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wD out $end
$var wire 1 IE in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 26 Out $end
$var wire 1 fD S $end
$var wire 1 oD InpA $end
$var wire 1 pD InpB $end
$var wire 1 JE notS $end
$var wire 1 KE nand1 $end
$var wire 1 LE nand2 $end
$var wire 1 ME inputA $end
$var wire 1 NE inputB $end
$var wire 1 OE final_not $end

$scope module S_not $end
$var wire 1 JE out $end
$var wire 1 fD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KE out $end
$var wire 1 JE in1 $end
$var wire 1 oD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ME out $end
$var wire 1 KE in1 $end
$var wire 1 KE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LE out $end
$var wire 1 fD in1 $end
$var wire 1 pD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NE out $end
$var wire 1 LE in1 $end
$var wire 1 LE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OE out $end
$var wire 1 ME in1 $end
$var wire 1 NE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 26 out $end
$var wire 1 OE in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 16 Out $end
$var wire 1 fD S $end
$var wire 1 qD InpA $end
$var wire 1 rD InpB $end
$var wire 1 PE notS $end
$var wire 1 QE nand1 $end
$var wire 1 RE nand2 $end
$var wire 1 SE inputA $end
$var wire 1 TE inputB $end
$var wire 1 UE final_not $end

$scope module S_not $end
$var wire 1 PE out $end
$var wire 1 fD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QE out $end
$var wire 1 PE in1 $end
$var wire 1 qD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SE out $end
$var wire 1 QE in1 $end
$var wire 1 QE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RE out $end
$var wire 1 fD in1 $end
$var wire 1 rD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TE out $end
$var wire 1 RE in1 $end
$var wire 1 RE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UE out $end
$var wire 1 SE in1 $end
$var wire 1 TE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 16 out $end
$var wire 1 UE in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 06 Out $end
$var wire 1 fD S $end
$var wire 1 sD InpA $end
$var wire 1 tD InpB $end
$var wire 1 VE notS $end
$var wire 1 WE nand1 $end
$var wire 1 XE nand2 $end
$var wire 1 YE inputA $end
$var wire 1 ZE inputB $end
$var wire 1 [E final_not $end

$scope module S_not $end
$var wire 1 VE out $end
$var wire 1 fD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WE out $end
$var wire 1 VE in1 $end
$var wire 1 sD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YE out $end
$var wire 1 WE in1 $end
$var wire 1 WE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XE out $end
$var wire 1 fD in1 $end
$var wire 1 tD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZE out $end
$var wire 1 XE in1 $end
$var wire 1 XE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [E out $end
$var wire 1 YE in1 $end
$var wire 1 ZE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 06 out $end
$var wire 1 [E in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 /6 Out $end
$var wire 1 fD S $end
$var wire 1 uD InpA $end
$var wire 1 wD InpB $end
$var wire 1 \E notS $end
$var wire 1 ]E nand1 $end
$var wire 1 ^E nand2 $end
$var wire 1 _E inputA $end
$var wire 1 `E inputB $end
$var wire 1 aE final_not $end

$scope module S_not $end
$var wire 1 \E out $end
$var wire 1 fD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]E out $end
$var wire 1 \E in1 $end
$var wire 1 uD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _E out $end
$var wire 1 ]E in1 $end
$var wire 1 ]E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^E out $end
$var wire 1 fD in1 $end
$var wire 1 wD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `E out $end
$var wire 1 ^E in1 $end
$var wire 1 ^E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aE out $end
$var wire 1 _E in1 $end
$var wire 1 `E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /6 out $end
$var wire 1 aE in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 +6 Out [3] $end
$var wire 1 ,6 Out [2] $end
$var wire 1 -6 Out [1] $end
$var wire 1 .6 Out [0] $end
$var wire 1 bE S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 07 InpA [3] $end
$var wire 1 17 InpA [2] $end
$var wire 1 27 InpA [1] $end
$var wire 1 37 InpA [0] $end
$var wire 1 87 InpB [3] $end
$var wire 1 97 InpB [2] $end
$var wire 1 :7 InpB [1] $end
$var wire 1 ;7 InpB [0] $end
$var wire 1 cE InpC [3] $end
$var wire 1 dE InpC [2] $end
$var wire 1 eE InpC [1] $end
$var wire 1 fE InpC [0] $end
$var wire 1 gE InpD [3] $end
$var wire 1 hE InpD [2] $end
$var wire 1 iE InpD [1] $end
$var wire 1 jE InpD [0] $end
$var wire 1 kE stage1_1_bit0 $end
$var wire 1 lE stage1_2_bit0 $end
$var wire 1 mE stage1_1_bit1 $end
$var wire 1 nE stage1_2_bit1 $end
$var wire 1 oE stage1_1_bit2 $end
$var wire 1 pE stage1_2_bit2 $end
$var wire 1 qE stage1_1_bit3 $end
$var wire 1 rE stage1_2_bit4 $end
$var wire 1 sE stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 kE Out $end
$var wire 1 ~3 S $end
$var wire 1 37 InpA $end
$var wire 1 ;7 InpB $end
$var wire 1 tE notS $end
$var wire 1 uE nand1 $end
$var wire 1 vE nand2 $end
$var wire 1 wE inputA $end
$var wire 1 xE inputB $end
$var wire 1 yE final_not $end

$scope module S_not $end
$var wire 1 tE out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uE out $end
$var wire 1 tE in1 $end
$var wire 1 37 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wE out $end
$var wire 1 uE in1 $end
$var wire 1 uE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vE out $end
$var wire 1 ~3 in1 $end
$var wire 1 ;7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xE out $end
$var wire 1 vE in1 $end
$var wire 1 vE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yE out $end
$var wire 1 wE in1 $end
$var wire 1 xE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kE out $end
$var wire 1 yE in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 mE Out $end
$var wire 1 ~3 S $end
$var wire 1 27 InpA $end
$var wire 1 :7 InpB $end
$var wire 1 zE notS $end
$var wire 1 {E nand1 $end
$var wire 1 |E nand2 $end
$var wire 1 }E inputA $end
$var wire 1 ~E inputB $end
$var wire 1 !F final_not $end

$scope module S_not $end
$var wire 1 zE out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {E out $end
$var wire 1 zE in1 $end
$var wire 1 27 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }E out $end
$var wire 1 {E in1 $end
$var wire 1 {E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |E out $end
$var wire 1 ~3 in1 $end
$var wire 1 :7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~E out $end
$var wire 1 |E in1 $end
$var wire 1 |E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !F out $end
$var wire 1 }E in1 $end
$var wire 1 ~E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mE out $end
$var wire 1 !F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 oE Out $end
$var wire 1 ~3 S $end
$var wire 1 17 InpA $end
$var wire 1 97 InpB $end
$var wire 1 "F notS $end
$var wire 1 #F nand1 $end
$var wire 1 $F nand2 $end
$var wire 1 %F inputA $end
$var wire 1 &F inputB $end
$var wire 1 'F final_not $end

$scope module S_not $end
$var wire 1 "F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #F out $end
$var wire 1 "F in1 $end
$var wire 1 17 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %F out $end
$var wire 1 #F in1 $end
$var wire 1 #F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $F out $end
$var wire 1 ~3 in1 $end
$var wire 1 97 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &F out $end
$var wire 1 $F in1 $end
$var wire 1 $F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'F out $end
$var wire 1 %F in1 $end
$var wire 1 &F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oE out $end
$var wire 1 'F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 qE Out $end
$var wire 1 ~3 S $end
$var wire 1 07 InpA $end
$var wire 1 87 InpB $end
$var wire 1 (F notS $end
$var wire 1 )F nand1 $end
$var wire 1 *F nand2 $end
$var wire 1 +F inputA $end
$var wire 1 ,F inputB $end
$var wire 1 -F final_not $end

$scope module S_not $end
$var wire 1 (F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )F out $end
$var wire 1 (F in1 $end
$var wire 1 07 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +F out $end
$var wire 1 )F in1 $end
$var wire 1 )F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *F out $end
$var wire 1 ~3 in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,F out $end
$var wire 1 *F in1 $end
$var wire 1 *F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -F out $end
$var wire 1 +F in1 $end
$var wire 1 ,F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qE out $end
$var wire 1 -F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 lE Out $end
$var wire 1 ~3 S $end
$var wire 1 fE InpA $end
$var wire 1 jE InpB $end
$var wire 1 .F notS $end
$var wire 1 /F nand1 $end
$var wire 1 0F nand2 $end
$var wire 1 1F inputA $end
$var wire 1 2F inputB $end
$var wire 1 3F final_not $end

$scope module S_not $end
$var wire 1 .F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /F out $end
$var wire 1 .F in1 $end
$var wire 1 fE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1F out $end
$var wire 1 /F in1 $end
$var wire 1 /F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0F out $end
$var wire 1 ~3 in1 $end
$var wire 1 jE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2F out $end
$var wire 1 0F in1 $end
$var wire 1 0F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3F out $end
$var wire 1 1F in1 $end
$var wire 1 2F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lE out $end
$var wire 1 3F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 nE Out $end
$var wire 1 ~3 S $end
$var wire 1 eE InpA $end
$var wire 1 iE InpB $end
$var wire 1 4F notS $end
$var wire 1 5F nand1 $end
$var wire 1 6F nand2 $end
$var wire 1 7F inputA $end
$var wire 1 8F inputB $end
$var wire 1 9F final_not $end

$scope module S_not $end
$var wire 1 4F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5F out $end
$var wire 1 4F in1 $end
$var wire 1 eE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7F out $end
$var wire 1 5F in1 $end
$var wire 1 5F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6F out $end
$var wire 1 ~3 in1 $end
$var wire 1 iE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8F out $end
$var wire 1 6F in1 $end
$var wire 1 6F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9F out $end
$var wire 1 7F in1 $end
$var wire 1 8F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nE out $end
$var wire 1 9F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 pE Out $end
$var wire 1 ~3 S $end
$var wire 1 dE InpA $end
$var wire 1 hE InpB $end
$var wire 1 :F notS $end
$var wire 1 ;F nand1 $end
$var wire 1 <F nand2 $end
$var wire 1 =F inputA $end
$var wire 1 >F inputB $end
$var wire 1 ?F final_not $end

$scope module S_not $end
$var wire 1 :F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;F out $end
$var wire 1 :F in1 $end
$var wire 1 dE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =F out $end
$var wire 1 ;F in1 $end
$var wire 1 ;F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <F out $end
$var wire 1 ~3 in1 $end
$var wire 1 hE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >F out $end
$var wire 1 <F in1 $end
$var wire 1 <F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?F out $end
$var wire 1 =F in1 $end
$var wire 1 >F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pE out $end
$var wire 1 ?F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 sE Out $end
$var wire 1 ~3 S $end
$var wire 1 cE InpA $end
$var wire 1 gE InpB $end
$var wire 1 @F notS $end
$var wire 1 AF nand1 $end
$var wire 1 BF nand2 $end
$var wire 1 CF inputA $end
$var wire 1 DF inputB $end
$var wire 1 EF final_not $end

$scope module S_not $end
$var wire 1 @F out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AF out $end
$var wire 1 @F in1 $end
$var wire 1 cE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CF out $end
$var wire 1 AF in1 $end
$var wire 1 AF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BF out $end
$var wire 1 ~3 in1 $end
$var wire 1 gE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DF out $end
$var wire 1 BF in1 $end
$var wire 1 BF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EF out $end
$var wire 1 CF in1 $end
$var wire 1 DF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sE out $end
$var wire 1 EF in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 .6 Out $end
$var wire 1 bE S $end
$var wire 1 kE InpA $end
$var wire 1 lE InpB $end
$var wire 1 FF notS $end
$var wire 1 GF nand1 $end
$var wire 1 HF nand2 $end
$var wire 1 IF inputA $end
$var wire 1 JF inputB $end
$var wire 1 KF final_not $end

$scope module S_not $end
$var wire 1 FF out $end
$var wire 1 bE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GF out $end
$var wire 1 FF in1 $end
$var wire 1 kE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IF out $end
$var wire 1 GF in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HF out $end
$var wire 1 bE in1 $end
$var wire 1 lE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JF out $end
$var wire 1 HF in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KF out $end
$var wire 1 IF in1 $end
$var wire 1 JF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .6 out $end
$var wire 1 KF in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 -6 Out $end
$var wire 1 bE S $end
$var wire 1 mE InpA $end
$var wire 1 nE InpB $end
$var wire 1 LF notS $end
$var wire 1 MF nand1 $end
$var wire 1 NF nand2 $end
$var wire 1 OF inputA $end
$var wire 1 PF inputB $end
$var wire 1 QF final_not $end

$scope module S_not $end
$var wire 1 LF out $end
$var wire 1 bE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MF out $end
$var wire 1 LF in1 $end
$var wire 1 mE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OF out $end
$var wire 1 MF in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NF out $end
$var wire 1 bE in1 $end
$var wire 1 nE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PF out $end
$var wire 1 NF in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QF out $end
$var wire 1 OF in1 $end
$var wire 1 PF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -6 out $end
$var wire 1 QF in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ,6 Out $end
$var wire 1 bE S $end
$var wire 1 oE InpA $end
$var wire 1 pE InpB $end
$var wire 1 RF notS $end
$var wire 1 SF nand1 $end
$var wire 1 TF nand2 $end
$var wire 1 UF inputA $end
$var wire 1 VF inputB $end
$var wire 1 WF final_not $end

$scope module S_not $end
$var wire 1 RF out $end
$var wire 1 bE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SF out $end
$var wire 1 RF in1 $end
$var wire 1 oE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UF out $end
$var wire 1 SF in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TF out $end
$var wire 1 bE in1 $end
$var wire 1 pE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VF out $end
$var wire 1 TF in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WF out $end
$var wire 1 UF in1 $end
$var wire 1 VF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,6 out $end
$var wire 1 WF in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 +6 Out $end
$var wire 1 bE S $end
$var wire 1 qE InpA $end
$var wire 1 sE InpB $end
$var wire 1 XF notS $end
$var wire 1 YF nand1 $end
$var wire 1 ZF nand2 $end
$var wire 1 [F inputA $end
$var wire 1 \F inputB $end
$var wire 1 ]F final_not $end

$scope module S_not $end
$var wire 1 XF out $end
$var wire 1 bE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YF out $end
$var wire 1 XF in1 $end
$var wire 1 qE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [F out $end
$var wire 1 YF in1 $end
$var wire 1 YF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZF out $end
$var wire 1 bE in1 $end
$var wire 1 sE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \F out $end
$var wire 1 ZF in1 $end
$var wire 1 ZF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]F out $end
$var wire 1 [F in1 $end
$var wire 1 \F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +6 out $end
$var wire 1 ]F in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_1 $end
$var parameter 32 ^F OPERAND_WIDTH $end
$var parameter 32 _F SHAMT_WIDTH $end
$var parameter 32 `F NUM_OPERATIONS $end
$var wire 1 b3 in [15] $end
$var wire 1 c3 in [14] $end
$var wire 1 d3 in [13] $end
$var wire 1 e3 in [12] $end
$var wire 1 f3 in [11] $end
$var wire 1 g3 in [10] $end
$var wire 1 h3 in [9] $end
$var wire 1 i3 in [8] $end
$var wire 1 j3 in [7] $end
$var wire 1 k3 in [6] $end
$var wire 1 l3 in [5] $end
$var wire 1 m3 in [4] $end
$var wire 1 n3 in [3] $end
$var wire 1 o3 in [2] $end
$var wire 1 p3 in [1] $end
$var wire 1 q3 in [0] $end
$var wire 1 ~3 shamt [3] $end
$var wire 1 !4 shamt [2] $end
$var wire 1 "4 shamt [1] $end
$var wire 1 #4 shamt [0] $end
$var wire 1 ;6 out [15] $end
$var wire 1 <6 out [14] $end
$var wire 1 =6 out [13] $end
$var wire 1 >6 out [12] $end
$var wire 1 ?6 out [11] $end
$var wire 1 @6 out [10] $end
$var wire 1 A6 out [9] $end
$var wire 1 B6 out [8] $end
$var wire 1 C6 out [7] $end
$var wire 1 D6 out [6] $end
$var wire 1 E6 out [5] $end
$var wire 1 F6 out [4] $end
$var wire 1 G6 out [3] $end
$var wire 1 H6 out [2] $end
$var wire 1 I6 out [1] $end
$var wire 1 J6 out [0] $end
$var wire 1 aF shift1 [15] $end
$var wire 1 bF shift1 [14] $end
$var wire 1 cF shift1 [13] $end
$var wire 1 dF shift1 [12] $end
$var wire 1 eF shift1 [11] $end
$var wire 1 fF shift1 [10] $end
$var wire 1 gF shift1 [9] $end
$var wire 1 hF shift1 [8] $end
$var wire 1 iF shift1 [7] $end
$var wire 1 jF shift1 [6] $end
$var wire 1 kF shift1 [5] $end
$var wire 1 lF shift1 [4] $end
$var wire 1 mF shift1 [3] $end
$var wire 1 nF shift1 [2] $end
$var wire 1 oF shift1 [1] $end
$var wire 1 pF shift1 [0] $end
$var wire 1 qF shift2 [15] $end
$var wire 1 rF shift2 [14] $end
$var wire 1 sF shift2 [13] $end
$var wire 1 tF shift2 [12] $end
$var wire 1 uF shift2 [11] $end
$var wire 1 vF shift2 [10] $end
$var wire 1 wF shift2 [9] $end
$var wire 1 xF shift2 [8] $end
$var wire 1 yF shift2 [7] $end
$var wire 1 zF shift2 [6] $end
$var wire 1 {F shift2 [5] $end
$var wire 1 |F shift2 [4] $end
$var wire 1 }F shift2 [3] $end
$var wire 1 ~F shift2 [2] $end
$var wire 1 !G shift2 [1] $end
$var wire 1 "G shift2 [0] $end
$var wire 1 #G shift4 [15] $end
$var wire 1 $G shift4 [14] $end
$var wire 1 %G shift4 [13] $end
$var wire 1 &G shift4 [12] $end
$var wire 1 'G shift4 [11] $end
$var wire 1 (G shift4 [10] $end
$var wire 1 )G shift4 [9] $end
$var wire 1 *G shift4 [8] $end
$var wire 1 +G shift4 [7] $end
$var wire 1 ,G shift4 [6] $end
$var wire 1 -G shift4 [5] $end
$var wire 1 .G shift4 [4] $end
$var wire 1 /G shift4 [3] $end
$var wire 1 0G shift4 [2] $end
$var wire 1 1G shift4 [1] $end
$var wire 1 2G shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 mF Out [3] $end
$var wire 1 nF Out [2] $end
$var wire 1 oF Out [1] $end
$var wire 1 pF Out [0] $end
$var wire 1 3G S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 n3 InpA [3] $end
$var wire 1 o3 InpA [2] $end
$var wire 1 p3 InpA [1] $end
$var wire 1 q3 InpA [0] $end
$var wire 1 o3 InpB [3] $end
$var wire 1 p3 InpB [2] $end
$var wire 1 q3 InpB [1] $end
$var wire 1 4G InpB [0] $end
$var wire 1 5G InpC [3] $end
$var wire 1 6G InpC [2] $end
$var wire 1 7G InpC [1] $end
$var wire 1 8G InpC [0] $end
$var wire 1 9G InpD [3] $end
$var wire 1 :G InpD [2] $end
$var wire 1 ;G InpD [1] $end
$var wire 1 <G InpD [0] $end
$var wire 1 =G stage1_1_bit0 $end
$var wire 1 >G stage1_2_bit0 $end
$var wire 1 ?G stage1_1_bit1 $end
$var wire 1 @G stage1_2_bit1 $end
$var wire 1 AG stage1_1_bit2 $end
$var wire 1 BG stage1_2_bit2 $end
$var wire 1 CG stage1_1_bit3 $end
$var wire 1 DG stage1_2_bit4 $end
$var wire 1 EG stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 =G Out $end
$var wire 1 #4 S $end
$var wire 1 q3 InpA $end
$var wire 1 4G InpB $end
$var wire 1 FG notS $end
$var wire 1 GG nand1 $end
$var wire 1 HG nand2 $end
$var wire 1 IG inputA $end
$var wire 1 JG inputB $end
$var wire 1 KG final_not $end

$scope module S_not $end
$var wire 1 FG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GG out $end
$var wire 1 FG in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IG out $end
$var wire 1 GG in1 $end
$var wire 1 GG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HG out $end
$var wire 1 #4 in1 $end
$var wire 1 4G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JG out $end
$var wire 1 HG in1 $end
$var wire 1 HG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KG out $end
$var wire 1 IG in1 $end
$var wire 1 JG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =G out $end
$var wire 1 KG in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ?G Out $end
$var wire 1 #4 S $end
$var wire 1 p3 InpA $end
$var wire 1 q3 InpB $end
$var wire 1 LG notS $end
$var wire 1 MG nand1 $end
$var wire 1 NG nand2 $end
$var wire 1 OG inputA $end
$var wire 1 PG inputB $end
$var wire 1 QG final_not $end

$scope module S_not $end
$var wire 1 LG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MG out $end
$var wire 1 LG in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OG out $end
$var wire 1 MG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NG out $end
$var wire 1 #4 in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PG out $end
$var wire 1 NG in1 $end
$var wire 1 NG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QG out $end
$var wire 1 OG in1 $end
$var wire 1 PG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?G out $end
$var wire 1 QG in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 AG Out $end
$var wire 1 #4 S $end
$var wire 1 o3 InpA $end
$var wire 1 p3 InpB $end
$var wire 1 RG notS $end
$var wire 1 SG nand1 $end
$var wire 1 TG nand2 $end
$var wire 1 UG inputA $end
$var wire 1 VG inputB $end
$var wire 1 WG final_not $end

$scope module S_not $end
$var wire 1 RG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SG out $end
$var wire 1 RG in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UG out $end
$var wire 1 SG in1 $end
$var wire 1 SG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TG out $end
$var wire 1 #4 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VG out $end
$var wire 1 TG in1 $end
$var wire 1 TG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WG out $end
$var wire 1 UG in1 $end
$var wire 1 VG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 AG out $end
$var wire 1 WG in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 CG Out $end
$var wire 1 #4 S $end
$var wire 1 n3 InpA $end
$var wire 1 o3 InpB $end
$var wire 1 XG notS $end
$var wire 1 YG nand1 $end
$var wire 1 ZG nand2 $end
$var wire 1 [G inputA $end
$var wire 1 \G inputB $end
$var wire 1 ]G final_not $end

$scope module S_not $end
$var wire 1 XG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YG out $end
$var wire 1 XG in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [G out $end
$var wire 1 YG in1 $end
$var wire 1 YG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZG out $end
$var wire 1 #4 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \G out $end
$var wire 1 ZG in1 $end
$var wire 1 ZG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]G out $end
$var wire 1 [G in1 $end
$var wire 1 \G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 CG out $end
$var wire 1 ]G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 >G Out $end
$var wire 1 #4 S $end
$var wire 1 8G InpA $end
$var wire 1 <G InpB $end
$var wire 1 ^G notS $end
$var wire 1 _G nand1 $end
$var wire 1 `G nand2 $end
$var wire 1 aG inputA $end
$var wire 1 bG inputB $end
$var wire 1 cG final_not $end

$scope module S_not $end
$var wire 1 ^G out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _G out $end
$var wire 1 ^G in1 $end
$var wire 1 8G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aG out $end
$var wire 1 _G in1 $end
$var wire 1 _G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `G out $end
$var wire 1 #4 in1 $end
$var wire 1 <G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bG out $end
$var wire 1 `G in1 $end
$var wire 1 `G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cG out $end
$var wire 1 aG in1 $end
$var wire 1 bG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >G out $end
$var wire 1 cG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 @G Out $end
$var wire 1 #4 S $end
$var wire 1 7G InpA $end
$var wire 1 ;G InpB $end
$var wire 1 dG notS $end
$var wire 1 eG nand1 $end
$var wire 1 fG nand2 $end
$var wire 1 gG inputA $end
$var wire 1 hG inputB $end
$var wire 1 iG final_not $end

$scope module S_not $end
$var wire 1 dG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eG out $end
$var wire 1 dG in1 $end
$var wire 1 7G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gG out $end
$var wire 1 eG in1 $end
$var wire 1 eG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fG out $end
$var wire 1 #4 in1 $end
$var wire 1 ;G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hG out $end
$var wire 1 fG in1 $end
$var wire 1 fG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iG out $end
$var wire 1 gG in1 $end
$var wire 1 hG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @G out $end
$var wire 1 iG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 BG Out $end
$var wire 1 #4 S $end
$var wire 1 6G InpA $end
$var wire 1 :G InpB $end
$var wire 1 jG notS $end
$var wire 1 kG nand1 $end
$var wire 1 lG nand2 $end
$var wire 1 mG inputA $end
$var wire 1 nG inputB $end
$var wire 1 oG final_not $end

$scope module S_not $end
$var wire 1 jG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kG out $end
$var wire 1 jG in1 $end
$var wire 1 6G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mG out $end
$var wire 1 kG in1 $end
$var wire 1 kG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lG out $end
$var wire 1 #4 in1 $end
$var wire 1 :G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nG out $end
$var wire 1 lG in1 $end
$var wire 1 lG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oG out $end
$var wire 1 mG in1 $end
$var wire 1 nG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 BG out $end
$var wire 1 oG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 EG Out $end
$var wire 1 #4 S $end
$var wire 1 5G InpA $end
$var wire 1 9G InpB $end
$var wire 1 pG notS $end
$var wire 1 qG nand1 $end
$var wire 1 rG nand2 $end
$var wire 1 sG inputA $end
$var wire 1 tG inputB $end
$var wire 1 uG final_not $end

$scope module S_not $end
$var wire 1 pG out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qG out $end
$var wire 1 pG in1 $end
$var wire 1 5G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sG out $end
$var wire 1 qG in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rG out $end
$var wire 1 #4 in1 $end
$var wire 1 9G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tG out $end
$var wire 1 rG in1 $end
$var wire 1 rG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uG out $end
$var wire 1 sG in1 $end
$var wire 1 tG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 EG out $end
$var wire 1 uG in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 pF Out $end
$var wire 1 3G S $end
$var wire 1 =G InpA $end
$var wire 1 >G InpB $end
$var wire 1 vG notS $end
$var wire 1 wG nand1 $end
$var wire 1 xG nand2 $end
$var wire 1 yG inputA $end
$var wire 1 zG inputB $end
$var wire 1 {G final_not $end

$scope module S_not $end
$var wire 1 vG out $end
$var wire 1 3G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wG out $end
$var wire 1 vG in1 $end
$var wire 1 =G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yG out $end
$var wire 1 wG in1 $end
$var wire 1 wG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xG out $end
$var wire 1 3G in1 $end
$var wire 1 >G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zG out $end
$var wire 1 xG in1 $end
$var wire 1 xG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {G out $end
$var wire 1 yG in1 $end
$var wire 1 zG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pF out $end
$var wire 1 {G in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 oF Out $end
$var wire 1 3G S $end
$var wire 1 ?G InpA $end
$var wire 1 @G InpB $end
$var wire 1 |G notS $end
$var wire 1 }G nand1 $end
$var wire 1 ~G nand2 $end
$var wire 1 !H inputA $end
$var wire 1 "H inputB $end
$var wire 1 #H final_not $end

$scope module S_not $end
$var wire 1 |G out $end
$var wire 1 3G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }G out $end
$var wire 1 |G in1 $end
$var wire 1 ?G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !H out $end
$var wire 1 }G in1 $end
$var wire 1 }G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~G out $end
$var wire 1 3G in1 $end
$var wire 1 @G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "H out $end
$var wire 1 ~G in1 $end
$var wire 1 ~G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #H out $end
$var wire 1 !H in1 $end
$var wire 1 "H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oF out $end
$var wire 1 #H in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 nF Out $end
$var wire 1 3G S $end
$var wire 1 AG InpA $end
$var wire 1 BG InpB $end
$var wire 1 $H notS $end
$var wire 1 %H nand1 $end
$var wire 1 &H nand2 $end
$var wire 1 'H inputA $end
$var wire 1 (H inputB $end
$var wire 1 )H final_not $end

$scope module S_not $end
$var wire 1 $H out $end
$var wire 1 3G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %H out $end
$var wire 1 $H in1 $end
$var wire 1 AG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'H out $end
$var wire 1 %H in1 $end
$var wire 1 %H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &H out $end
$var wire 1 3G in1 $end
$var wire 1 BG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (H out $end
$var wire 1 &H in1 $end
$var wire 1 &H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )H out $end
$var wire 1 'H in1 $end
$var wire 1 (H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nF out $end
$var wire 1 )H in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 mF Out $end
$var wire 1 3G S $end
$var wire 1 CG InpA $end
$var wire 1 EG InpB $end
$var wire 1 *H notS $end
$var wire 1 +H nand1 $end
$var wire 1 ,H nand2 $end
$var wire 1 -H inputA $end
$var wire 1 .H inputB $end
$var wire 1 /H final_not $end

$scope module S_not $end
$var wire 1 *H out $end
$var wire 1 3G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +H out $end
$var wire 1 *H in1 $end
$var wire 1 CG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -H out $end
$var wire 1 +H in1 $end
$var wire 1 +H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,H out $end
$var wire 1 3G in1 $end
$var wire 1 EG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .H out $end
$var wire 1 ,H in1 $end
$var wire 1 ,H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /H out $end
$var wire 1 -H in1 $end
$var wire 1 .H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mF out $end
$var wire 1 /H in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 iF Out [3] $end
$var wire 1 jF Out [2] $end
$var wire 1 kF Out [1] $end
$var wire 1 lF Out [0] $end
$var wire 1 0H S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 j3 InpA [3] $end
$var wire 1 k3 InpA [2] $end
$var wire 1 l3 InpA [1] $end
$var wire 1 m3 InpA [0] $end
$var wire 1 k3 InpB [3] $end
$var wire 1 l3 InpB [2] $end
$var wire 1 m3 InpB [1] $end
$var wire 1 n3 InpB [0] $end
$var wire 1 1H InpC [3] $end
$var wire 1 2H InpC [2] $end
$var wire 1 3H InpC [1] $end
$var wire 1 4H InpC [0] $end
$var wire 1 5H InpD [3] $end
$var wire 1 6H InpD [2] $end
$var wire 1 7H InpD [1] $end
$var wire 1 8H InpD [0] $end
$var wire 1 9H stage1_1_bit0 $end
$var wire 1 :H stage1_2_bit0 $end
$var wire 1 ;H stage1_1_bit1 $end
$var wire 1 <H stage1_2_bit1 $end
$var wire 1 =H stage1_1_bit2 $end
$var wire 1 >H stage1_2_bit2 $end
$var wire 1 ?H stage1_1_bit3 $end
$var wire 1 @H stage1_2_bit4 $end
$var wire 1 AH stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 9H Out $end
$var wire 1 #4 S $end
$var wire 1 m3 InpA $end
$var wire 1 n3 InpB $end
$var wire 1 BH notS $end
$var wire 1 CH nand1 $end
$var wire 1 DH nand2 $end
$var wire 1 EH inputA $end
$var wire 1 FH inputB $end
$var wire 1 GH final_not $end

$scope module S_not $end
$var wire 1 BH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CH out $end
$var wire 1 BH in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EH out $end
$var wire 1 CH in1 $end
$var wire 1 CH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DH out $end
$var wire 1 #4 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FH out $end
$var wire 1 DH in1 $end
$var wire 1 DH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GH out $end
$var wire 1 EH in1 $end
$var wire 1 FH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9H out $end
$var wire 1 GH in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ;H Out $end
$var wire 1 #4 S $end
$var wire 1 l3 InpA $end
$var wire 1 m3 InpB $end
$var wire 1 HH notS $end
$var wire 1 IH nand1 $end
$var wire 1 JH nand2 $end
$var wire 1 KH inputA $end
$var wire 1 LH inputB $end
$var wire 1 MH final_not $end

$scope module S_not $end
$var wire 1 HH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IH out $end
$var wire 1 HH in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KH out $end
$var wire 1 IH in1 $end
$var wire 1 IH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JH out $end
$var wire 1 #4 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LH out $end
$var wire 1 JH in1 $end
$var wire 1 JH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MH out $end
$var wire 1 KH in1 $end
$var wire 1 LH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;H out $end
$var wire 1 MH in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 =H Out $end
$var wire 1 #4 S $end
$var wire 1 k3 InpA $end
$var wire 1 l3 InpB $end
$var wire 1 NH notS $end
$var wire 1 OH nand1 $end
$var wire 1 PH nand2 $end
$var wire 1 QH inputA $end
$var wire 1 RH inputB $end
$var wire 1 SH final_not $end

$scope module S_not $end
$var wire 1 NH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OH out $end
$var wire 1 NH in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QH out $end
$var wire 1 OH in1 $end
$var wire 1 OH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PH out $end
$var wire 1 #4 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RH out $end
$var wire 1 PH in1 $end
$var wire 1 PH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SH out $end
$var wire 1 QH in1 $end
$var wire 1 RH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =H out $end
$var wire 1 SH in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ?H Out $end
$var wire 1 #4 S $end
$var wire 1 j3 InpA $end
$var wire 1 k3 InpB $end
$var wire 1 TH notS $end
$var wire 1 UH nand1 $end
$var wire 1 VH nand2 $end
$var wire 1 WH inputA $end
$var wire 1 XH inputB $end
$var wire 1 YH final_not $end

$scope module S_not $end
$var wire 1 TH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UH out $end
$var wire 1 TH in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WH out $end
$var wire 1 UH in1 $end
$var wire 1 UH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VH out $end
$var wire 1 #4 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XH out $end
$var wire 1 VH in1 $end
$var wire 1 VH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YH out $end
$var wire 1 WH in1 $end
$var wire 1 XH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?H out $end
$var wire 1 YH in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 :H Out $end
$var wire 1 #4 S $end
$var wire 1 4H InpA $end
$var wire 1 8H InpB $end
$var wire 1 ZH notS $end
$var wire 1 [H nand1 $end
$var wire 1 \H nand2 $end
$var wire 1 ]H inputA $end
$var wire 1 ^H inputB $end
$var wire 1 _H final_not $end

$scope module S_not $end
$var wire 1 ZH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [H out $end
$var wire 1 ZH in1 $end
$var wire 1 4H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]H out $end
$var wire 1 [H in1 $end
$var wire 1 [H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \H out $end
$var wire 1 #4 in1 $end
$var wire 1 8H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^H out $end
$var wire 1 \H in1 $end
$var wire 1 \H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _H out $end
$var wire 1 ]H in1 $end
$var wire 1 ^H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :H out $end
$var wire 1 _H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 <H Out $end
$var wire 1 #4 S $end
$var wire 1 3H InpA $end
$var wire 1 7H InpB $end
$var wire 1 `H notS $end
$var wire 1 aH nand1 $end
$var wire 1 bH nand2 $end
$var wire 1 cH inputA $end
$var wire 1 dH inputB $end
$var wire 1 eH final_not $end

$scope module S_not $end
$var wire 1 `H out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aH out $end
$var wire 1 `H in1 $end
$var wire 1 3H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cH out $end
$var wire 1 aH in1 $end
$var wire 1 aH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bH out $end
$var wire 1 #4 in1 $end
$var wire 1 7H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dH out $end
$var wire 1 bH in1 $end
$var wire 1 bH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eH out $end
$var wire 1 cH in1 $end
$var wire 1 dH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <H out $end
$var wire 1 eH in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 >H Out $end
$var wire 1 #4 S $end
$var wire 1 2H InpA $end
$var wire 1 6H InpB $end
$var wire 1 fH notS $end
$var wire 1 gH nand1 $end
$var wire 1 hH nand2 $end
$var wire 1 iH inputA $end
$var wire 1 jH inputB $end
$var wire 1 kH final_not $end

$scope module S_not $end
$var wire 1 fH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gH out $end
$var wire 1 fH in1 $end
$var wire 1 2H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iH out $end
$var wire 1 gH in1 $end
$var wire 1 gH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hH out $end
$var wire 1 #4 in1 $end
$var wire 1 6H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jH out $end
$var wire 1 hH in1 $end
$var wire 1 hH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kH out $end
$var wire 1 iH in1 $end
$var wire 1 jH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >H out $end
$var wire 1 kH in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 AH Out $end
$var wire 1 #4 S $end
$var wire 1 1H InpA $end
$var wire 1 5H InpB $end
$var wire 1 lH notS $end
$var wire 1 mH nand1 $end
$var wire 1 nH nand2 $end
$var wire 1 oH inputA $end
$var wire 1 pH inputB $end
$var wire 1 qH final_not $end

$scope module S_not $end
$var wire 1 lH out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mH out $end
$var wire 1 lH in1 $end
$var wire 1 1H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oH out $end
$var wire 1 mH in1 $end
$var wire 1 mH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nH out $end
$var wire 1 #4 in1 $end
$var wire 1 5H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pH out $end
$var wire 1 nH in1 $end
$var wire 1 nH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qH out $end
$var wire 1 oH in1 $end
$var wire 1 pH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 AH out $end
$var wire 1 qH in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 lF Out $end
$var wire 1 0H S $end
$var wire 1 9H InpA $end
$var wire 1 :H InpB $end
$var wire 1 rH notS $end
$var wire 1 sH nand1 $end
$var wire 1 tH nand2 $end
$var wire 1 uH inputA $end
$var wire 1 vH inputB $end
$var wire 1 wH final_not $end

$scope module S_not $end
$var wire 1 rH out $end
$var wire 1 0H in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sH out $end
$var wire 1 rH in1 $end
$var wire 1 9H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uH out $end
$var wire 1 sH in1 $end
$var wire 1 sH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tH out $end
$var wire 1 0H in1 $end
$var wire 1 :H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vH out $end
$var wire 1 tH in1 $end
$var wire 1 tH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wH out $end
$var wire 1 uH in1 $end
$var wire 1 vH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lF out $end
$var wire 1 wH in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 kF Out $end
$var wire 1 0H S $end
$var wire 1 ;H InpA $end
$var wire 1 <H InpB $end
$var wire 1 xH notS $end
$var wire 1 yH nand1 $end
$var wire 1 zH nand2 $end
$var wire 1 {H inputA $end
$var wire 1 |H inputB $end
$var wire 1 }H final_not $end

$scope module S_not $end
$var wire 1 xH out $end
$var wire 1 0H in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yH out $end
$var wire 1 xH in1 $end
$var wire 1 ;H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {H out $end
$var wire 1 yH in1 $end
$var wire 1 yH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zH out $end
$var wire 1 0H in1 $end
$var wire 1 <H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |H out $end
$var wire 1 zH in1 $end
$var wire 1 zH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }H out $end
$var wire 1 {H in1 $end
$var wire 1 |H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kF out $end
$var wire 1 }H in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 jF Out $end
$var wire 1 0H S $end
$var wire 1 =H InpA $end
$var wire 1 >H InpB $end
$var wire 1 ~H notS $end
$var wire 1 !I nand1 $end
$var wire 1 "I nand2 $end
$var wire 1 #I inputA $end
$var wire 1 $I inputB $end
$var wire 1 %I final_not $end

$scope module S_not $end
$var wire 1 ~H out $end
$var wire 1 0H in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !I out $end
$var wire 1 ~H in1 $end
$var wire 1 =H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #I out $end
$var wire 1 !I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "I out $end
$var wire 1 0H in1 $end
$var wire 1 >H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $I out $end
$var wire 1 "I in1 $end
$var wire 1 "I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %I out $end
$var wire 1 #I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jF out $end
$var wire 1 %I in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 iF Out $end
$var wire 1 0H S $end
$var wire 1 ?H InpA $end
$var wire 1 AH InpB $end
$var wire 1 &I notS $end
$var wire 1 'I nand1 $end
$var wire 1 (I nand2 $end
$var wire 1 )I inputA $end
$var wire 1 *I inputB $end
$var wire 1 +I final_not $end

$scope module S_not $end
$var wire 1 &I out $end
$var wire 1 0H in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'I out $end
$var wire 1 &I in1 $end
$var wire 1 ?H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )I out $end
$var wire 1 'I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (I out $end
$var wire 1 0H in1 $end
$var wire 1 AH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *I out $end
$var wire 1 (I in1 $end
$var wire 1 (I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +I out $end
$var wire 1 )I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iF out $end
$var wire 1 +I in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 eF Out [3] $end
$var wire 1 fF Out [2] $end
$var wire 1 gF Out [1] $end
$var wire 1 hF Out [0] $end
$var wire 1 ,I S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 f3 InpA [3] $end
$var wire 1 g3 InpA [2] $end
$var wire 1 h3 InpA [1] $end
$var wire 1 i3 InpA [0] $end
$var wire 1 g3 InpB [3] $end
$var wire 1 h3 InpB [2] $end
$var wire 1 i3 InpB [1] $end
$var wire 1 j3 InpB [0] $end
$var wire 1 -I InpC [3] $end
$var wire 1 .I InpC [2] $end
$var wire 1 /I InpC [1] $end
$var wire 1 0I InpC [0] $end
$var wire 1 1I InpD [3] $end
$var wire 1 2I InpD [2] $end
$var wire 1 3I InpD [1] $end
$var wire 1 4I InpD [0] $end
$var wire 1 5I stage1_1_bit0 $end
$var wire 1 6I stage1_2_bit0 $end
$var wire 1 7I stage1_1_bit1 $end
$var wire 1 8I stage1_2_bit1 $end
$var wire 1 9I stage1_1_bit2 $end
$var wire 1 :I stage1_2_bit2 $end
$var wire 1 ;I stage1_1_bit3 $end
$var wire 1 <I stage1_2_bit4 $end
$var wire 1 =I stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 5I Out $end
$var wire 1 #4 S $end
$var wire 1 i3 InpA $end
$var wire 1 j3 InpB $end
$var wire 1 >I notS $end
$var wire 1 ?I nand1 $end
$var wire 1 @I nand2 $end
$var wire 1 AI inputA $end
$var wire 1 BI inputB $end
$var wire 1 CI final_not $end

$scope module S_not $end
$var wire 1 >I out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?I out $end
$var wire 1 >I in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AI out $end
$var wire 1 ?I in1 $end
$var wire 1 ?I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @I out $end
$var wire 1 #4 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BI out $end
$var wire 1 @I in1 $end
$var wire 1 @I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CI out $end
$var wire 1 AI in1 $end
$var wire 1 BI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5I out $end
$var wire 1 CI in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 7I Out $end
$var wire 1 #4 S $end
$var wire 1 h3 InpA $end
$var wire 1 i3 InpB $end
$var wire 1 DI notS $end
$var wire 1 EI nand1 $end
$var wire 1 FI nand2 $end
$var wire 1 GI inputA $end
$var wire 1 HI inputB $end
$var wire 1 II final_not $end

$scope module S_not $end
$var wire 1 DI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EI out $end
$var wire 1 DI in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GI out $end
$var wire 1 EI in1 $end
$var wire 1 EI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FI out $end
$var wire 1 #4 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HI out $end
$var wire 1 FI in1 $end
$var wire 1 FI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 II out $end
$var wire 1 GI in1 $end
$var wire 1 HI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7I out $end
$var wire 1 II in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 9I Out $end
$var wire 1 #4 S $end
$var wire 1 g3 InpA $end
$var wire 1 h3 InpB $end
$var wire 1 JI notS $end
$var wire 1 KI nand1 $end
$var wire 1 LI nand2 $end
$var wire 1 MI inputA $end
$var wire 1 NI inputB $end
$var wire 1 OI final_not $end

$scope module S_not $end
$var wire 1 JI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KI out $end
$var wire 1 JI in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MI out $end
$var wire 1 KI in1 $end
$var wire 1 KI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LI out $end
$var wire 1 #4 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NI out $end
$var wire 1 LI in1 $end
$var wire 1 LI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OI out $end
$var wire 1 MI in1 $end
$var wire 1 NI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9I out $end
$var wire 1 OI in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ;I Out $end
$var wire 1 #4 S $end
$var wire 1 f3 InpA $end
$var wire 1 g3 InpB $end
$var wire 1 PI notS $end
$var wire 1 QI nand1 $end
$var wire 1 RI nand2 $end
$var wire 1 SI inputA $end
$var wire 1 TI inputB $end
$var wire 1 UI final_not $end

$scope module S_not $end
$var wire 1 PI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QI out $end
$var wire 1 PI in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SI out $end
$var wire 1 QI in1 $end
$var wire 1 QI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RI out $end
$var wire 1 #4 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TI out $end
$var wire 1 RI in1 $end
$var wire 1 RI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UI out $end
$var wire 1 SI in1 $end
$var wire 1 TI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;I out $end
$var wire 1 UI in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 6I Out $end
$var wire 1 #4 S $end
$var wire 1 0I InpA $end
$var wire 1 4I InpB $end
$var wire 1 VI notS $end
$var wire 1 WI nand1 $end
$var wire 1 XI nand2 $end
$var wire 1 YI inputA $end
$var wire 1 ZI inputB $end
$var wire 1 [I final_not $end

$scope module S_not $end
$var wire 1 VI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WI out $end
$var wire 1 VI in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YI out $end
$var wire 1 WI in1 $end
$var wire 1 WI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XI out $end
$var wire 1 #4 in1 $end
$var wire 1 4I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZI out $end
$var wire 1 XI in1 $end
$var wire 1 XI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [I out $end
$var wire 1 YI in1 $end
$var wire 1 ZI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6I out $end
$var wire 1 [I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 8I Out $end
$var wire 1 #4 S $end
$var wire 1 /I InpA $end
$var wire 1 3I InpB $end
$var wire 1 \I notS $end
$var wire 1 ]I nand1 $end
$var wire 1 ^I nand2 $end
$var wire 1 _I inputA $end
$var wire 1 `I inputB $end
$var wire 1 aI final_not $end

$scope module S_not $end
$var wire 1 \I out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]I out $end
$var wire 1 \I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _I out $end
$var wire 1 ]I in1 $end
$var wire 1 ]I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^I out $end
$var wire 1 #4 in1 $end
$var wire 1 3I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `I out $end
$var wire 1 ^I in1 $end
$var wire 1 ^I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aI out $end
$var wire 1 _I in1 $end
$var wire 1 `I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8I out $end
$var wire 1 aI in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 :I Out $end
$var wire 1 #4 S $end
$var wire 1 .I InpA $end
$var wire 1 2I InpB $end
$var wire 1 bI notS $end
$var wire 1 cI nand1 $end
$var wire 1 dI nand2 $end
$var wire 1 eI inputA $end
$var wire 1 fI inputB $end
$var wire 1 gI final_not $end

$scope module S_not $end
$var wire 1 bI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cI out $end
$var wire 1 bI in1 $end
$var wire 1 .I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eI out $end
$var wire 1 cI in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dI out $end
$var wire 1 #4 in1 $end
$var wire 1 2I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fI out $end
$var wire 1 dI in1 $end
$var wire 1 dI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gI out $end
$var wire 1 eI in1 $end
$var wire 1 fI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :I out $end
$var wire 1 gI in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 =I Out $end
$var wire 1 #4 S $end
$var wire 1 -I InpA $end
$var wire 1 1I InpB $end
$var wire 1 hI notS $end
$var wire 1 iI nand1 $end
$var wire 1 jI nand2 $end
$var wire 1 kI inputA $end
$var wire 1 lI inputB $end
$var wire 1 mI final_not $end

$scope module S_not $end
$var wire 1 hI out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iI out $end
$var wire 1 hI in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kI out $end
$var wire 1 iI in1 $end
$var wire 1 iI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jI out $end
$var wire 1 #4 in1 $end
$var wire 1 1I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lI out $end
$var wire 1 jI in1 $end
$var wire 1 jI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mI out $end
$var wire 1 kI in1 $end
$var wire 1 lI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =I out $end
$var wire 1 mI in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 hF Out $end
$var wire 1 ,I S $end
$var wire 1 5I InpA $end
$var wire 1 6I InpB $end
$var wire 1 nI notS $end
$var wire 1 oI nand1 $end
$var wire 1 pI nand2 $end
$var wire 1 qI inputA $end
$var wire 1 rI inputB $end
$var wire 1 sI final_not $end

$scope module S_not $end
$var wire 1 nI out $end
$var wire 1 ,I in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oI out $end
$var wire 1 nI in1 $end
$var wire 1 5I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qI out $end
$var wire 1 oI in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pI out $end
$var wire 1 ,I in1 $end
$var wire 1 6I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rI out $end
$var wire 1 pI in1 $end
$var wire 1 pI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sI out $end
$var wire 1 qI in1 $end
$var wire 1 rI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hF out $end
$var wire 1 sI in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 gF Out $end
$var wire 1 ,I S $end
$var wire 1 7I InpA $end
$var wire 1 8I InpB $end
$var wire 1 tI notS $end
$var wire 1 uI nand1 $end
$var wire 1 vI nand2 $end
$var wire 1 wI inputA $end
$var wire 1 xI inputB $end
$var wire 1 yI final_not $end

$scope module S_not $end
$var wire 1 tI out $end
$var wire 1 ,I in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uI out $end
$var wire 1 tI in1 $end
$var wire 1 7I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wI out $end
$var wire 1 uI in1 $end
$var wire 1 uI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vI out $end
$var wire 1 ,I in1 $end
$var wire 1 8I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xI out $end
$var wire 1 vI in1 $end
$var wire 1 vI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yI out $end
$var wire 1 wI in1 $end
$var wire 1 xI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gF out $end
$var wire 1 yI in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 fF Out $end
$var wire 1 ,I S $end
$var wire 1 9I InpA $end
$var wire 1 :I InpB $end
$var wire 1 zI notS $end
$var wire 1 {I nand1 $end
$var wire 1 |I nand2 $end
$var wire 1 }I inputA $end
$var wire 1 ~I inputB $end
$var wire 1 !J final_not $end

$scope module S_not $end
$var wire 1 zI out $end
$var wire 1 ,I in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {I out $end
$var wire 1 zI in1 $end
$var wire 1 9I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }I out $end
$var wire 1 {I in1 $end
$var wire 1 {I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |I out $end
$var wire 1 ,I in1 $end
$var wire 1 :I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~I out $end
$var wire 1 |I in1 $end
$var wire 1 |I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !J out $end
$var wire 1 }I in1 $end
$var wire 1 ~I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fF out $end
$var wire 1 !J in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 eF Out $end
$var wire 1 ,I S $end
$var wire 1 ;I InpA $end
$var wire 1 =I InpB $end
$var wire 1 "J notS $end
$var wire 1 #J nand1 $end
$var wire 1 $J nand2 $end
$var wire 1 %J inputA $end
$var wire 1 &J inputB $end
$var wire 1 'J final_not $end

$scope module S_not $end
$var wire 1 "J out $end
$var wire 1 ,I in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #J out $end
$var wire 1 "J in1 $end
$var wire 1 ;I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %J out $end
$var wire 1 #J in1 $end
$var wire 1 #J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $J out $end
$var wire 1 ,I in1 $end
$var wire 1 =I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &J out $end
$var wire 1 $J in1 $end
$var wire 1 $J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'J out $end
$var wire 1 %J in1 $end
$var wire 1 &J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eF out $end
$var wire 1 'J in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 aF Out [3] $end
$var wire 1 bF Out [2] $end
$var wire 1 cF Out [1] $end
$var wire 1 dF Out [0] $end
$var wire 1 (J S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 b3 InpA [3] $end
$var wire 1 c3 InpA [2] $end
$var wire 1 d3 InpA [1] $end
$var wire 1 e3 InpA [0] $end
$var wire 1 c3 InpB [3] $end
$var wire 1 d3 InpB [2] $end
$var wire 1 e3 InpB [1] $end
$var wire 1 f3 InpB [0] $end
$var wire 1 )J InpC [3] $end
$var wire 1 *J InpC [2] $end
$var wire 1 +J InpC [1] $end
$var wire 1 ,J InpC [0] $end
$var wire 1 -J InpD [3] $end
$var wire 1 .J InpD [2] $end
$var wire 1 /J InpD [1] $end
$var wire 1 0J InpD [0] $end
$var wire 1 1J stage1_1_bit0 $end
$var wire 1 2J stage1_2_bit0 $end
$var wire 1 3J stage1_1_bit1 $end
$var wire 1 4J stage1_2_bit1 $end
$var wire 1 5J stage1_1_bit2 $end
$var wire 1 6J stage1_2_bit2 $end
$var wire 1 7J stage1_1_bit3 $end
$var wire 1 8J stage1_2_bit4 $end
$var wire 1 9J stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 1J Out $end
$var wire 1 #4 S $end
$var wire 1 e3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 :J notS $end
$var wire 1 ;J nand1 $end
$var wire 1 <J nand2 $end
$var wire 1 =J inputA $end
$var wire 1 >J inputB $end
$var wire 1 ?J final_not $end

$scope module S_not $end
$var wire 1 :J out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;J out $end
$var wire 1 :J in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =J out $end
$var wire 1 ;J in1 $end
$var wire 1 ;J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <J out $end
$var wire 1 #4 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >J out $end
$var wire 1 <J in1 $end
$var wire 1 <J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?J out $end
$var wire 1 =J in1 $end
$var wire 1 >J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1J out $end
$var wire 1 ?J in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 3J Out $end
$var wire 1 #4 S $end
$var wire 1 d3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 @J notS $end
$var wire 1 AJ nand1 $end
$var wire 1 BJ nand2 $end
$var wire 1 CJ inputA $end
$var wire 1 DJ inputB $end
$var wire 1 EJ final_not $end

$scope module S_not $end
$var wire 1 @J out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AJ out $end
$var wire 1 @J in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CJ out $end
$var wire 1 AJ in1 $end
$var wire 1 AJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BJ out $end
$var wire 1 #4 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DJ out $end
$var wire 1 BJ in1 $end
$var wire 1 BJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EJ out $end
$var wire 1 CJ in1 $end
$var wire 1 DJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3J out $end
$var wire 1 EJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 5J Out $end
$var wire 1 #4 S $end
$var wire 1 c3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 FJ notS $end
$var wire 1 GJ nand1 $end
$var wire 1 HJ nand2 $end
$var wire 1 IJ inputA $end
$var wire 1 JJ inputB $end
$var wire 1 KJ final_not $end

$scope module S_not $end
$var wire 1 FJ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GJ out $end
$var wire 1 FJ in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IJ out $end
$var wire 1 GJ in1 $end
$var wire 1 GJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HJ out $end
$var wire 1 #4 in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JJ out $end
$var wire 1 HJ in1 $end
$var wire 1 HJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KJ out $end
$var wire 1 IJ in1 $end
$var wire 1 JJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5J out $end
$var wire 1 KJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 7J Out $end
$var wire 1 #4 S $end
$var wire 1 b3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 LJ notS $end
$var wire 1 MJ nand1 $end
$var wire 1 NJ nand2 $end
$var wire 1 OJ inputA $end
$var wire 1 PJ inputB $end
$var wire 1 QJ final_not $end

$scope module S_not $end
$var wire 1 LJ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MJ out $end
$var wire 1 LJ in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OJ out $end
$var wire 1 MJ in1 $end
$var wire 1 MJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NJ out $end
$var wire 1 #4 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PJ out $end
$var wire 1 NJ in1 $end
$var wire 1 NJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QJ out $end
$var wire 1 OJ in1 $end
$var wire 1 PJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7J out $end
$var wire 1 QJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 2J Out $end
$var wire 1 #4 S $end
$var wire 1 ,J InpA $end
$var wire 1 0J InpB $end
$var wire 1 RJ notS $end
$var wire 1 SJ nand1 $end
$var wire 1 TJ nand2 $end
$var wire 1 UJ inputA $end
$var wire 1 VJ inputB $end
$var wire 1 WJ final_not $end

$scope module S_not $end
$var wire 1 RJ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SJ out $end
$var wire 1 RJ in1 $end
$var wire 1 ,J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UJ out $end
$var wire 1 SJ in1 $end
$var wire 1 SJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TJ out $end
$var wire 1 #4 in1 $end
$var wire 1 0J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VJ out $end
$var wire 1 TJ in1 $end
$var wire 1 TJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WJ out $end
$var wire 1 UJ in1 $end
$var wire 1 VJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2J out $end
$var wire 1 WJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 4J Out $end
$var wire 1 #4 S $end
$var wire 1 +J InpA $end
$var wire 1 /J InpB $end
$var wire 1 XJ notS $end
$var wire 1 YJ nand1 $end
$var wire 1 ZJ nand2 $end
$var wire 1 [J inputA $end
$var wire 1 \J inputB $end
$var wire 1 ]J final_not $end

$scope module S_not $end
$var wire 1 XJ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YJ out $end
$var wire 1 XJ in1 $end
$var wire 1 +J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [J out $end
$var wire 1 YJ in1 $end
$var wire 1 YJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZJ out $end
$var wire 1 #4 in1 $end
$var wire 1 /J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \J out $end
$var wire 1 ZJ in1 $end
$var wire 1 ZJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]J out $end
$var wire 1 [J in1 $end
$var wire 1 \J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4J out $end
$var wire 1 ]J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 6J Out $end
$var wire 1 #4 S $end
$var wire 1 *J InpA $end
$var wire 1 .J InpB $end
$var wire 1 ^J notS $end
$var wire 1 _J nand1 $end
$var wire 1 `J nand2 $end
$var wire 1 aJ inputA $end
$var wire 1 bJ inputB $end
$var wire 1 cJ final_not $end

$scope module S_not $end
$var wire 1 ^J out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _J out $end
$var wire 1 ^J in1 $end
$var wire 1 *J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aJ out $end
$var wire 1 _J in1 $end
$var wire 1 _J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `J out $end
$var wire 1 #4 in1 $end
$var wire 1 .J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bJ out $end
$var wire 1 `J in1 $end
$var wire 1 `J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cJ out $end
$var wire 1 aJ in1 $end
$var wire 1 bJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6J out $end
$var wire 1 cJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 9J Out $end
$var wire 1 #4 S $end
$var wire 1 )J InpA $end
$var wire 1 -J InpB $end
$var wire 1 dJ notS $end
$var wire 1 eJ nand1 $end
$var wire 1 fJ nand2 $end
$var wire 1 gJ inputA $end
$var wire 1 hJ inputB $end
$var wire 1 iJ final_not $end

$scope module S_not $end
$var wire 1 dJ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eJ out $end
$var wire 1 dJ in1 $end
$var wire 1 )J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gJ out $end
$var wire 1 eJ in1 $end
$var wire 1 eJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fJ out $end
$var wire 1 #4 in1 $end
$var wire 1 -J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hJ out $end
$var wire 1 fJ in1 $end
$var wire 1 fJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iJ out $end
$var wire 1 gJ in1 $end
$var wire 1 hJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9J out $end
$var wire 1 iJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 dF Out $end
$var wire 1 (J S $end
$var wire 1 1J InpA $end
$var wire 1 2J InpB $end
$var wire 1 jJ notS $end
$var wire 1 kJ nand1 $end
$var wire 1 lJ nand2 $end
$var wire 1 mJ inputA $end
$var wire 1 nJ inputB $end
$var wire 1 oJ final_not $end

$scope module S_not $end
$var wire 1 jJ out $end
$var wire 1 (J in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kJ out $end
$var wire 1 jJ in1 $end
$var wire 1 1J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mJ out $end
$var wire 1 kJ in1 $end
$var wire 1 kJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lJ out $end
$var wire 1 (J in1 $end
$var wire 1 2J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nJ out $end
$var wire 1 lJ in1 $end
$var wire 1 lJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oJ out $end
$var wire 1 mJ in1 $end
$var wire 1 nJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dF out $end
$var wire 1 oJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 cF Out $end
$var wire 1 (J S $end
$var wire 1 3J InpA $end
$var wire 1 4J InpB $end
$var wire 1 pJ notS $end
$var wire 1 qJ nand1 $end
$var wire 1 rJ nand2 $end
$var wire 1 sJ inputA $end
$var wire 1 tJ inputB $end
$var wire 1 uJ final_not $end

$scope module S_not $end
$var wire 1 pJ out $end
$var wire 1 (J in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qJ out $end
$var wire 1 pJ in1 $end
$var wire 1 3J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sJ out $end
$var wire 1 qJ in1 $end
$var wire 1 qJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rJ out $end
$var wire 1 (J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tJ out $end
$var wire 1 rJ in1 $end
$var wire 1 rJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uJ out $end
$var wire 1 sJ in1 $end
$var wire 1 tJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cF out $end
$var wire 1 uJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 bF Out $end
$var wire 1 (J S $end
$var wire 1 5J InpA $end
$var wire 1 6J InpB $end
$var wire 1 vJ notS $end
$var wire 1 wJ nand1 $end
$var wire 1 xJ nand2 $end
$var wire 1 yJ inputA $end
$var wire 1 zJ inputB $end
$var wire 1 {J final_not $end

$scope module S_not $end
$var wire 1 vJ out $end
$var wire 1 (J in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wJ out $end
$var wire 1 vJ in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yJ out $end
$var wire 1 wJ in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xJ out $end
$var wire 1 (J in1 $end
$var wire 1 6J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zJ out $end
$var wire 1 xJ in1 $end
$var wire 1 xJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {J out $end
$var wire 1 yJ in1 $end
$var wire 1 zJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bF out $end
$var wire 1 {J in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 aF Out $end
$var wire 1 (J S $end
$var wire 1 7J InpA $end
$var wire 1 9J InpB $end
$var wire 1 |J notS $end
$var wire 1 }J nand1 $end
$var wire 1 ~J nand2 $end
$var wire 1 !K inputA $end
$var wire 1 "K inputB $end
$var wire 1 #K final_not $end

$scope module S_not $end
$var wire 1 |J out $end
$var wire 1 (J in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }J out $end
$var wire 1 |J in1 $end
$var wire 1 7J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !K out $end
$var wire 1 }J in1 $end
$var wire 1 }J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~J out $end
$var wire 1 (J in1 $end
$var wire 1 9J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "K out $end
$var wire 1 ~J in1 $end
$var wire 1 ~J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #K out $end
$var wire 1 !K in1 $end
$var wire 1 "K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aF out $end
$var wire 1 #K in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 }F Out [3] $end
$var wire 1 ~F Out [2] $end
$var wire 1 !G Out [1] $end
$var wire 1 "G Out [0] $end
$var wire 1 $K S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 mF InpA [3] $end
$var wire 1 nF InpA [2] $end
$var wire 1 oF InpA [1] $end
$var wire 1 pF InpA [0] $end
$var wire 1 oF InpB [3] $end
$var wire 1 pF InpB [2] $end
$var wire 1 %K InpB [1] $end
$var wire 1 &K InpB [0] $end
$var wire 1 'K InpC [3] $end
$var wire 1 (K InpC [2] $end
$var wire 1 )K InpC [1] $end
$var wire 1 *K InpC [0] $end
$var wire 1 +K InpD [3] $end
$var wire 1 ,K InpD [2] $end
$var wire 1 -K InpD [1] $end
$var wire 1 .K InpD [0] $end
$var wire 1 /K stage1_1_bit0 $end
$var wire 1 0K stage1_2_bit0 $end
$var wire 1 1K stage1_1_bit1 $end
$var wire 1 2K stage1_2_bit1 $end
$var wire 1 3K stage1_1_bit2 $end
$var wire 1 4K stage1_2_bit2 $end
$var wire 1 5K stage1_1_bit3 $end
$var wire 1 6K stage1_2_bit4 $end
$var wire 1 7K stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 /K Out $end
$var wire 1 "4 S $end
$var wire 1 pF InpA $end
$var wire 1 &K InpB $end
$var wire 1 8K notS $end
$var wire 1 9K nand1 $end
$var wire 1 :K nand2 $end
$var wire 1 ;K inputA $end
$var wire 1 <K inputB $end
$var wire 1 =K final_not $end

$scope module S_not $end
$var wire 1 8K out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9K out $end
$var wire 1 8K in1 $end
$var wire 1 pF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;K out $end
$var wire 1 9K in1 $end
$var wire 1 9K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :K out $end
$var wire 1 "4 in1 $end
$var wire 1 &K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <K out $end
$var wire 1 :K in1 $end
$var wire 1 :K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =K out $end
$var wire 1 ;K in1 $end
$var wire 1 <K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /K out $end
$var wire 1 =K in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 1K Out $end
$var wire 1 "4 S $end
$var wire 1 oF InpA $end
$var wire 1 %K InpB $end
$var wire 1 >K notS $end
$var wire 1 ?K nand1 $end
$var wire 1 @K nand2 $end
$var wire 1 AK inputA $end
$var wire 1 BK inputB $end
$var wire 1 CK final_not $end

$scope module S_not $end
$var wire 1 >K out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?K out $end
$var wire 1 >K in1 $end
$var wire 1 oF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AK out $end
$var wire 1 ?K in1 $end
$var wire 1 ?K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @K out $end
$var wire 1 "4 in1 $end
$var wire 1 %K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BK out $end
$var wire 1 @K in1 $end
$var wire 1 @K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CK out $end
$var wire 1 AK in1 $end
$var wire 1 BK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1K out $end
$var wire 1 CK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 3K Out $end
$var wire 1 "4 S $end
$var wire 1 nF InpA $end
$var wire 1 pF InpB $end
$var wire 1 DK notS $end
$var wire 1 EK nand1 $end
$var wire 1 FK nand2 $end
$var wire 1 GK inputA $end
$var wire 1 HK inputB $end
$var wire 1 IK final_not $end

$scope module S_not $end
$var wire 1 DK out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EK out $end
$var wire 1 DK in1 $end
$var wire 1 nF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GK out $end
$var wire 1 EK in1 $end
$var wire 1 EK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FK out $end
$var wire 1 "4 in1 $end
$var wire 1 pF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HK out $end
$var wire 1 FK in1 $end
$var wire 1 FK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IK out $end
$var wire 1 GK in1 $end
$var wire 1 HK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3K out $end
$var wire 1 IK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 5K Out $end
$var wire 1 "4 S $end
$var wire 1 mF InpA $end
$var wire 1 oF InpB $end
$var wire 1 JK notS $end
$var wire 1 KK nand1 $end
$var wire 1 LK nand2 $end
$var wire 1 MK inputA $end
$var wire 1 NK inputB $end
$var wire 1 OK final_not $end

$scope module S_not $end
$var wire 1 JK out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KK out $end
$var wire 1 JK in1 $end
$var wire 1 mF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MK out $end
$var wire 1 KK in1 $end
$var wire 1 KK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LK out $end
$var wire 1 "4 in1 $end
$var wire 1 oF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NK out $end
$var wire 1 LK in1 $end
$var wire 1 LK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OK out $end
$var wire 1 MK in1 $end
$var wire 1 NK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5K out $end
$var wire 1 OK in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 0K Out $end
$var wire 1 "4 S $end
$var wire 1 *K InpA $end
$var wire 1 .K InpB $end
$var wire 1 PK notS $end
$var wire 1 QK nand1 $end
$var wire 1 RK nand2 $end
$var wire 1 SK inputA $end
$var wire 1 TK inputB $end
$var wire 1 UK final_not $end

$scope module S_not $end
$var wire 1 PK out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QK out $end
$var wire 1 PK in1 $end
$var wire 1 *K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SK out $end
$var wire 1 QK in1 $end
$var wire 1 QK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RK out $end
$var wire 1 "4 in1 $end
$var wire 1 .K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TK out $end
$var wire 1 RK in1 $end
$var wire 1 RK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UK out $end
$var wire 1 SK in1 $end
$var wire 1 TK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0K out $end
$var wire 1 UK in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 2K Out $end
$var wire 1 "4 S $end
$var wire 1 )K InpA $end
$var wire 1 -K InpB $end
$var wire 1 VK notS $end
$var wire 1 WK nand1 $end
$var wire 1 XK nand2 $end
$var wire 1 YK inputA $end
$var wire 1 ZK inputB $end
$var wire 1 [K final_not $end

$scope module S_not $end
$var wire 1 VK out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WK out $end
$var wire 1 VK in1 $end
$var wire 1 )K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YK out $end
$var wire 1 WK in1 $end
$var wire 1 WK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XK out $end
$var wire 1 "4 in1 $end
$var wire 1 -K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZK out $end
$var wire 1 XK in1 $end
$var wire 1 XK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [K out $end
$var wire 1 YK in1 $end
$var wire 1 ZK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2K out $end
$var wire 1 [K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 4K Out $end
$var wire 1 "4 S $end
$var wire 1 (K InpA $end
$var wire 1 ,K InpB $end
$var wire 1 \K notS $end
$var wire 1 ]K nand1 $end
$var wire 1 ^K nand2 $end
$var wire 1 _K inputA $end
$var wire 1 `K inputB $end
$var wire 1 aK final_not $end

$scope module S_not $end
$var wire 1 \K out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]K out $end
$var wire 1 \K in1 $end
$var wire 1 (K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _K out $end
$var wire 1 ]K in1 $end
$var wire 1 ]K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^K out $end
$var wire 1 "4 in1 $end
$var wire 1 ,K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `K out $end
$var wire 1 ^K in1 $end
$var wire 1 ^K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aK out $end
$var wire 1 _K in1 $end
$var wire 1 `K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4K out $end
$var wire 1 aK in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 7K Out $end
$var wire 1 "4 S $end
$var wire 1 'K InpA $end
$var wire 1 +K InpB $end
$var wire 1 bK notS $end
$var wire 1 cK nand1 $end
$var wire 1 dK nand2 $end
$var wire 1 eK inputA $end
$var wire 1 fK inputB $end
$var wire 1 gK final_not $end

$scope module S_not $end
$var wire 1 bK out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cK out $end
$var wire 1 bK in1 $end
$var wire 1 'K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eK out $end
$var wire 1 cK in1 $end
$var wire 1 cK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dK out $end
$var wire 1 "4 in1 $end
$var wire 1 +K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fK out $end
$var wire 1 dK in1 $end
$var wire 1 dK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gK out $end
$var wire 1 eK in1 $end
$var wire 1 fK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7K out $end
$var wire 1 gK in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 "G Out $end
$var wire 1 $K S $end
$var wire 1 /K InpA $end
$var wire 1 0K InpB $end
$var wire 1 hK notS $end
$var wire 1 iK nand1 $end
$var wire 1 jK nand2 $end
$var wire 1 kK inputA $end
$var wire 1 lK inputB $end
$var wire 1 mK final_not $end

$scope module S_not $end
$var wire 1 hK out $end
$var wire 1 $K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iK out $end
$var wire 1 hK in1 $end
$var wire 1 /K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kK out $end
$var wire 1 iK in1 $end
$var wire 1 iK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jK out $end
$var wire 1 $K in1 $end
$var wire 1 0K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lK out $end
$var wire 1 jK in1 $end
$var wire 1 jK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mK out $end
$var wire 1 kK in1 $end
$var wire 1 lK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "G out $end
$var wire 1 mK in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 !G Out $end
$var wire 1 $K S $end
$var wire 1 1K InpA $end
$var wire 1 2K InpB $end
$var wire 1 nK notS $end
$var wire 1 oK nand1 $end
$var wire 1 pK nand2 $end
$var wire 1 qK inputA $end
$var wire 1 rK inputB $end
$var wire 1 sK final_not $end

$scope module S_not $end
$var wire 1 nK out $end
$var wire 1 $K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oK out $end
$var wire 1 nK in1 $end
$var wire 1 1K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qK out $end
$var wire 1 oK in1 $end
$var wire 1 oK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pK out $end
$var wire 1 $K in1 $end
$var wire 1 2K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rK out $end
$var wire 1 pK in1 $end
$var wire 1 pK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sK out $end
$var wire 1 qK in1 $end
$var wire 1 rK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !G out $end
$var wire 1 sK in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ~F Out $end
$var wire 1 $K S $end
$var wire 1 3K InpA $end
$var wire 1 4K InpB $end
$var wire 1 tK notS $end
$var wire 1 uK nand1 $end
$var wire 1 vK nand2 $end
$var wire 1 wK inputA $end
$var wire 1 xK inputB $end
$var wire 1 yK final_not $end

$scope module S_not $end
$var wire 1 tK out $end
$var wire 1 $K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uK out $end
$var wire 1 tK in1 $end
$var wire 1 3K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wK out $end
$var wire 1 uK in1 $end
$var wire 1 uK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vK out $end
$var wire 1 $K in1 $end
$var wire 1 4K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xK out $end
$var wire 1 vK in1 $end
$var wire 1 vK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yK out $end
$var wire 1 wK in1 $end
$var wire 1 xK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~F out $end
$var wire 1 yK in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 }F Out $end
$var wire 1 $K S $end
$var wire 1 5K InpA $end
$var wire 1 7K InpB $end
$var wire 1 zK notS $end
$var wire 1 {K nand1 $end
$var wire 1 |K nand2 $end
$var wire 1 }K inputA $end
$var wire 1 ~K inputB $end
$var wire 1 !L final_not $end

$scope module S_not $end
$var wire 1 zK out $end
$var wire 1 $K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {K out $end
$var wire 1 zK in1 $end
$var wire 1 5K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }K out $end
$var wire 1 {K in1 $end
$var wire 1 {K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |K out $end
$var wire 1 $K in1 $end
$var wire 1 7K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~K out $end
$var wire 1 |K in1 $end
$var wire 1 |K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !L out $end
$var wire 1 }K in1 $end
$var wire 1 ~K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }F out $end
$var wire 1 !L in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 yF Out [3] $end
$var wire 1 zF Out [2] $end
$var wire 1 {F Out [1] $end
$var wire 1 |F Out [0] $end
$var wire 1 "L S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 iF InpA [3] $end
$var wire 1 jF InpA [2] $end
$var wire 1 kF InpA [1] $end
$var wire 1 lF InpA [0] $end
$var wire 1 kF InpB [3] $end
$var wire 1 lF InpB [2] $end
$var wire 1 mF InpB [1] $end
$var wire 1 nF InpB [0] $end
$var wire 1 #L InpC [3] $end
$var wire 1 $L InpC [2] $end
$var wire 1 %L InpC [1] $end
$var wire 1 &L InpC [0] $end
$var wire 1 'L InpD [3] $end
$var wire 1 (L InpD [2] $end
$var wire 1 )L InpD [1] $end
$var wire 1 *L InpD [0] $end
$var wire 1 +L stage1_1_bit0 $end
$var wire 1 ,L stage1_2_bit0 $end
$var wire 1 -L stage1_1_bit1 $end
$var wire 1 .L stage1_2_bit1 $end
$var wire 1 /L stage1_1_bit2 $end
$var wire 1 0L stage1_2_bit2 $end
$var wire 1 1L stage1_1_bit3 $end
$var wire 1 2L stage1_2_bit4 $end
$var wire 1 3L stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 +L Out $end
$var wire 1 "4 S $end
$var wire 1 lF InpA $end
$var wire 1 nF InpB $end
$var wire 1 4L notS $end
$var wire 1 5L nand1 $end
$var wire 1 6L nand2 $end
$var wire 1 7L inputA $end
$var wire 1 8L inputB $end
$var wire 1 9L final_not $end

$scope module S_not $end
$var wire 1 4L out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5L out $end
$var wire 1 4L in1 $end
$var wire 1 lF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7L out $end
$var wire 1 5L in1 $end
$var wire 1 5L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6L out $end
$var wire 1 "4 in1 $end
$var wire 1 nF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8L out $end
$var wire 1 6L in1 $end
$var wire 1 6L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9L out $end
$var wire 1 7L in1 $end
$var wire 1 8L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +L out $end
$var wire 1 9L in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 -L Out $end
$var wire 1 "4 S $end
$var wire 1 kF InpA $end
$var wire 1 mF InpB $end
$var wire 1 :L notS $end
$var wire 1 ;L nand1 $end
$var wire 1 <L nand2 $end
$var wire 1 =L inputA $end
$var wire 1 >L inputB $end
$var wire 1 ?L final_not $end

$scope module S_not $end
$var wire 1 :L out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;L out $end
$var wire 1 :L in1 $end
$var wire 1 kF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =L out $end
$var wire 1 ;L in1 $end
$var wire 1 ;L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <L out $end
$var wire 1 "4 in1 $end
$var wire 1 mF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >L out $end
$var wire 1 <L in1 $end
$var wire 1 <L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?L out $end
$var wire 1 =L in1 $end
$var wire 1 >L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -L out $end
$var wire 1 ?L in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 /L Out $end
$var wire 1 "4 S $end
$var wire 1 jF InpA $end
$var wire 1 lF InpB $end
$var wire 1 @L notS $end
$var wire 1 AL nand1 $end
$var wire 1 BL nand2 $end
$var wire 1 CL inputA $end
$var wire 1 DL inputB $end
$var wire 1 EL final_not $end

$scope module S_not $end
$var wire 1 @L out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AL out $end
$var wire 1 @L in1 $end
$var wire 1 jF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CL out $end
$var wire 1 AL in1 $end
$var wire 1 AL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BL out $end
$var wire 1 "4 in1 $end
$var wire 1 lF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DL out $end
$var wire 1 BL in1 $end
$var wire 1 BL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EL out $end
$var wire 1 CL in1 $end
$var wire 1 DL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /L out $end
$var wire 1 EL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 1L Out $end
$var wire 1 "4 S $end
$var wire 1 iF InpA $end
$var wire 1 kF InpB $end
$var wire 1 FL notS $end
$var wire 1 GL nand1 $end
$var wire 1 HL nand2 $end
$var wire 1 IL inputA $end
$var wire 1 JL inputB $end
$var wire 1 KL final_not $end

$scope module S_not $end
$var wire 1 FL out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GL out $end
$var wire 1 FL in1 $end
$var wire 1 iF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IL out $end
$var wire 1 GL in1 $end
$var wire 1 GL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HL out $end
$var wire 1 "4 in1 $end
$var wire 1 kF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JL out $end
$var wire 1 HL in1 $end
$var wire 1 HL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KL out $end
$var wire 1 IL in1 $end
$var wire 1 JL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1L out $end
$var wire 1 KL in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ,L Out $end
$var wire 1 "4 S $end
$var wire 1 &L InpA $end
$var wire 1 *L InpB $end
$var wire 1 LL notS $end
$var wire 1 ML nand1 $end
$var wire 1 NL nand2 $end
$var wire 1 OL inputA $end
$var wire 1 PL inputB $end
$var wire 1 QL final_not $end

$scope module S_not $end
$var wire 1 LL out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ML out $end
$var wire 1 LL in1 $end
$var wire 1 &L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OL out $end
$var wire 1 ML in1 $end
$var wire 1 ML in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NL out $end
$var wire 1 "4 in1 $end
$var wire 1 *L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PL out $end
$var wire 1 NL in1 $end
$var wire 1 NL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QL out $end
$var wire 1 OL in1 $end
$var wire 1 PL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,L out $end
$var wire 1 QL in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 .L Out $end
$var wire 1 "4 S $end
$var wire 1 %L InpA $end
$var wire 1 )L InpB $end
$var wire 1 RL notS $end
$var wire 1 SL nand1 $end
$var wire 1 TL nand2 $end
$var wire 1 UL inputA $end
$var wire 1 VL inputB $end
$var wire 1 WL final_not $end

$scope module S_not $end
$var wire 1 RL out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SL out $end
$var wire 1 RL in1 $end
$var wire 1 %L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UL out $end
$var wire 1 SL in1 $end
$var wire 1 SL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TL out $end
$var wire 1 "4 in1 $end
$var wire 1 )L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VL out $end
$var wire 1 TL in1 $end
$var wire 1 TL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WL out $end
$var wire 1 UL in1 $end
$var wire 1 VL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .L out $end
$var wire 1 WL in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 0L Out $end
$var wire 1 "4 S $end
$var wire 1 $L InpA $end
$var wire 1 (L InpB $end
$var wire 1 XL notS $end
$var wire 1 YL nand1 $end
$var wire 1 ZL nand2 $end
$var wire 1 [L inputA $end
$var wire 1 \L inputB $end
$var wire 1 ]L final_not $end

$scope module S_not $end
$var wire 1 XL out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YL out $end
$var wire 1 XL in1 $end
$var wire 1 $L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [L out $end
$var wire 1 YL in1 $end
$var wire 1 YL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZL out $end
$var wire 1 "4 in1 $end
$var wire 1 (L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \L out $end
$var wire 1 ZL in1 $end
$var wire 1 ZL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]L out $end
$var wire 1 [L in1 $end
$var wire 1 \L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0L out $end
$var wire 1 ]L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 3L Out $end
$var wire 1 "4 S $end
$var wire 1 #L InpA $end
$var wire 1 'L InpB $end
$var wire 1 ^L notS $end
$var wire 1 _L nand1 $end
$var wire 1 `L nand2 $end
$var wire 1 aL inputA $end
$var wire 1 bL inputB $end
$var wire 1 cL final_not $end

$scope module S_not $end
$var wire 1 ^L out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _L out $end
$var wire 1 ^L in1 $end
$var wire 1 #L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aL out $end
$var wire 1 _L in1 $end
$var wire 1 _L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `L out $end
$var wire 1 "4 in1 $end
$var wire 1 'L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bL out $end
$var wire 1 `L in1 $end
$var wire 1 `L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cL out $end
$var wire 1 aL in1 $end
$var wire 1 bL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3L out $end
$var wire 1 cL in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 |F Out $end
$var wire 1 "L S $end
$var wire 1 +L InpA $end
$var wire 1 ,L InpB $end
$var wire 1 dL notS $end
$var wire 1 eL nand1 $end
$var wire 1 fL nand2 $end
$var wire 1 gL inputA $end
$var wire 1 hL inputB $end
$var wire 1 iL final_not $end

$scope module S_not $end
$var wire 1 dL out $end
$var wire 1 "L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eL out $end
$var wire 1 dL in1 $end
$var wire 1 +L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gL out $end
$var wire 1 eL in1 $end
$var wire 1 eL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fL out $end
$var wire 1 "L in1 $end
$var wire 1 ,L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hL out $end
$var wire 1 fL in1 $end
$var wire 1 fL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iL out $end
$var wire 1 gL in1 $end
$var wire 1 hL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |F out $end
$var wire 1 iL in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 {F Out $end
$var wire 1 "L S $end
$var wire 1 -L InpA $end
$var wire 1 .L InpB $end
$var wire 1 jL notS $end
$var wire 1 kL nand1 $end
$var wire 1 lL nand2 $end
$var wire 1 mL inputA $end
$var wire 1 nL inputB $end
$var wire 1 oL final_not $end

$scope module S_not $end
$var wire 1 jL out $end
$var wire 1 "L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kL out $end
$var wire 1 jL in1 $end
$var wire 1 -L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mL out $end
$var wire 1 kL in1 $end
$var wire 1 kL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lL out $end
$var wire 1 "L in1 $end
$var wire 1 .L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nL out $end
$var wire 1 lL in1 $end
$var wire 1 lL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oL out $end
$var wire 1 mL in1 $end
$var wire 1 nL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {F out $end
$var wire 1 oL in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 zF Out $end
$var wire 1 "L S $end
$var wire 1 /L InpA $end
$var wire 1 0L InpB $end
$var wire 1 pL notS $end
$var wire 1 qL nand1 $end
$var wire 1 rL nand2 $end
$var wire 1 sL inputA $end
$var wire 1 tL inputB $end
$var wire 1 uL final_not $end

$scope module S_not $end
$var wire 1 pL out $end
$var wire 1 "L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qL out $end
$var wire 1 pL in1 $end
$var wire 1 /L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sL out $end
$var wire 1 qL in1 $end
$var wire 1 qL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rL out $end
$var wire 1 "L in1 $end
$var wire 1 0L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tL out $end
$var wire 1 rL in1 $end
$var wire 1 rL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uL out $end
$var wire 1 sL in1 $end
$var wire 1 tL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zF out $end
$var wire 1 uL in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 yF Out $end
$var wire 1 "L S $end
$var wire 1 1L InpA $end
$var wire 1 3L InpB $end
$var wire 1 vL notS $end
$var wire 1 wL nand1 $end
$var wire 1 xL nand2 $end
$var wire 1 yL inputA $end
$var wire 1 zL inputB $end
$var wire 1 {L final_not $end

$scope module S_not $end
$var wire 1 vL out $end
$var wire 1 "L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wL out $end
$var wire 1 vL in1 $end
$var wire 1 1L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yL out $end
$var wire 1 wL in1 $end
$var wire 1 wL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xL out $end
$var wire 1 "L in1 $end
$var wire 1 3L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zL out $end
$var wire 1 xL in1 $end
$var wire 1 xL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {L out $end
$var wire 1 yL in1 $end
$var wire 1 zL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yF out $end
$var wire 1 {L in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 uF Out [3] $end
$var wire 1 vF Out [2] $end
$var wire 1 wF Out [1] $end
$var wire 1 xF Out [0] $end
$var wire 1 |L S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 eF InpA [3] $end
$var wire 1 fF InpA [2] $end
$var wire 1 gF InpA [1] $end
$var wire 1 hF InpA [0] $end
$var wire 1 gF InpB [3] $end
$var wire 1 hF InpB [2] $end
$var wire 1 iF InpB [1] $end
$var wire 1 jF InpB [0] $end
$var wire 1 }L InpC [3] $end
$var wire 1 ~L InpC [2] $end
$var wire 1 !M InpC [1] $end
$var wire 1 "M InpC [0] $end
$var wire 1 #M InpD [3] $end
$var wire 1 $M InpD [2] $end
$var wire 1 %M InpD [1] $end
$var wire 1 &M InpD [0] $end
$var wire 1 'M stage1_1_bit0 $end
$var wire 1 (M stage1_2_bit0 $end
$var wire 1 )M stage1_1_bit1 $end
$var wire 1 *M stage1_2_bit1 $end
$var wire 1 +M stage1_1_bit2 $end
$var wire 1 ,M stage1_2_bit2 $end
$var wire 1 -M stage1_1_bit3 $end
$var wire 1 .M stage1_2_bit4 $end
$var wire 1 /M stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 'M Out $end
$var wire 1 "4 S $end
$var wire 1 hF InpA $end
$var wire 1 jF InpB $end
$var wire 1 0M notS $end
$var wire 1 1M nand1 $end
$var wire 1 2M nand2 $end
$var wire 1 3M inputA $end
$var wire 1 4M inputB $end
$var wire 1 5M final_not $end

$scope module S_not $end
$var wire 1 0M out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1M out $end
$var wire 1 0M in1 $end
$var wire 1 hF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3M out $end
$var wire 1 1M in1 $end
$var wire 1 1M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2M out $end
$var wire 1 "4 in1 $end
$var wire 1 jF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4M out $end
$var wire 1 2M in1 $end
$var wire 1 2M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5M out $end
$var wire 1 3M in1 $end
$var wire 1 4M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'M out $end
$var wire 1 5M in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 )M Out $end
$var wire 1 "4 S $end
$var wire 1 gF InpA $end
$var wire 1 iF InpB $end
$var wire 1 6M notS $end
$var wire 1 7M nand1 $end
$var wire 1 8M nand2 $end
$var wire 1 9M inputA $end
$var wire 1 :M inputB $end
$var wire 1 ;M final_not $end

$scope module S_not $end
$var wire 1 6M out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7M out $end
$var wire 1 6M in1 $end
$var wire 1 gF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9M out $end
$var wire 1 7M in1 $end
$var wire 1 7M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8M out $end
$var wire 1 "4 in1 $end
$var wire 1 iF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :M out $end
$var wire 1 8M in1 $end
$var wire 1 8M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;M out $end
$var wire 1 9M in1 $end
$var wire 1 :M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )M out $end
$var wire 1 ;M in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 +M Out $end
$var wire 1 "4 S $end
$var wire 1 fF InpA $end
$var wire 1 hF InpB $end
$var wire 1 <M notS $end
$var wire 1 =M nand1 $end
$var wire 1 >M nand2 $end
$var wire 1 ?M inputA $end
$var wire 1 @M inputB $end
$var wire 1 AM final_not $end

$scope module S_not $end
$var wire 1 <M out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =M out $end
$var wire 1 <M in1 $end
$var wire 1 fF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?M out $end
$var wire 1 =M in1 $end
$var wire 1 =M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >M out $end
$var wire 1 "4 in1 $end
$var wire 1 hF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @M out $end
$var wire 1 >M in1 $end
$var wire 1 >M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AM out $end
$var wire 1 ?M in1 $end
$var wire 1 @M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +M out $end
$var wire 1 AM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 -M Out $end
$var wire 1 "4 S $end
$var wire 1 eF InpA $end
$var wire 1 gF InpB $end
$var wire 1 BM notS $end
$var wire 1 CM nand1 $end
$var wire 1 DM nand2 $end
$var wire 1 EM inputA $end
$var wire 1 FM inputB $end
$var wire 1 GM final_not $end

$scope module S_not $end
$var wire 1 BM out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CM out $end
$var wire 1 BM in1 $end
$var wire 1 eF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EM out $end
$var wire 1 CM in1 $end
$var wire 1 CM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DM out $end
$var wire 1 "4 in1 $end
$var wire 1 gF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FM out $end
$var wire 1 DM in1 $end
$var wire 1 DM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GM out $end
$var wire 1 EM in1 $end
$var wire 1 FM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -M out $end
$var wire 1 GM in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 (M Out $end
$var wire 1 "4 S $end
$var wire 1 "M InpA $end
$var wire 1 &M InpB $end
$var wire 1 HM notS $end
$var wire 1 IM nand1 $end
$var wire 1 JM nand2 $end
$var wire 1 KM inputA $end
$var wire 1 LM inputB $end
$var wire 1 MM final_not $end

$scope module S_not $end
$var wire 1 HM out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IM out $end
$var wire 1 HM in1 $end
$var wire 1 "M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KM out $end
$var wire 1 IM in1 $end
$var wire 1 IM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JM out $end
$var wire 1 "4 in1 $end
$var wire 1 &M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LM out $end
$var wire 1 JM in1 $end
$var wire 1 JM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MM out $end
$var wire 1 KM in1 $end
$var wire 1 LM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (M out $end
$var wire 1 MM in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 *M Out $end
$var wire 1 "4 S $end
$var wire 1 !M InpA $end
$var wire 1 %M InpB $end
$var wire 1 NM notS $end
$var wire 1 OM nand1 $end
$var wire 1 PM nand2 $end
$var wire 1 QM inputA $end
$var wire 1 RM inputB $end
$var wire 1 SM final_not $end

$scope module S_not $end
$var wire 1 NM out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OM out $end
$var wire 1 NM in1 $end
$var wire 1 !M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QM out $end
$var wire 1 OM in1 $end
$var wire 1 OM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PM out $end
$var wire 1 "4 in1 $end
$var wire 1 %M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RM out $end
$var wire 1 PM in1 $end
$var wire 1 PM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SM out $end
$var wire 1 QM in1 $end
$var wire 1 RM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *M out $end
$var wire 1 SM in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ,M Out $end
$var wire 1 "4 S $end
$var wire 1 ~L InpA $end
$var wire 1 $M InpB $end
$var wire 1 TM notS $end
$var wire 1 UM nand1 $end
$var wire 1 VM nand2 $end
$var wire 1 WM inputA $end
$var wire 1 XM inputB $end
$var wire 1 YM final_not $end

$scope module S_not $end
$var wire 1 TM out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UM out $end
$var wire 1 TM in1 $end
$var wire 1 ~L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WM out $end
$var wire 1 UM in1 $end
$var wire 1 UM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VM out $end
$var wire 1 "4 in1 $end
$var wire 1 $M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XM out $end
$var wire 1 VM in1 $end
$var wire 1 VM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YM out $end
$var wire 1 WM in1 $end
$var wire 1 XM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,M out $end
$var wire 1 YM in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 /M Out $end
$var wire 1 "4 S $end
$var wire 1 }L InpA $end
$var wire 1 #M InpB $end
$var wire 1 ZM notS $end
$var wire 1 [M nand1 $end
$var wire 1 \M nand2 $end
$var wire 1 ]M inputA $end
$var wire 1 ^M inputB $end
$var wire 1 _M final_not $end

$scope module S_not $end
$var wire 1 ZM out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [M out $end
$var wire 1 ZM in1 $end
$var wire 1 }L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]M out $end
$var wire 1 [M in1 $end
$var wire 1 [M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \M out $end
$var wire 1 "4 in1 $end
$var wire 1 #M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^M out $end
$var wire 1 \M in1 $end
$var wire 1 \M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _M out $end
$var wire 1 ]M in1 $end
$var wire 1 ^M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /M out $end
$var wire 1 _M in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 xF Out $end
$var wire 1 |L S $end
$var wire 1 'M InpA $end
$var wire 1 (M InpB $end
$var wire 1 `M notS $end
$var wire 1 aM nand1 $end
$var wire 1 bM nand2 $end
$var wire 1 cM inputA $end
$var wire 1 dM inputB $end
$var wire 1 eM final_not $end

$scope module S_not $end
$var wire 1 `M out $end
$var wire 1 |L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aM out $end
$var wire 1 `M in1 $end
$var wire 1 'M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cM out $end
$var wire 1 aM in1 $end
$var wire 1 aM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bM out $end
$var wire 1 |L in1 $end
$var wire 1 (M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dM out $end
$var wire 1 bM in1 $end
$var wire 1 bM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eM out $end
$var wire 1 cM in1 $end
$var wire 1 dM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xF out $end
$var wire 1 eM in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 wF Out $end
$var wire 1 |L S $end
$var wire 1 )M InpA $end
$var wire 1 *M InpB $end
$var wire 1 fM notS $end
$var wire 1 gM nand1 $end
$var wire 1 hM nand2 $end
$var wire 1 iM inputA $end
$var wire 1 jM inputB $end
$var wire 1 kM final_not $end

$scope module S_not $end
$var wire 1 fM out $end
$var wire 1 |L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gM out $end
$var wire 1 fM in1 $end
$var wire 1 )M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iM out $end
$var wire 1 gM in1 $end
$var wire 1 gM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hM out $end
$var wire 1 |L in1 $end
$var wire 1 *M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jM out $end
$var wire 1 hM in1 $end
$var wire 1 hM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kM out $end
$var wire 1 iM in1 $end
$var wire 1 jM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wF out $end
$var wire 1 kM in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 vF Out $end
$var wire 1 |L S $end
$var wire 1 +M InpA $end
$var wire 1 ,M InpB $end
$var wire 1 lM notS $end
$var wire 1 mM nand1 $end
$var wire 1 nM nand2 $end
$var wire 1 oM inputA $end
$var wire 1 pM inputB $end
$var wire 1 qM final_not $end

$scope module S_not $end
$var wire 1 lM out $end
$var wire 1 |L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mM out $end
$var wire 1 lM in1 $end
$var wire 1 +M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oM out $end
$var wire 1 mM in1 $end
$var wire 1 mM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nM out $end
$var wire 1 |L in1 $end
$var wire 1 ,M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pM out $end
$var wire 1 nM in1 $end
$var wire 1 nM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qM out $end
$var wire 1 oM in1 $end
$var wire 1 pM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vF out $end
$var wire 1 qM in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 uF Out $end
$var wire 1 |L S $end
$var wire 1 -M InpA $end
$var wire 1 /M InpB $end
$var wire 1 rM notS $end
$var wire 1 sM nand1 $end
$var wire 1 tM nand2 $end
$var wire 1 uM inputA $end
$var wire 1 vM inputB $end
$var wire 1 wM final_not $end

$scope module S_not $end
$var wire 1 rM out $end
$var wire 1 |L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sM out $end
$var wire 1 rM in1 $end
$var wire 1 -M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uM out $end
$var wire 1 sM in1 $end
$var wire 1 sM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tM out $end
$var wire 1 |L in1 $end
$var wire 1 /M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vM out $end
$var wire 1 tM in1 $end
$var wire 1 tM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wM out $end
$var wire 1 uM in1 $end
$var wire 1 vM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uF out $end
$var wire 1 wM in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 qF Out [3] $end
$var wire 1 rF Out [2] $end
$var wire 1 sF Out [1] $end
$var wire 1 tF Out [0] $end
$var wire 1 xM S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 aF InpA [3] $end
$var wire 1 bF InpA [2] $end
$var wire 1 cF InpA [1] $end
$var wire 1 dF InpA [0] $end
$var wire 1 cF InpB [3] $end
$var wire 1 dF InpB [2] $end
$var wire 1 eF InpB [1] $end
$var wire 1 fF InpB [0] $end
$var wire 1 yM InpC [3] $end
$var wire 1 zM InpC [2] $end
$var wire 1 {M InpC [1] $end
$var wire 1 |M InpC [0] $end
$var wire 1 }M InpD [3] $end
$var wire 1 ~M InpD [2] $end
$var wire 1 !N InpD [1] $end
$var wire 1 "N InpD [0] $end
$var wire 1 #N stage1_1_bit0 $end
$var wire 1 $N stage1_2_bit0 $end
$var wire 1 %N stage1_1_bit1 $end
$var wire 1 &N stage1_2_bit1 $end
$var wire 1 'N stage1_1_bit2 $end
$var wire 1 (N stage1_2_bit2 $end
$var wire 1 )N stage1_1_bit3 $end
$var wire 1 *N stage1_2_bit4 $end
$var wire 1 +N stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 #N Out $end
$var wire 1 "4 S $end
$var wire 1 dF InpA $end
$var wire 1 fF InpB $end
$var wire 1 ,N notS $end
$var wire 1 -N nand1 $end
$var wire 1 .N nand2 $end
$var wire 1 /N inputA $end
$var wire 1 0N inputB $end
$var wire 1 1N final_not $end

$scope module S_not $end
$var wire 1 ,N out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -N out $end
$var wire 1 ,N in1 $end
$var wire 1 dF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /N out $end
$var wire 1 -N in1 $end
$var wire 1 -N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .N out $end
$var wire 1 "4 in1 $end
$var wire 1 fF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0N out $end
$var wire 1 .N in1 $end
$var wire 1 .N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1N out $end
$var wire 1 /N in1 $end
$var wire 1 0N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #N out $end
$var wire 1 1N in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 %N Out $end
$var wire 1 "4 S $end
$var wire 1 cF InpA $end
$var wire 1 eF InpB $end
$var wire 1 2N notS $end
$var wire 1 3N nand1 $end
$var wire 1 4N nand2 $end
$var wire 1 5N inputA $end
$var wire 1 6N inputB $end
$var wire 1 7N final_not $end

$scope module S_not $end
$var wire 1 2N out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3N out $end
$var wire 1 2N in1 $end
$var wire 1 cF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5N out $end
$var wire 1 3N in1 $end
$var wire 1 3N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4N out $end
$var wire 1 "4 in1 $end
$var wire 1 eF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6N out $end
$var wire 1 4N in1 $end
$var wire 1 4N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7N out $end
$var wire 1 5N in1 $end
$var wire 1 6N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %N out $end
$var wire 1 7N in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 'N Out $end
$var wire 1 "4 S $end
$var wire 1 bF InpA $end
$var wire 1 dF InpB $end
$var wire 1 8N notS $end
$var wire 1 9N nand1 $end
$var wire 1 :N nand2 $end
$var wire 1 ;N inputA $end
$var wire 1 <N inputB $end
$var wire 1 =N final_not $end

$scope module S_not $end
$var wire 1 8N out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9N out $end
$var wire 1 8N in1 $end
$var wire 1 bF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;N out $end
$var wire 1 9N in1 $end
$var wire 1 9N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :N out $end
$var wire 1 "4 in1 $end
$var wire 1 dF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <N out $end
$var wire 1 :N in1 $end
$var wire 1 :N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =N out $end
$var wire 1 ;N in1 $end
$var wire 1 <N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'N out $end
$var wire 1 =N in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 )N Out $end
$var wire 1 "4 S $end
$var wire 1 aF InpA $end
$var wire 1 cF InpB $end
$var wire 1 >N notS $end
$var wire 1 ?N nand1 $end
$var wire 1 @N nand2 $end
$var wire 1 AN inputA $end
$var wire 1 BN inputB $end
$var wire 1 CN final_not $end

$scope module S_not $end
$var wire 1 >N out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?N out $end
$var wire 1 >N in1 $end
$var wire 1 aF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AN out $end
$var wire 1 ?N in1 $end
$var wire 1 ?N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @N out $end
$var wire 1 "4 in1 $end
$var wire 1 cF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BN out $end
$var wire 1 @N in1 $end
$var wire 1 @N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CN out $end
$var wire 1 AN in1 $end
$var wire 1 BN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )N out $end
$var wire 1 CN in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 $N Out $end
$var wire 1 "4 S $end
$var wire 1 |M InpA $end
$var wire 1 "N InpB $end
$var wire 1 DN notS $end
$var wire 1 EN nand1 $end
$var wire 1 FN nand2 $end
$var wire 1 GN inputA $end
$var wire 1 HN inputB $end
$var wire 1 IN final_not $end

$scope module S_not $end
$var wire 1 DN out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EN out $end
$var wire 1 DN in1 $end
$var wire 1 |M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GN out $end
$var wire 1 EN in1 $end
$var wire 1 EN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FN out $end
$var wire 1 "4 in1 $end
$var wire 1 "N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HN out $end
$var wire 1 FN in1 $end
$var wire 1 FN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IN out $end
$var wire 1 GN in1 $end
$var wire 1 HN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $N out $end
$var wire 1 IN in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 &N Out $end
$var wire 1 "4 S $end
$var wire 1 {M InpA $end
$var wire 1 !N InpB $end
$var wire 1 JN notS $end
$var wire 1 KN nand1 $end
$var wire 1 LN nand2 $end
$var wire 1 MN inputA $end
$var wire 1 NN inputB $end
$var wire 1 ON final_not $end

$scope module S_not $end
$var wire 1 JN out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KN out $end
$var wire 1 JN in1 $end
$var wire 1 {M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MN out $end
$var wire 1 KN in1 $end
$var wire 1 KN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LN out $end
$var wire 1 "4 in1 $end
$var wire 1 !N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NN out $end
$var wire 1 LN in1 $end
$var wire 1 LN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ON out $end
$var wire 1 MN in1 $end
$var wire 1 NN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &N out $end
$var wire 1 ON in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 (N Out $end
$var wire 1 "4 S $end
$var wire 1 zM InpA $end
$var wire 1 ~M InpB $end
$var wire 1 PN notS $end
$var wire 1 QN nand1 $end
$var wire 1 RN nand2 $end
$var wire 1 SN inputA $end
$var wire 1 TN inputB $end
$var wire 1 UN final_not $end

$scope module S_not $end
$var wire 1 PN out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QN out $end
$var wire 1 PN in1 $end
$var wire 1 zM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SN out $end
$var wire 1 QN in1 $end
$var wire 1 QN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RN out $end
$var wire 1 "4 in1 $end
$var wire 1 ~M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TN out $end
$var wire 1 RN in1 $end
$var wire 1 RN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UN out $end
$var wire 1 SN in1 $end
$var wire 1 TN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (N out $end
$var wire 1 UN in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 +N Out $end
$var wire 1 "4 S $end
$var wire 1 yM InpA $end
$var wire 1 }M InpB $end
$var wire 1 VN notS $end
$var wire 1 WN nand1 $end
$var wire 1 XN nand2 $end
$var wire 1 YN inputA $end
$var wire 1 ZN inputB $end
$var wire 1 [N final_not $end

$scope module S_not $end
$var wire 1 VN out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WN out $end
$var wire 1 VN in1 $end
$var wire 1 yM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YN out $end
$var wire 1 WN in1 $end
$var wire 1 WN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XN out $end
$var wire 1 "4 in1 $end
$var wire 1 }M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZN out $end
$var wire 1 XN in1 $end
$var wire 1 XN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [N out $end
$var wire 1 YN in1 $end
$var wire 1 ZN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +N out $end
$var wire 1 [N in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 tF Out $end
$var wire 1 xM S $end
$var wire 1 #N InpA $end
$var wire 1 $N InpB $end
$var wire 1 \N notS $end
$var wire 1 ]N nand1 $end
$var wire 1 ^N nand2 $end
$var wire 1 _N inputA $end
$var wire 1 `N inputB $end
$var wire 1 aN final_not $end

$scope module S_not $end
$var wire 1 \N out $end
$var wire 1 xM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]N out $end
$var wire 1 \N in1 $end
$var wire 1 #N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _N out $end
$var wire 1 ]N in1 $end
$var wire 1 ]N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^N out $end
$var wire 1 xM in1 $end
$var wire 1 $N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `N out $end
$var wire 1 ^N in1 $end
$var wire 1 ^N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aN out $end
$var wire 1 _N in1 $end
$var wire 1 `N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tF out $end
$var wire 1 aN in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 sF Out $end
$var wire 1 xM S $end
$var wire 1 %N InpA $end
$var wire 1 &N InpB $end
$var wire 1 bN notS $end
$var wire 1 cN nand1 $end
$var wire 1 dN nand2 $end
$var wire 1 eN inputA $end
$var wire 1 fN inputB $end
$var wire 1 gN final_not $end

$scope module S_not $end
$var wire 1 bN out $end
$var wire 1 xM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cN out $end
$var wire 1 bN in1 $end
$var wire 1 %N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eN out $end
$var wire 1 cN in1 $end
$var wire 1 cN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dN out $end
$var wire 1 xM in1 $end
$var wire 1 &N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fN out $end
$var wire 1 dN in1 $end
$var wire 1 dN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gN out $end
$var wire 1 eN in1 $end
$var wire 1 fN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sF out $end
$var wire 1 gN in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 rF Out $end
$var wire 1 xM S $end
$var wire 1 'N InpA $end
$var wire 1 (N InpB $end
$var wire 1 hN notS $end
$var wire 1 iN nand1 $end
$var wire 1 jN nand2 $end
$var wire 1 kN inputA $end
$var wire 1 lN inputB $end
$var wire 1 mN final_not $end

$scope module S_not $end
$var wire 1 hN out $end
$var wire 1 xM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iN out $end
$var wire 1 hN in1 $end
$var wire 1 'N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kN out $end
$var wire 1 iN in1 $end
$var wire 1 iN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jN out $end
$var wire 1 xM in1 $end
$var wire 1 (N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lN out $end
$var wire 1 jN in1 $end
$var wire 1 jN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mN out $end
$var wire 1 kN in1 $end
$var wire 1 lN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rF out $end
$var wire 1 mN in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 qF Out $end
$var wire 1 xM S $end
$var wire 1 )N InpA $end
$var wire 1 +N InpB $end
$var wire 1 nN notS $end
$var wire 1 oN nand1 $end
$var wire 1 pN nand2 $end
$var wire 1 qN inputA $end
$var wire 1 rN inputB $end
$var wire 1 sN final_not $end

$scope module S_not $end
$var wire 1 nN out $end
$var wire 1 xM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oN out $end
$var wire 1 nN in1 $end
$var wire 1 )N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qN out $end
$var wire 1 oN in1 $end
$var wire 1 oN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pN out $end
$var wire 1 xM in1 $end
$var wire 1 +N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rN out $end
$var wire 1 pN in1 $end
$var wire 1 pN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sN out $end
$var wire 1 qN in1 $end
$var wire 1 rN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qF out $end
$var wire 1 sN in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 /G Out [3] $end
$var wire 1 0G Out [2] $end
$var wire 1 1G Out [1] $end
$var wire 1 2G Out [0] $end
$var wire 1 tN S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 }F InpA [3] $end
$var wire 1 ~F InpA [2] $end
$var wire 1 !G InpA [1] $end
$var wire 1 "G InpA [0] $end
$var wire 1 uN InpB [3] $end
$var wire 1 vN InpB [2] $end
$var wire 1 wN InpB [1] $end
$var wire 1 xN InpB [0] $end
$var wire 1 yN InpC [3] $end
$var wire 1 zN InpC [2] $end
$var wire 1 {N InpC [1] $end
$var wire 1 |N InpC [0] $end
$var wire 1 }N InpD [3] $end
$var wire 1 ~N InpD [2] $end
$var wire 1 !O InpD [1] $end
$var wire 1 "O InpD [0] $end
$var wire 1 #O stage1_1_bit0 $end
$var wire 1 $O stage1_2_bit0 $end
$var wire 1 %O stage1_1_bit1 $end
$var wire 1 &O stage1_2_bit1 $end
$var wire 1 'O stage1_1_bit2 $end
$var wire 1 (O stage1_2_bit2 $end
$var wire 1 )O stage1_1_bit3 $end
$var wire 1 *O stage1_2_bit4 $end
$var wire 1 +O stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 #O Out $end
$var wire 1 !4 S $end
$var wire 1 "G InpA $end
$var wire 1 xN InpB $end
$var wire 1 ,O notS $end
$var wire 1 -O nand1 $end
$var wire 1 .O nand2 $end
$var wire 1 /O inputA $end
$var wire 1 0O inputB $end
$var wire 1 1O final_not $end

$scope module S_not $end
$var wire 1 ,O out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -O out $end
$var wire 1 ,O in1 $end
$var wire 1 "G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /O out $end
$var wire 1 -O in1 $end
$var wire 1 -O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .O out $end
$var wire 1 !4 in1 $end
$var wire 1 xN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0O out $end
$var wire 1 .O in1 $end
$var wire 1 .O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1O out $end
$var wire 1 /O in1 $end
$var wire 1 0O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #O out $end
$var wire 1 1O in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 %O Out $end
$var wire 1 !4 S $end
$var wire 1 !G InpA $end
$var wire 1 wN InpB $end
$var wire 1 2O notS $end
$var wire 1 3O nand1 $end
$var wire 1 4O nand2 $end
$var wire 1 5O inputA $end
$var wire 1 6O inputB $end
$var wire 1 7O final_not $end

$scope module S_not $end
$var wire 1 2O out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3O out $end
$var wire 1 2O in1 $end
$var wire 1 !G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5O out $end
$var wire 1 3O in1 $end
$var wire 1 3O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4O out $end
$var wire 1 !4 in1 $end
$var wire 1 wN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6O out $end
$var wire 1 4O in1 $end
$var wire 1 4O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7O out $end
$var wire 1 5O in1 $end
$var wire 1 6O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %O out $end
$var wire 1 7O in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 'O Out $end
$var wire 1 !4 S $end
$var wire 1 ~F InpA $end
$var wire 1 vN InpB $end
$var wire 1 8O notS $end
$var wire 1 9O nand1 $end
$var wire 1 :O nand2 $end
$var wire 1 ;O inputA $end
$var wire 1 <O inputB $end
$var wire 1 =O final_not $end

$scope module S_not $end
$var wire 1 8O out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9O out $end
$var wire 1 8O in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;O out $end
$var wire 1 9O in1 $end
$var wire 1 9O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :O out $end
$var wire 1 !4 in1 $end
$var wire 1 vN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <O out $end
$var wire 1 :O in1 $end
$var wire 1 :O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =O out $end
$var wire 1 ;O in1 $end
$var wire 1 <O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'O out $end
$var wire 1 =O in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 )O Out $end
$var wire 1 !4 S $end
$var wire 1 }F InpA $end
$var wire 1 uN InpB $end
$var wire 1 >O notS $end
$var wire 1 ?O nand1 $end
$var wire 1 @O nand2 $end
$var wire 1 AO inputA $end
$var wire 1 BO inputB $end
$var wire 1 CO final_not $end

$scope module S_not $end
$var wire 1 >O out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?O out $end
$var wire 1 >O in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AO out $end
$var wire 1 ?O in1 $end
$var wire 1 ?O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @O out $end
$var wire 1 !4 in1 $end
$var wire 1 uN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BO out $end
$var wire 1 @O in1 $end
$var wire 1 @O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CO out $end
$var wire 1 AO in1 $end
$var wire 1 BO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )O out $end
$var wire 1 CO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 $O Out $end
$var wire 1 !4 S $end
$var wire 1 |N InpA $end
$var wire 1 "O InpB $end
$var wire 1 DO notS $end
$var wire 1 EO nand1 $end
$var wire 1 FO nand2 $end
$var wire 1 GO inputA $end
$var wire 1 HO inputB $end
$var wire 1 IO final_not $end

$scope module S_not $end
$var wire 1 DO out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EO out $end
$var wire 1 DO in1 $end
$var wire 1 |N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GO out $end
$var wire 1 EO in1 $end
$var wire 1 EO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FO out $end
$var wire 1 !4 in1 $end
$var wire 1 "O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HO out $end
$var wire 1 FO in1 $end
$var wire 1 FO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IO out $end
$var wire 1 GO in1 $end
$var wire 1 HO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $O out $end
$var wire 1 IO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 &O Out $end
$var wire 1 !4 S $end
$var wire 1 {N InpA $end
$var wire 1 !O InpB $end
$var wire 1 JO notS $end
$var wire 1 KO nand1 $end
$var wire 1 LO nand2 $end
$var wire 1 MO inputA $end
$var wire 1 NO inputB $end
$var wire 1 OO final_not $end

$scope module S_not $end
$var wire 1 JO out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KO out $end
$var wire 1 JO in1 $end
$var wire 1 {N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MO out $end
$var wire 1 KO in1 $end
$var wire 1 KO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LO out $end
$var wire 1 !4 in1 $end
$var wire 1 !O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NO out $end
$var wire 1 LO in1 $end
$var wire 1 LO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OO out $end
$var wire 1 MO in1 $end
$var wire 1 NO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &O out $end
$var wire 1 OO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 (O Out $end
$var wire 1 !4 S $end
$var wire 1 zN InpA $end
$var wire 1 ~N InpB $end
$var wire 1 PO notS $end
$var wire 1 QO nand1 $end
$var wire 1 RO nand2 $end
$var wire 1 SO inputA $end
$var wire 1 TO inputB $end
$var wire 1 UO final_not $end

$scope module S_not $end
$var wire 1 PO out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QO out $end
$var wire 1 PO in1 $end
$var wire 1 zN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SO out $end
$var wire 1 QO in1 $end
$var wire 1 QO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RO out $end
$var wire 1 !4 in1 $end
$var wire 1 ~N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TO out $end
$var wire 1 RO in1 $end
$var wire 1 RO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UO out $end
$var wire 1 SO in1 $end
$var wire 1 TO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (O out $end
$var wire 1 UO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 +O Out $end
$var wire 1 !4 S $end
$var wire 1 yN InpA $end
$var wire 1 }N InpB $end
$var wire 1 VO notS $end
$var wire 1 WO nand1 $end
$var wire 1 XO nand2 $end
$var wire 1 YO inputA $end
$var wire 1 ZO inputB $end
$var wire 1 [O final_not $end

$scope module S_not $end
$var wire 1 VO out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WO out $end
$var wire 1 VO in1 $end
$var wire 1 yN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YO out $end
$var wire 1 WO in1 $end
$var wire 1 WO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XO out $end
$var wire 1 !4 in1 $end
$var wire 1 }N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZO out $end
$var wire 1 XO in1 $end
$var wire 1 XO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [O out $end
$var wire 1 YO in1 $end
$var wire 1 ZO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +O out $end
$var wire 1 [O in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 2G Out $end
$var wire 1 tN S $end
$var wire 1 #O InpA $end
$var wire 1 $O InpB $end
$var wire 1 \O notS $end
$var wire 1 ]O nand1 $end
$var wire 1 ^O nand2 $end
$var wire 1 _O inputA $end
$var wire 1 `O inputB $end
$var wire 1 aO final_not $end

$scope module S_not $end
$var wire 1 \O out $end
$var wire 1 tN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]O out $end
$var wire 1 \O in1 $end
$var wire 1 #O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _O out $end
$var wire 1 ]O in1 $end
$var wire 1 ]O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^O out $end
$var wire 1 tN in1 $end
$var wire 1 $O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `O out $end
$var wire 1 ^O in1 $end
$var wire 1 ^O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aO out $end
$var wire 1 _O in1 $end
$var wire 1 `O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2G out $end
$var wire 1 aO in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 1G Out $end
$var wire 1 tN S $end
$var wire 1 %O InpA $end
$var wire 1 &O InpB $end
$var wire 1 bO notS $end
$var wire 1 cO nand1 $end
$var wire 1 dO nand2 $end
$var wire 1 eO inputA $end
$var wire 1 fO inputB $end
$var wire 1 gO final_not $end

$scope module S_not $end
$var wire 1 bO out $end
$var wire 1 tN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cO out $end
$var wire 1 bO in1 $end
$var wire 1 %O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eO out $end
$var wire 1 cO in1 $end
$var wire 1 cO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dO out $end
$var wire 1 tN in1 $end
$var wire 1 &O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fO out $end
$var wire 1 dO in1 $end
$var wire 1 dO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gO out $end
$var wire 1 eO in1 $end
$var wire 1 fO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1G out $end
$var wire 1 gO in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 0G Out $end
$var wire 1 tN S $end
$var wire 1 'O InpA $end
$var wire 1 (O InpB $end
$var wire 1 hO notS $end
$var wire 1 iO nand1 $end
$var wire 1 jO nand2 $end
$var wire 1 kO inputA $end
$var wire 1 lO inputB $end
$var wire 1 mO final_not $end

$scope module S_not $end
$var wire 1 hO out $end
$var wire 1 tN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iO out $end
$var wire 1 hO in1 $end
$var wire 1 'O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kO out $end
$var wire 1 iO in1 $end
$var wire 1 iO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jO out $end
$var wire 1 tN in1 $end
$var wire 1 (O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lO out $end
$var wire 1 jO in1 $end
$var wire 1 jO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mO out $end
$var wire 1 kO in1 $end
$var wire 1 lO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0G out $end
$var wire 1 mO in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 /G Out $end
$var wire 1 tN S $end
$var wire 1 )O InpA $end
$var wire 1 +O InpB $end
$var wire 1 nO notS $end
$var wire 1 oO nand1 $end
$var wire 1 pO nand2 $end
$var wire 1 qO inputA $end
$var wire 1 rO inputB $end
$var wire 1 sO final_not $end

$scope module S_not $end
$var wire 1 nO out $end
$var wire 1 tN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oO out $end
$var wire 1 nO in1 $end
$var wire 1 )O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qO out $end
$var wire 1 oO in1 $end
$var wire 1 oO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pO out $end
$var wire 1 tN in1 $end
$var wire 1 +O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rO out $end
$var wire 1 pO in1 $end
$var wire 1 pO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sO out $end
$var wire 1 qO in1 $end
$var wire 1 rO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /G out $end
$var wire 1 sO in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 +G Out [3] $end
$var wire 1 ,G Out [2] $end
$var wire 1 -G Out [1] $end
$var wire 1 .G Out [0] $end
$var wire 1 tO S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 yF InpA [3] $end
$var wire 1 zF InpA [2] $end
$var wire 1 {F InpA [1] $end
$var wire 1 |F InpA [0] $end
$var wire 1 }F InpB [3] $end
$var wire 1 ~F InpB [2] $end
$var wire 1 !G InpB [1] $end
$var wire 1 "G InpB [0] $end
$var wire 1 uO InpC [3] $end
$var wire 1 vO InpC [2] $end
$var wire 1 wO InpC [1] $end
$var wire 1 xO InpC [0] $end
$var wire 1 yO InpD [3] $end
$var wire 1 zO InpD [2] $end
$var wire 1 {O InpD [1] $end
$var wire 1 |O InpD [0] $end
$var wire 1 }O stage1_1_bit0 $end
$var wire 1 ~O stage1_2_bit0 $end
$var wire 1 !P stage1_1_bit1 $end
$var wire 1 "P stage1_2_bit1 $end
$var wire 1 #P stage1_1_bit2 $end
$var wire 1 $P stage1_2_bit2 $end
$var wire 1 %P stage1_1_bit3 $end
$var wire 1 &P stage1_2_bit4 $end
$var wire 1 'P stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 }O Out $end
$var wire 1 !4 S $end
$var wire 1 |F InpA $end
$var wire 1 "G InpB $end
$var wire 1 (P notS $end
$var wire 1 )P nand1 $end
$var wire 1 *P nand2 $end
$var wire 1 +P inputA $end
$var wire 1 ,P inputB $end
$var wire 1 -P final_not $end

$scope module S_not $end
$var wire 1 (P out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )P out $end
$var wire 1 (P in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +P out $end
$var wire 1 )P in1 $end
$var wire 1 )P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *P out $end
$var wire 1 !4 in1 $end
$var wire 1 "G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,P out $end
$var wire 1 *P in1 $end
$var wire 1 *P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -P out $end
$var wire 1 +P in1 $end
$var wire 1 ,P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }O out $end
$var wire 1 -P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 !P Out $end
$var wire 1 !4 S $end
$var wire 1 {F InpA $end
$var wire 1 !G InpB $end
$var wire 1 .P notS $end
$var wire 1 /P nand1 $end
$var wire 1 0P nand2 $end
$var wire 1 1P inputA $end
$var wire 1 2P inputB $end
$var wire 1 3P final_not $end

$scope module S_not $end
$var wire 1 .P out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /P out $end
$var wire 1 .P in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1P out $end
$var wire 1 /P in1 $end
$var wire 1 /P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0P out $end
$var wire 1 !4 in1 $end
$var wire 1 !G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2P out $end
$var wire 1 0P in1 $end
$var wire 1 0P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3P out $end
$var wire 1 1P in1 $end
$var wire 1 2P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !P out $end
$var wire 1 3P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 #P Out $end
$var wire 1 !4 S $end
$var wire 1 zF InpA $end
$var wire 1 ~F InpB $end
$var wire 1 4P notS $end
$var wire 1 5P nand1 $end
$var wire 1 6P nand2 $end
$var wire 1 7P inputA $end
$var wire 1 8P inputB $end
$var wire 1 9P final_not $end

$scope module S_not $end
$var wire 1 4P out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5P out $end
$var wire 1 4P in1 $end
$var wire 1 zF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7P out $end
$var wire 1 5P in1 $end
$var wire 1 5P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6P out $end
$var wire 1 !4 in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8P out $end
$var wire 1 6P in1 $end
$var wire 1 6P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9P out $end
$var wire 1 7P in1 $end
$var wire 1 8P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #P out $end
$var wire 1 9P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 %P Out $end
$var wire 1 !4 S $end
$var wire 1 yF InpA $end
$var wire 1 }F InpB $end
$var wire 1 :P notS $end
$var wire 1 ;P nand1 $end
$var wire 1 <P nand2 $end
$var wire 1 =P inputA $end
$var wire 1 >P inputB $end
$var wire 1 ?P final_not $end

$scope module S_not $end
$var wire 1 :P out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;P out $end
$var wire 1 :P in1 $end
$var wire 1 yF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =P out $end
$var wire 1 ;P in1 $end
$var wire 1 ;P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <P out $end
$var wire 1 !4 in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >P out $end
$var wire 1 <P in1 $end
$var wire 1 <P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?P out $end
$var wire 1 =P in1 $end
$var wire 1 >P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %P out $end
$var wire 1 ?P in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ~O Out $end
$var wire 1 !4 S $end
$var wire 1 xO InpA $end
$var wire 1 |O InpB $end
$var wire 1 @P notS $end
$var wire 1 AP nand1 $end
$var wire 1 BP nand2 $end
$var wire 1 CP inputA $end
$var wire 1 DP inputB $end
$var wire 1 EP final_not $end

$scope module S_not $end
$var wire 1 @P out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AP out $end
$var wire 1 @P in1 $end
$var wire 1 xO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CP out $end
$var wire 1 AP in1 $end
$var wire 1 AP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BP out $end
$var wire 1 !4 in1 $end
$var wire 1 |O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DP out $end
$var wire 1 BP in1 $end
$var wire 1 BP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EP out $end
$var wire 1 CP in1 $end
$var wire 1 DP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~O out $end
$var wire 1 EP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 "P Out $end
$var wire 1 !4 S $end
$var wire 1 wO InpA $end
$var wire 1 {O InpB $end
$var wire 1 FP notS $end
$var wire 1 GP nand1 $end
$var wire 1 HP nand2 $end
$var wire 1 IP inputA $end
$var wire 1 JP inputB $end
$var wire 1 KP final_not $end

$scope module S_not $end
$var wire 1 FP out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GP out $end
$var wire 1 FP in1 $end
$var wire 1 wO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IP out $end
$var wire 1 GP in1 $end
$var wire 1 GP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HP out $end
$var wire 1 !4 in1 $end
$var wire 1 {O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JP out $end
$var wire 1 HP in1 $end
$var wire 1 HP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KP out $end
$var wire 1 IP in1 $end
$var wire 1 JP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "P out $end
$var wire 1 KP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 $P Out $end
$var wire 1 !4 S $end
$var wire 1 vO InpA $end
$var wire 1 zO InpB $end
$var wire 1 LP notS $end
$var wire 1 MP nand1 $end
$var wire 1 NP nand2 $end
$var wire 1 OP inputA $end
$var wire 1 PP inputB $end
$var wire 1 QP final_not $end

$scope module S_not $end
$var wire 1 LP out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MP out $end
$var wire 1 LP in1 $end
$var wire 1 vO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OP out $end
$var wire 1 MP in1 $end
$var wire 1 MP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NP out $end
$var wire 1 !4 in1 $end
$var wire 1 zO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PP out $end
$var wire 1 NP in1 $end
$var wire 1 NP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QP out $end
$var wire 1 OP in1 $end
$var wire 1 PP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $P out $end
$var wire 1 QP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 'P Out $end
$var wire 1 !4 S $end
$var wire 1 uO InpA $end
$var wire 1 yO InpB $end
$var wire 1 RP notS $end
$var wire 1 SP nand1 $end
$var wire 1 TP nand2 $end
$var wire 1 UP inputA $end
$var wire 1 VP inputB $end
$var wire 1 WP final_not $end

$scope module S_not $end
$var wire 1 RP out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SP out $end
$var wire 1 RP in1 $end
$var wire 1 uO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UP out $end
$var wire 1 SP in1 $end
$var wire 1 SP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TP out $end
$var wire 1 !4 in1 $end
$var wire 1 yO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VP out $end
$var wire 1 TP in1 $end
$var wire 1 TP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WP out $end
$var wire 1 UP in1 $end
$var wire 1 VP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'P out $end
$var wire 1 WP in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 .G Out $end
$var wire 1 tO S $end
$var wire 1 }O InpA $end
$var wire 1 ~O InpB $end
$var wire 1 XP notS $end
$var wire 1 YP nand1 $end
$var wire 1 ZP nand2 $end
$var wire 1 [P inputA $end
$var wire 1 \P inputB $end
$var wire 1 ]P final_not $end

$scope module S_not $end
$var wire 1 XP out $end
$var wire 1 tO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YP out $end
$var wire 1 XP in1 $end
$var wire 1 }O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [P out $end
$var wire 1 YP in1 $end
$var wire 1 YP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZP out $end
$var wire 1 tO in1 $end
$var wire 1 ~O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \P out $end
$var wire 1 ZP in1 $end
$var wire 1 ZP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]P out $end
$var wire 1 [P in1 $end
$var wire 1 \P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .G out $end
$var wire 1 ]P in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 -G Out $end
$var wire 1 tO S $end
$var wire 1 !P InpA $end
$var wire 1 "P InpB $end
$var wire 1 ^P notS $end
$var wire 1 _P nand1 $end
$var wire 1 `P nand2 $end
$var wire 1 aP inputA $end
$var wire 1 bP inputB $end
$var wire 1 cP final_not $end

$scope module S_not $end
$var wire 1 ^P out $end
$var wire 1 tO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _P out $end
$var wire 1 ^P in1 $end
$var wire 1 !P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aP out $end
$var wire 1 _P in1 $end
$var wire 1 _P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `P out $end
$var wire 1 tO in1 $end
$var wire 1 "P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bP out $end
$var wire 1 `P in1 $end
$var wire 1 `P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cP out $end
$var wire 1 aP in1 $end
$var wire 1 bP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -G out $end
$var wire 1 cP in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ,G Out $end
$var wire 1 tO S $end
$var wire 1 #P InpA $end
$var wire 1 $P InpB $end
$var wire 1 dP notS $end
$var wire 1 eP nand1 $end
$var wire 1 fP nand2 $end
$var wire 1 gP inputA $end
$var wire 1 hP inputB $end
$var wire 1 iP final_not $end

$scope module S_not $end
$var wire 1 dP out $end
$var wire 1 tO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eP out $end
$var wire 1 dP in1 $end
$var wire 1 #P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gP out $end
$var wire 1 eP in1 $end
$var wire 1 eP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fP out $end
$var wire 1 tO in1 $end
$var wire 1 $P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hP out $end
$var wire 1 fP in1 $end
$var wire 1 fP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iP out $end
$var wire 1 gP in1 $end
$var wire 1 hP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,G out $end
$var wire 1 iP in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 +G Out $end
$var wire 1 tO S $end
$var wire 1 %P InpA $end
$var wire 1 'P InpB $end
$var wire 1 jP notS $end
$var wire 1 kP nand1 $end
$var wire 1 lP nand2 $end
$var wire 1 mP inputA $end
$var wire 1 nP inputB $end
$var wire 1 oP final_not $end

$scope module S_not $end
$var wire 1 jP out $end
$var wire 1 tO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kP out $end
$var wire 1 jP in1 $end
$var wire 1 %P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mP out $end
$var wire 1 kP in1 $end
$var wire 1 kP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lP out $end
$var wire 1 tO in1 $end
$var wire 1 'P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nP out $end
$var wire 1 lP in1 $end
$var wire 1 lP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oP out $end
$var wire 1 mP in1 $end
$var wire 1 nP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +G out $end
$var wire 1 oP in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 'G Out [3] $end
$var wire 1 (G Out [2] $end
$var wire 1 )G Out [1] $end
$var wire 1 *G Out [0] $end
$var wire 1 pP S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 uF InpA [3] $end
$var wire 1 vF InpA [2] $end
$var wire 1 wF InpA [1] $end
$var wire 1 xF InpA [0] $end
$var wire 1 yF InpB [3] $end
$var wire 1 zF InpB [2] $end
$var wire 1 {F InpB [1] $end
$var wire 1 |F InpB [0] $end
$var wire 1 qP InpC [3] $end
$var wire 1 rP InpC [2] $end
$var wire 1 sP InpC [1] $end
$var wire 1 tP InpC [0] $end
$var wire 1 uP InpD [3] $end
$var wire 1 vP InpD [2] $end
$var wire 1 wP InpD [1] $end
$var wire 1 xP InpD [0] $end
$var wire 1 yP stage1_1_bit0 $end
$var wire 1 zP stage1_2_bit0 $end
$var wire 1 {P stage1_1_bit1 $end
$var wire 1 |P stage1_2_bit1 $end
$var wire 1 }P stage1_1_bit2 $end
$var wire 1 ~P stage1_2_bit2 $end
$var wire 1 !Q stage1_1_bit3 $end
$var wire 1 "Q stage1_2_bit4 $end
$var wire 1 #Q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 yP Out $end
$var wire 1 !4 S $end
$var wire 1 xF InpA $end
$var wire 1 |F InpB $end
$var wire 1 $Q notS $end
$var wire 1 %Q nand1 $end
$var wire 1 &Q nand2 $end
$var wire 1 'Q inputA $end
$var wire 1 (Q inputB $end
$var wire 1 )Q final_not $end

$scope module S_not $end
$var wire 1 $Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %Q out $end
$var wire 1 $Q in1 $end
$var wire 1 xF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'Q out $end
$var wire 1 %Q in1 $end
$var wire 1 %Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &Q out $end
$var wire 1 !4 in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (Q out $end
$var wire 1 &Q in1 $end
$var wire 1 &Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )Q out $end
$var wire 1 'Q in1 $end
$var wire 1 (Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yP out $end
$var wire 1 )Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 {P Out $end
$var wire 1 !4 S $end
$var wire 1 wF InpA $end
$var wire 1 {F InpB $end
$var wire 1 *Q notS $end
$var wire 1 +Q nand1 $end
$var wire 1 ,Q nand2 $end
$var wire 1 -Q inputA $end
$var wire 1 .Q inputB $end
$var wire 1 /Q final_not $end

$scope module S_not $end
$var wire 1 *Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +Q out $end
$var wire 1 *Q in1 $end
$var wire 1 wF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -Q out $end
$var wire 1 +Q in1 $end
$var wire 1 +Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,Q out $end
$var wire 1 !4 in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .Q out $end
$var wire 1 ,Q in1 $end
$var wire 1 ,Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /Q out $end
$var wire 1 -Q in1 $end
$var wire 1 .Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {P out $end
$var wire 1 /Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 }P Out $end
$var wire 1 !4 S $end
$var wire 1 vF InpA $end
$var wire 1 zF InpB $end
$var wire 1 0Q notS $end
$var wire 1 1Q nand1 $end
$var wire 1 2Q nand2 $end
$var wire 1 3Q inputA $end
$var wire 1 4Q inputB $end
$var wire 1 5Q final_not $end

$scope module S_not $end
$var wire 1 0Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1Q out $end
$var wire 1 0Q in1 $end
$var wire 1 vF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3Q out $end
$var wire 1 1Q in1 $end
$var wire 1 1Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2Q out $end
$var wire 1 !4 in1 $end
$var wire 1 zF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4Q out $end
$var wire 1 2Q in1 $end
$var wire 1 2Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5Q out $end
$var wire 1 3Q in1 $end
$var wire 1 4Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }P out $end
$var wire 1 5Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 !Q Out $end
$var wire 1 !4 S $end
$var wire 1 uF InpA $end
$var wire 1 yF InpB $end
$var wire 1 6Q notS $end
$var wire 1 7Q nand1 $end
$var wire 1 8Q nand2 $end
$var wire 1 9Q inputA $end
$var wire 1 :Q inputB $end
$var wire 1 ;Q final_not $end

$scope module S_not $end
$var wire 1 6Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7Q out $end
$var wire 1 6Q in1 $end
$var wire 1 uF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9Q out $end
$var wire 1 7Q in1 $end
$var wire 1 7Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8Q out $end
$var wire 1 !4 in1 $end
$var wire 1 yF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :Q out $end
$var wire 1 8Q in1 $end
$var wire 1 8Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;Q out $end
$var wire 1 9Q in1 $end
$var wire 1 :Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !Q out $end
$var wire 1 ;Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 zP Out $end
$var wire 1 !4 S $end
$var wire 1 tP InpA $end
$var wire 1 xP InpB $end
$var wire 1 <Q notS $end
$var wire 1 =Q nand1 $end
$var wire 1 >Q nand2 $end
$var wire 1 ?Q inputA $end
$var wire 1 @Q inputB $end
$var wire 1 AQ final_not $end

$scope module S_not $end
$var wire 1 <Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =Q out $end
$var wire 1 <Q in1 $end
$var wire 1 tP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?Q out $end
$var wire 1 =Q in1 $end
$var wire 1 =Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >Q out $end
$var wire 1 !4 in1 $end
$var wire 1 xP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @Q out $end
$var wire 1 >Q in1 $end
$var wire 1 >Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AQ out $end
$var wire 1 ?Q in1 $end
$var wire 1 @Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zP out $end
$var wire 1 AQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 |P Out $end
$var wire 1 !4 S $end
$var wire 1 sP InpA $end
$var wire 1 wP InpB $end
$var wire 1 BQ notS $end
$var wire 1 CQ nand1 $end
$var wire 1 DQ nand2 $end
$var wire 1 EQ inputA $end
$var wire 1 FQ inputB $end
$var wire 1 GQ final_not $end

$scope module S_not $end
$var wire 1 BQ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CQ out $end
$var wire 1 BQ in1 $end
$var wire 1 sP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EQ out $end
$var wire 1 CQ in1 $end
$var wire 1 CQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DQ out $end
$var wire 1 !4 in1 $end
$var wire 1 wP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FQ out $end
$var wire 1 DQ in1 $end
$var wire 1 DQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GQ out $end
$var wire 1 EQ in1 $end
$var wire 1 FQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |P out $end
$var wire 1 GQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ~P Out $end
$var wire 1 !4 S $end
$var wire 1 rP InpA $end
$var wire 1 vP InpB $end
$var wire 1 HQ notS $end
$var wire 1 IQ nand1 $end
$var wire 1 JQ nand2 $end
$var wire 1 KQ inputA $end
$var wire 1 LQ inputB $end
$var wire 1 MQ final_not $end

$scope module S_not $end
$var wire 1 HQ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IQ out $end
$var wire 1 HQ in1 $end
$var wire 1 rP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KQ out $end
$var wire 1 IQ in1 $end
$var wire 1 IQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JQ out $end
$var wire 1 !4 in1 $end
$var wire 1 vP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LQ out $end
$var wire 1 JQ in1 $end
$var wire 1 JQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MQ out $end
$var wire 1 KQ in1 $end
$var wire 1 LQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~P out $end
$var wire 1 MQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 #Q Out $end
$var wire 1 !4 S $end
$var wire 1 qP InpA $end
$var wire 1 uP InpB $end
$var wire 1 NQ notS $end
$var wire 1 OQ nand1 $end
$var wire 1 PQ nand2 $end
$var wire 1 QQ inputA $end
$var wire 1 RQ inputB $end
$var wire 1 SQ final_not $end

$scope module S_not $end
$var wire 1 NQ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OQ out $end
$var wire 1 NQ in1 $end
$var wire 1 qP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QQ out $end
$var wire 1 OQ in1 $end
$var wire 1 OQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PQ out $end
$var wire 1 !4 in1 $end
$var wire 1 uP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RQ out $end
$var wire 1 PQ in1 $end
$var wire 1 PQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SQ out $end
$var wire 1 QQ in1 $end
$var wire 1 RQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #Q out $end
$var wire 1 SQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 *G Out $end
$var wire 1 pP S $end
$var wire 1 yP InpA $end
$var wire 1 zP InpB $end
$var wire 1 TQ notS $end
$var wire 1 UQ nand1 $end
$var wire 1 VQ nand2 $end
$var wire 1 WQ inputA $end
$var wire 1 XQ inputB $end
$var wire 1 YQ final_not $end

$scope module S_not $end
$var wire 1 TQ out $end
$var wire 1 pP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UQ out $end
$var wire 1 TQ in1 $end
$var wire 1 yP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WQ out $end
$var wire 1 UQ in1 $end
$var wire 1 UQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VQ out $end
$var wire 1 pP in1 $end
$var wire 1 zP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XQ out $end
$var wire 1 VQ in1 $end
$var wire 1 VQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YQ out $end
$var wire 1 WQ in1 $end
$var wire 1 XQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *G out $end
$var wire 1 YQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 )G Out $end
$var wire 1 pP S $end
$var wire 1 {P InpA $end
$var wire 1 |P InpB $end
$var wire 1 ZQ notS $end
$var wire 1 [Q nand1 $end
$var wire 1 \Q nand2 $end
$var wire 1 ]Q inputA $end
$var wire 1 ^Q inputB $end
$var wire 1 _Q final_not $end

$scope module S_not $end
$var wire 1 ZQ out $end
$var wire 1 pP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [Q out $end
$var wire 1 ZQ in1 $end
$var wire 1 {P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]Q out $end
$var wire 1 [Q in1 $end
$var wire 1 [Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \Q out $end
$var wire 1 pP in1 $end
$var wire 1 |P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^Q out $end
$var wire 1 \Q in1 $end
$var wire 1 \Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _Q out $end
$var wire 1 ]Q in1 $end
$var wire 1 ^Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )G out $end
$var wire 1 _Q in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 (G Out $end
$var wire 1 pP S $end
$var wire 1 }P InpA $end
$var wire 1 ~P InpB $end
$var wire 1 `Q notS $end
$var wire 1 aQ nand1 $end
$var wire 1 bQ nand2 $end
$var wire 1 cQ inputA $end
$var wire 1 dQ inputB $end
$var wire 1 eQ final_not $end

$scope module S_not $end
$var wire 1 `Q out $end
$var wire 1 pP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aQ out $end
$var wire 1 `Q in1 $end
$var wire 1 }P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cQ out $end
$var wire 1 aQ in1 $end
$var wire 1 aQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bQ out $end
$var wire 1 pP in1 $end
$var wire 1 ~P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dQ out $end
$var wire 1 bQ in1 $end
$var wire 1 bQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eQ out $end
$var wire 1 cQ in1 $end
$var wire 1 dQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (G out $end
$var wire 1 eQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 'G Out $end
$var wire 1 pP S $end
$var wire 1 !Q InpA $end
$var wire 1 #Q InpB $end
$var wire 1 fQ notS $end
$var wire 1 gQ nand1 $end
$var wire 1 hQ nand2 $end
$var wire 1 iQ inputA $end
$var wire 1 jQ inputB $end
$var wire 1 kQ final_not $end

$scope module S_not $end
$var wire 1 fQ out $end
$var wire 1 pP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gQ out $end
$var wire 1 fQ in1 $end
$var wire 1 !Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iQ out $end
$var wire 1 gQ in1 $end
$var wire 1 gQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hQ out $end
$var wire 1 pP in1 $end
$var wire 1 #Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jQ out $end
$var wire 1 hQ in1 $end
$var wire 1 hQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kQ out $end
$var wire 1 iQ in1 $end
$var wire 1 jQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'G out $end
$var wire 1 kQ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 #G Out [3] $end
$var wire 1 $G Out [2] $end
$var wire 1 %G Out [1] $end
$var wire 1 &G Out [0] $end
$var wire 1 lQ S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 qF InpA [3] $end
$var wire 1 rF InpA [2] $end
$var wire 1 sF InpA [1] $end
$var wire 1 tF InpA [0] $end
$var wire 1 uF InpB [3] $end
$var wire 1 vF InpB [2] $end
$var wire 1 wF InpB [1] $end
$var wire 1 xF InpB [0] $end
$var wire 1 mQ InpC [3] $end
$var wire 1 nQ InpC [2] $end
$var wire 1 oQ InpC [1] $end
$var wire 1 pQ InpC [0] $end
$var wire 1 qQ InpD [3] $end
$var wire 1 rQ InpD [2] $end
$var wire 1 sQ InpD [1] $end
$var wire 1 tQ InpD [0] $end
$var wire 1 uQ stage1_1_bit0 $end
$var wire 1 vQ stage1_2_bit0 $end
$var wire 1 wQ stage1_1_bit1 $end
$var wire 1 xQ stage1_2_bit1 $end
$var wire 1 yQ stage1_1_bit2 $end
$var wire 1 zQ stage1_2_bit2 $end
$var wire 1 {Q stage1_1_bit3 $end
$var wire 1 |Q stage1_2_bit4 $end
$var wire 1 }Q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 uQ Out $end
$var wire 1 !4 S $end
$var wire 1 tF InpA $end
$var wire 1 xF InpB $end
$var wire 1 ~Q notS $end
$var wire 1 !R nand1 $end
$var wire 1 "R nand2 $end
$var wire 1 #R inputA $end
$var wire 1 $R inputB $end
$var wire 1 %R final_not $end

$scope module S_not $end
$var wire 1 ~Q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !R out $end
$var wire 1 ~Q in1 $end
$var wire 1 tF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #R out $end
$var wire 1 !R in1 $end
$var wire 1 !R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "R out $end
$var wire 1 !4 in1 $end
$var wire 1 xF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $R out $end
$var wire 1 "R in1 $end
$var wire 1 "R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %R out $end
$var wire 1 #R in1 $end
$var wire 1 $R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uQ out $end
$var wire 1 %R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 wQ Out $end
$var wire 1 !4 S $end
$var wire 1 sF InpA $end
$var wire 1 wF InpB $end
$var wire 1 &R notS $end
$var wire 1 'R nand1 $end
$var wire 1 (R nand2 $end
$var wire 1 )R inputA $end
$var wire 1 *R inputB $end
$var wire 1 +R final_not $end

$scope module S_not $end
$var wire 1 &R out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'R out $end
$var wire 1 &R in1 $end
$var wire 1 sF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )R out $end
$var wire 1 'R in1 $end
$var wire 1 'R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (R out $end
$var wire 1 !4 in1 $end
$var wire 1 wF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *R out $end
$var wire 1 (R in1 $end
$var wire 1 (R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +R out $end
$var wire 1 )R in1 $end
$var wire 1 *R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wQ out $end
$var wire 1 +R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 yQ Out $end
$var wire 1 !4 S $end
$var wire 1 rF InpA $end
$var wire 1 vF InpB $end
$var wire 1 ,R notS $end
$var wire 1 -R nand1 $end
$var wire 1 .R nand2 $end
$var wire 1 /R inputA $end
$var wire 1 0R inputB $end
$var wire 1 1R final_not $end

$scope module S_not $end
$var wire 1 ,R out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -R out $end
$var wire 1 ,R in1 $end
$var wire 1 rF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /R out $end
$var wire 1 -R in1 $end
$var wire 1 -R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .R out $end
$var wire 1 !4 in1 $end
$var wire 1 vF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0R out $end
$var wire 1 .R in1 $end
$var wire 1 .R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1R out $end
$var wire 1 /R in1 $end
$var wire 1 0R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yQ out $end
$var wire 1 1R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {Q Out $end
$var wire 1 !4 S $end
$var wire 1 qF InpA $end
$var wire 1 uF InpB $end
$var wire 1 2R notS $end
$var wire 1 3R nand1 $end
$var wire 1 4R nand2 $end
$var wire 1 5R inputA $end
$var wire 1 6R inputB $end
$var wire 1 7R final_not $end

$scope module S_not $end
$var wire 1 2R out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3R out $end
$var wire 1 2R in1 $end
$var wire 1 qF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5R out $end
$var wire 1 3R in1 $end
$var wire 1 3R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4R out $end
$var wire 1 !4 in1 $end
$var wire 1 uF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6R out $end
$var wire 1 4R in1 $end
$var wire 1 4R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7R out $end
$var wire 1 5R in1 $end
$var wire 1 6R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {Q out $end
$var wire 1 7R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 vQ Out $end
$var wire 1 !4 S $end
$var wire 1 pQ InpA $end
$var wire 1 tQ InpB $end
$var wire 1 8R notS $end
$var wire 1 9R nand1 $end
$var wire 1 :R nand2 $end
$var wire 1 ;R inputA $end
$var wire 1 <R inputB $end
$var wire 1 =R final_not $end

$scope module S_not $end
$var wire 1 8R out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9R out $end
$var wire 1 8R in1 $end
$var wire 1 pQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;R out $end
$var wire 1 9R in1 $end
$var wire 1 9R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :R out $end
$var wire 1 !4 in1 $end
$var wire 1 tQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <R out $end
$var wire 1 :R in1 $end
$var wire 1 :R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =R out $end
$var wire 1 ;R in1 $end
$var wire 1 <R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vQ out $end
$var wire 1 =R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 xQ Out $end
$var wire 1 !4 S $end
$var wire 1 oQ InpA $end
$var wire 1 sQ InpB $end
$var wire 1 >R notS $end
$var wire 1 ?R nand1 $end
$var wire 1 @R nand2 $end
$var wire 1 AR inputA $end
$var wire 1 BR inputB $end
$var wire 1 CR final_not $end

$scope module S_not $end
$var wire 1 >R out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?R out $end
$var wire 1 >R in1 $end
$var wire 1 oQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AR out $end
$var wire 1 ?R in1 $end
$var wire 1 ?R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @R out $end
$var wire 1 !4 in1 $end
$var wire 1 sQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BR out $end
$var wire 1 @R in1 $end
$var wire 1 @R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CR out $end
$var wire 1 AR in1 $end
$var wire 1 BR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xQ out $end
$var wire 1 CR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 zQ Out $end
$var wire 1 !4 S $end
$var wire 1 nQ InpA $end
$var wire 1 rQ InpB $end
$var wire 1 DR notS $end
$var wire 1 ER nand1 $end
$var wire 1 FR nand2 $end
$var wire 1 GR inputA $end
$var wire 1 HR inputB $end
$var wire 1 IR final_not $end

$scope module S_not $end
$var wire 1 DR out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ER out $end
$var wire 1 DR in1 $end
$var wire 1 nQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GR out $end
$var wire 1 ER in1 $end
$var wire 1 ER in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FR out $end
$var wire 1 !4 in1 $end
$var wire 1 rQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HR out $end
$var wire 1 FR in1 $end
$var wire 1 FR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IR out $end
$var wire 1 GR in1 $end
$var wire 1 HR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zQ out $end
$var wire 1 IR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }Q Out $end
$var wire 1 !4 S $end
$var wire 1 mQ InpA $end
$var wire 1 qQ InpB $end
$var wire 1 JR notS $end
$var wire 1 KR nand1 $end
$var wire 1 LR nand2 $end
$var wire 1 MR inputA $end
$var wire 1 NR inputB $end
$var wire 1 OR final_not $end

$scope module S_not $end
$var wire 1 JR out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KR out $end
$var wire 1 JR in1 $end
$var wire 1 mQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MR out $end
$var wire 1 KR in1 $end
$var wire 1 KR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LR out $end
$var wire 1 !4 in1 $end
$var wire 1 qQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NR out $end
$var wire 1 LR in1 $end
$var wire 1 LR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OR out $end
$var wire 1 MR in1 $end
$var wire 1 NR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }Q out $end
$var wire 1 OR in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 &G Out $end
$var wire 1 lQ S $end
$var wire 1 uQ InpA $end
$var wire 1 vQ InpB $end
$var wire 1 PR notS $end
$var wire 1 QR nand1 $end
$var wire 1 RR nand2 $end
$var wire 1 SR inputA $end
$var wire 1 TR inputB $end
$var wire 1 UR final_not $end

$scope module S_not $end
$var wire 1 PR out $end
$var wire 1 lQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QR out $end
$var wire 1 PR in1 $end
$var wire 1 uQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SR out $end
$var wire 1 QR in1 $end
$var wire 1 QR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RR out $end
$var wire 1 lQ in1 $end
$var wire 1 vQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TR out $end
$var wire 1 RR in1 $end
$var wire 1 RR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UR out $end
$var wire 1 SR in1 $end
$var wire 1 TR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &G out $end
$var wire 1 UR in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 %G Out $end
$var wire 1 lQ S $end
$var wire 1 wQ InpA $end
$var wire 1 xQ InpB $end
$var wire 1 VR notS $end
$var wire 1 WR nand1 $end
$var wire 1 XR nand2 $end
$var wire 1 YR inputA $end
$var wire 1 ZR inputB $end
$var wire 1 [R final_not $end

$scope module S_not $end
$var wire 1 VR out $end
$var wire 1 lQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WR out $end
$var wire 1 VR in1 $end
$var wire 1 wQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YR out $end
$var wire 1 WR in1 $end
$var wire 1 WR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XR out $end
$var wire 1 lQ in1 $end
$var wire 1 xQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZR out $end
$var wire 1 XR in1 $end
$var wire 1 XR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [R out $end
$var wire 1 YR in1 $end
$var wire 1 ZR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %G out $end
$var wire 1 [R in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 $G Out $end
$var wire 1 lQ S $end
$var wire 1 yQ InpA $end
$var wire 1 zQ InpB $end
$var wire 1 \R notS $end
$var wire 1 ]R nand1 $end
$var wire 1 ^R nand2 $end
$var wire 1 _R inputA $end
$var wire 1 `R inputB $end
$var wire 1 aR final_not $end

$scope module S_not $end
$var wire 1 \R out $end
$var wire 1 lQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]R out $end
$var wire 1 \R in1 $end
$var wire 1 yQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _R out $end
$var wire 1 ]R in1 $end
$var wire 1 ]R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^R out $end
$var wire 1 lQ in1 $end
$var wire 1 zQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `R out $end
$var wire 1 ^R in1 $end
$var wire 1 ^R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aR out $end
$var wire 1 _R in1 $end
$var wire 1 `R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $G out $end
$var wire 1 aR in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 #G Out $end
$var wire 1 lQ S $end
$var wire 1 {Q InpA $end
$var wire 1 }Q InpB $end
$var wire 1 bR notS $end
$var wire 1 cR nand1 $end
$var wire 1 dR nand2 $end
$var wire 1 eR inputA $end
$var wire 1 fR inputB $end
$var wire 1 gR final_not $end

$scope module S_not $end
$var wire 1 bR out $end
$var wire 1 lQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cR out $end
$var wire 1 bR in1 $end
$var wire 1 {Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eR out $end
$var wire 1 cR in1 $end
$var wire 1 cR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dR out $end
$var wire 1 lQ in1 $end
$var wire 1 }Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fR out $end
$var wire 1 dR in1 $end
$var wire 1 dR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gR out $end
$var wire 1 eR in1 $end
$var wire 1 fR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #G out $end
$var wire 1 gR in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 G6 Out [3] $end
$var wire 1 H6 Out [2] $end
$var wire 1 I6 Out [1] $end
$var wire 1 J6 Out [0] $end
$var wire 1 hR S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 /G InpA [3] $end
$var wire 1 0G InpA [2] $end
$var wire 1 1G InpA [1] $end
$var wire 1 2G InpA [0] $end
$var wire 1 iR InpB [3] $end
$var wire 1 jR InpB [2] $end
$var wire 1 kR InpB [1] $end
$var wire 1 lR InpB [0] $end
$var wire 1 mR InpC [3] $end
$var wire 1 nR InpC [2] $end
$var wire 1 oR InpC [1] $end
$var wire 1 pR InpC [0] $end
$var wire 1 qR InpD [3] $end
$var wire 1 rR InpD [2] $end
$var wire 1 sR InpD [1] $end
$var wire 1 tR InpD [0] $end
$var wire 1 uR stage1_1_bit0 $end
$var wire 1 vR stage1_2_bit0 $end
$var wire 1 wR stage1_1_bit1 $end
$var wire 1 xR stage1_2_bit1 $end
$var wire 1 yR stage1_1_bit2 $end
$var wire 1 zR stage1_2_bit2 $end
$var wire 1 {R stage1_1_bit3 $end
$var wire 1 |R stage1_2_bit4 $end
$var wire 1 }R stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 uR Out $end
$var wire 1 ~3 S $end
$var wire 1 2G InpA $end
$var wire 1 lR InpB $end
$var wire 1 ~R notS $end
$var wire 1 !S nand1 $end
$var wire 1 "S nand2 $end
$var wire 1 #S inputA $end
$var wire 1 $S inputB $end
$var wire 1 %S final_not $end

$scope module S_not $end
$var wire 1 ~R out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !S out $end
$var wire 1 ~R in1 $end
$var wire 1 2G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #S out $end
$var wire 1 !S in1 $end
$var wire 1 !S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "S out $end
$var wire 1 ~3 in1 $end
$var wire 1 lR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $S out $end
$var wire 1 "S in1 $end
$var wire 1 "S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %S out $end
$var wire 1 #S in1 $end
$var wire 1 $S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uR out $end
$var wire 1 %S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 wR Out $end
$var wire 1 ~3 S $end
$var wire 1 1G InpA $end
$var wire 1 kR InpB $end
$var wire 1 &S notS $end
$var wire 1 'S nand1 $end
$var wire 1 (S nand2 $end
$var wire 1 )S inputA $end
$var wire 1 *S inputB $end
$var wire 1 +S final_not $end

$scope module S_not $end
$var wire 1 &S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'S out $end
$var wire 1 &S in1 $end
$var wire 1 1G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )S out $end
$var wire 1 'S in1 $end
$var wire 1 'S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (S out $end
$var wire 1 ~3 in1 $end
$var wire 1 kR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *S out $end
$var wire 1 (S in1 $end
$var wire 1 (S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +S out $end
$var wire 1 )S in1 $end
$var wire 1 *S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wR out $end
$var wire 1 +S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 yR Out $end
$var wire 1 ~3 S $end
$var wire 1 0G InpA $end
$var wire 1 jR InpB $end
$var wire 1 ,S notS $end
$var wire 1 -S nand1 $end
$var wire 1 .S nand2 $end
$var wire 1 /S inputA $end
$var wire 1 0S inputB $end
$var wire 1 1S final_not $end

$scope module S_not $end
$var wire 1 ,S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -S out $end
$var wire 1 ,S in1 $end
$var wire 1 0G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /S out $end
$var wire 1 -S in1 $end
$var wire 1 -S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .S out $end
$var wire 1 ~3 in1 $end
$var wire 1 jR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0S out $end
$var wire 1 .S in1 $end
$var wire 1 .S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1S out $end
$var wire 1 /S in1 $end
$var wire 1 0S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yR out $end
$var wire 1 1S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {R Out $end
$var wire 1 ~3 S $end
$var wire 1 /G InpA $end
$var wire 1 iR InpB $end
$var wire 1 2S notS $end
$var wire 1 3S nand1 $end
$var wire 1 4S nand2 $end
$var wire 1 5S inputA $end
$var wire 1 6S inputB $end
$var wire 1 7S final_not $end

$scope module S_not $end
$var wire 1 2S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3S out $end
$var wire 1 2S in1 $end
$var wire 1 /G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5S out $end
$var wire 1 3S in1 $end
$var wire 1 3S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4S out $end
$var wire 1 ~3 in1 $end
$var wire 1 iR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6S out $end
$var wire 1 4S in1 $end
$var wire 1 4S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7S out $end
$var wire 1 5S in1 $end
$var wire 1 6S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {R out $end
$var wire 1 7S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 vR Out $end
$var wire 1 ~3 S $end
$var wire 1 pR InpA $end
$var wire 1 tR InpB $end
$var wire 1 8S notS $end
$var wire 1 9S nand1 $end
$var wire 1 :S nand2 $end
$var wire 1 ;S inputA $end
$var wire 1 <S inputB $end
$var wire 1 =S final_not $end

$scope module S_not $end
$var wire 1 8S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9S out $end
$var wire 1 8S in1 $end
$var wire 1 pR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;S out $end
$var wire 1 9S in1 $end
$var wire 1 9S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :S out $end
$var wire 1 ~3 in1 $end
$var wire 1 tR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <S out $end
$var wire 1 :S in1 $end
$var wire 1 :S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =S out $end
$var wire 1 ;S in1 $end
$var wire 1 <S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vR out $end
$var wire 1 =S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 xR Out $end
$var wire 1 ~3 S $end
$var wire 1 oR InpA $end
$var wire 1 sR InpB $end
$var wire 1 >S notS $end
$var wire 1 ?S nand1 $end
$var wire 1 @S nand2 $end
$var wire 1 AS inputA $end
$var wire 1 BS inputB $end
$var wire 1 CS final_not $end

$scope module S_not $end
$var wire 1 >S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?S out $end
$var wire 1 >S in1 $end
$var wire 1 oR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AS out $end
$var wire 1 ?S in1 $end
$var wire 1 ?S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @S out $end
$var wire 1 ~3 in1 $end
$var wire 1 sR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BS out $end
$var wire 1 @S in1 $end
$var wire 1 @S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CS out $end
$var wire 1 AS in1 $end
$var wire 1 BS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xR out $end
$var wire 1 CS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 zR Out $end
$var wire 1 ~3 S $end
$var wire 1 nR InpA $end
$var wire 1 rR InpB $end
$var wire 1 DS notS $end
$var wire 1 ES nand1 $end
$var wire 1 FS nand2 $end
$var wire 1 GS inputA $end
$var wire 1 HS inputB $end
$var wire 1 IS final_not $end

$scope module S_not $end
$var wire 1 DS out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ES out $end
$var wire 1 DS in1 $end
$var wire 1 nR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GS out $end
$var wire 1 ES in1 $end
$var wire 1 ES in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FS out $end
$var wire 1 ~3 in1 $end
$var wire 1 rR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HS out $end
$var wire 1 FS in1 $end
$var wire 1 FS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IS out $end
$var wire 1 GS in1 $end
$var wire 1 HS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zR out $end
$var wire 1 IS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }R Out $end
$var wire 1 ~3 S $end
$var wire 1 mR InpA $end
$var wire 1 qR InpB $end
$var wire 1 JS notS $end
$var wire 1 KS nand1 $end
$var wire 1 LS nand2 $end
$var wire 1 MS inputA $end
$var wire 1 NS inputB $end
$var wire 1 OS final_not $end

$scope module S_not $end
$var wire 1 JS out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KS out $end
$var wire 1 JS in1 $end
$var wire 1 mR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MS out $end
$var wire 1 KS in1 $end
$var wire 1 KS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LS out $end
$var wire 1 ~3 in1 $end
$var wire 1 qR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NS out $end
$var wire 1 LS in1 $end
$var wire 1 LS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OS out $end
$var wire 1 MS in1 $end
$var wire 1 NS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }R out $end
$var wire 1 OS in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 J6 Out $end
$var wire 1 hR S $end
$var wire 1 uR InpA $end
$var wire 1 vR InpB $end
$var wire 1 PS notS $end
$var wire 1 QS nand1 $end
$var wire 1 RS nand2 $end
$var wire 1 SS inputA $end
$var wire 1 TS inputB $end
$var wire 1 US final_not $end

$scope module S_not $end
$var wire 1 PS out $end
$var wire 1 hR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QS out $end
$var wire 1 PS in1 $end
$var wire 1 uR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SS out $end
$var wire 1 QS in1 $end
$var wire 1 QS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RS out $end
$var wire 1 hR in1 $end
$var wire 1 vR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TS out $end
$var wire 1 RS in1 $end
$var wire 1 RS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 US out $end
$var wire 1 SS in1 $end
$var wire 1 TS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J6 out $end
$var wire 1 US in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 I6 Out $end
$var wire 1 hR S $end
$var wire 1 wR InpA $end
$var wire 1 xR InpB $end
$var wire 1 VS notS $end
$var wire 1 WS nand1 $end
$var wire 1 XS nand2 $end
$var wire 1 YS inputA $end
$var wire 1 ZS inputB $end
$var wire 1 [S final_not $end

$scope module S_not $end
$var wire 1 VS out $end
$var wire 1 hR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WS out $end
$var wire 1 VS in1 $end
$var wire 1 wR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YS out $end
$var wire 1 WS in1 $end
$var wire 1 WS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XS out $end
$var wire 1 hR in1 $end
$var wire 1 xR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZS out $end
$var wire 1 XS in1 $end
$var wire 1 XS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [S out $end
$var wire 1 YS in1 $end
$var wire 1 ZS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I6 out $end
$var wire 1 [S in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 H6 Out $end
$var wire 1 hR S $end
$var wire 1 yR InpA $end
$var wire 1 zR InpB $end
$var wire 1 \S notS $end
$var wire 1 ]S nand1 $end
$var wire 1 ^S nand2 $end
$var wire 1 _S inputA $end
$var wire 1 `S inputB $end
$var wire 1 aS final_not $end

$scope module S_not $end
$var wire 1 \S out $end
$var wire 1 hR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]S out $end
$var wire 1 \S in1 $end
$var wire 1 yR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _S out $end
$var wire 1 ]S in1 $end
$var wire 1 ]S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^S out $end
$var wire 1 hR in1 $end
$var wire 1 zR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `S out $end
$var wire 1 ^S in1 $end
$var wire 1 ^S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aS out $end
$var wire 1 _S in1 $end
$var wire 1 `S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H6 out $end
$var wire 1 aS in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 G6 Out $end
$var wire 1 hR S $end
$var wire 1 {R InpA $end
$var wire 1 }R InpB $end
$var wire 1 bS notS $end
$var wire 1 cS nand1 $end
$var wire 1 dS nand2 $end
$var wire 1 eS inputA $end
$var wire 1 fS inputB $end
$var wire 1 gS final_not $end

$scope module S_not $end
$var wire 1 bS out $end
$var wire 1 hR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cS out $end
$var wire 1 bS in1 $end
$var wire 1 {R in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eS out $end
$var wire 1 cS in1 $end
$var wire 1 cS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dS out $end
$var wire 1 hR in1 $end
$var wire 1 }R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fS out $end
$var wire 1 dS in1 $end
$var wire 1 dS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gS out $end
$var wire 1 eS in1 $end
$var wire 1 fS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G6 out $end
$var wire 1 gS in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 C6 Out [3] $end
$var wire 1 D6 Out [2] $end
$var wire 1 E6 Out [1] $end
$var wire 1 F6 Out [0] $end
$var wire 1 hS S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 +G InpA [3] $end
$var wire 1 ,G InpA [2] $end
$var wire 1 -G InpA [1] $end
$var wire 1 .G InpA [0] $end
$var wire 1 iS InpB [3] $end
$var wire 1 jS InpB [2] $end
$var wire 1 kS InpB [1] $end
$var wire 1 lS InpB [0] $end
$var wire 1 mS InpC [3] $end
$var wire 1 nS InpC [2] $end
$var wire 1 oS InpC [1] $end
$var wire 1 pS InpC [0] $end
$var wire 1 qS InpD [3] $end
$var wire 1 rS InpD [2] $end
$var wire 1 sS InpD [1] $end
$var wire 1 tS InpD [0] $end
$var wire 1 uS stage1_1_bit0 $end
$var wire 1 vS stage1_2_bit0 $end
$var wire 1 wS stage1_1_bit1 $end
$var wire 1 xS stage1_2_bit1 $end
$var wire 1 yS stage1_1_bit2 $end
$var wire 1 zS stage1_2_bit2 $end
$var wire 1 {S stage1_1_bit3 $end
$var wire 1 |S stage1_2_bit4 $end
$var wire 1 }S stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 uS Out $end
$var wire 1 ~3 S $end
$var wire 1 .G InpA $end
$var wire 1 lS InpB $end
$var wire 1 ~S notS $end
$var wire 1 !T nand1 $end
$var wire 1 "T nand2 $end
$var wire 1 #T inputA $end
$var wire 1 $T inputB $end
$var wire 1 %T final_not $end

$scope module S_not $end
$var wire 1 ~S out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !T out $end
$var wire 1 ~S in1 $end
$var wire 1 .G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #T out $end
$var wire 1 !T in1 $end
$var wire 1 !T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "T out $end
$var wire 1 ~3 in1 $end
$var wire 1 lS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $T out $end
$var wire 1 "T in1 $end
$var wire 1 "T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %T out $end
$var wire 1 #T in1 $end
$var wire 1 $T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uS out $end
$var wire 1 %T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 wS Out $end
$var wire 1 ~3 S $end
$var wire 1 -G InpA $end
$var wire 1 kS InpB $end
$var wire 1 &T notS $end
$var wire 1 'T nand1 $end
$var wire 1 (T nand2 $end
$var wire 1 )T inputA $end
$var wire 1 *T inputB $end
$var wire 1 +T final_not $end

$scope module S_not $end
$var wire 1 &T out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'T out $end
$var wire 1 &T in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )T out $end
$var wire 1 'T in1 $end
$var wire 1 'T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (T out $end
$var wire 1 ~3 in1 $end
$var wire 1 kS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *T out $end
$var wire 1 (T in1 $end
$var wire 1 (T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +T out $end
$var wire 1 )T in1 $end
$var wire 1 *T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wS out $end
$var wire 1 +T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 yS Out $end
$var wire 1 ~3 S $end
$var wire 1 ,G InpA $end
$var wire 1 jS InpB $end
$var wire 1 ,T notS $end
$var wire 1 -T nand1 $end
$var wire 1 .T nand2 $end
$var wire 1 /T inputA $end
$var wire 1 0T inputB $end
$var wire 1 1T final_not $end

$scope module S_not $end
$var wire 1 ,T out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -T out $end
$var wire 1 ,T in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /T out $end
$var wire 1 -T in1 $end
$var wire 1 -T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .T out $end
$var wire 1 ~3 in1 $end
$var wire 1 jS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0T out $end
$var wire 1 .T in1 $end
$var wire 1 .T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1T out $end
$var wire 1 /T in1 $end
$var wire 1 0T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yS out $end
$var wire 1 1T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {S Out $end
$var wire 1 ~3 S $end
$var wire 1 +G InpA $end
$var wire 1 iS InpB $end
$var wire 1 2T notS $end
$var wire 1 3T nand1 $end
$var wire 1 4T nand2 $end
$var wire 1 5T inputA $end
$var wire 1 6T inputB $end
$var wire 1 7T final_not $end

$scope module S_not $end
$var wire 1 2T out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3T out $end
$var wire 1 2T in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5T out $end
$var wire 1 3T in1 $end
$var wire 1 3T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4T out $end
$var wire 1 ~3 in1 $end
$var wire 1 iS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6T out $end
$var wire 1 4T in1 $end
$var wire 1 4T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7T out $end
$var wire 1 5T in1 $end
$var wire 1 6T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {S out $end
$var wire 1 7T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 vS Out $end
$var wire 1 ~3 S $end
$var wire 1 pS InpA $end
$var wire 1 tS InpB $end
$var wire 1 8T notS $end
$var wire 1 9T nand1 $end
$var wire 1 :T nand2 $end
$var wire 1 ;T inputA $end
$var wire 1 <T inputB $end
$var wire 1 =T final_not $end

$scope module S_not $end
$var wire 1 8T out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9T out $end
$var wire 1 8T in1 $end
$var wire 1 pS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;T out $end
$var wire 1 9T in1 $end
$var wire 1 9T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :T out $end
$var wire 1 ~3 in1 $end
$var wire 1 tS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <T out $end
$var wire 1 :T in1 $end
$var wire 1 :T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =T out $end
$var wire 1 ;T in1 $end
$var wire 1 <T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vS out $end
$var wire 1 =T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 xS Out $end
$var wire 1 ~3 S $end
$var wire 1 oS InpA $end
$var wire 1 sS InpB $end
$var wire 1 >T notS $end
$var wire 1 ?T nand1 $end
$var wire 1 @T nand2 $end
$var wire 1 AT inputA $end
$var wire 1 BT inputB $end
$var wire 1 CT final_not $end

$scope module S_not $end
$var wire 1 >T out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?T out $end
$var wire 1 >T in1 $end
$var wire 1 oS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AT out $end
$var wire 1 ?T in1 $end
$var wire 1 ?T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @T out $end
$var wire 1 ~3 in1 $end
$var wire 1 sS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BT out $end
$var wire 1 @T in1 $end
$var wire 1 @T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CT out $end
$var wire 1 AT in1 $end
$var wire 1 BT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xS out $end
$var wire 1 CT in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 zS Out $end
$var wire 1 ~3 S $end
$var wire 1 nS InpA $end
$var wire 1 rS InpB $end
$var wire 1 DT notS $end
$var wire 1 ET nand1 $end
$var wire 1 FT nand2 $end
$var wire 1 GT inputA $end
$var wire 1 HT inputB $end
$var wire 1 IT final_not $end

$scope module S_not $end
$var wire 1 DT out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ET out $end
$var wire 1 DT in1 $end
$var wire 1 nS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GT out $end
$var wire 1 ET in1 $end
$var wire 1 ET in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FT out $end
$var wire 1 ~3 in1 $end
$var wire 1 rS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HT out $end
$var wire 1 FT in1 $end
$var wire 1 FT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IT out $end
$var wire 1 GT in1 $end
$var wire 1 HT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zS out $end
$var wire 1 IT in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }S Out $end
$var wire 1 ~3 S $end
$var wire 1 mS InpA $end
$var wire 1 qS InpB $end
$var wire 1 JT notS $end
$var wire 1 KT nand1 $end
$var wire 1 LT nand2 $end
$var wire 1 MT inputA $end
$var wire 1 NT inputB $end
$var wire 1 OT final_not $end

$scope module S_not $end
$var wire 1 JT out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KT out $end
$var wire 1 JT in1 $end
$var wire 1 mS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MT out $end
$var wire 1 KT in1 $end
$var wire 1 KT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LT out $end
$var wire 1 ~3 in1 $end
$var wire 1 qS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NT out $end
$var wire 1 LT in1 $end
$var wire 1 LT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OT out $end
$var wire 1 MT in1 $end
$var wire 1 NT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }S out $end
$var wire 1 OT in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 F6 Out $end
$var wire 1 hS S $end
$var wire 1 uS InpA $end
$var wire 1 vS InpB $end
$var wire 1 PT notS $end
$var wire 1 QT nand1 $end
$var wire 1 RT nand2 $end
$var wire 1 ST inputA $end
$var wire 1 TT inputB $end
$var wire 1 UT final_not $end

$scope module S_not $end
$var wire 1 PT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QT out $end
$var wire 1 PT in1 $end
$var wire 1 uS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ST out $end
$var wire 1 QT in1 $end
$var wire 1 QT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RT out $end
$var wire 1 hS in1 $end
$var wire 1 vS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TT out $end
$var wire 1 RT in1 $end
$var wire 1 RT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UT out $end
$var wire 1 ST in1 $end
$var wire 1 TT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F6 out $end
$var wire 1 UT in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 E6 Out $end
$var wire 1 hS S $end
$var wire 1 wS InpA $end
$var wire 1 xS InpB $end
$var wire 1 VT notS $end
$var wire 1 WT nand1 $end
$var wire 1 XT nand2 $end
$var wire 1 YT inputA $end
$var wire 1 ZT inputB $end
$var wire 1 [T final_not $end

$scope module S_not $end
$var wire 1 VT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WT out $end
$var wire 1 VT in1 $end
$var wire 1 wS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YT out $end
$var wire 1 WT in1 $end
$var wire 1 WT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XT out $end
$var wire 1 hS in1 $end
$var wire 1 xS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZT out $end
$var wire 1 XT in1 $end
$var wire 1 XT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [T out $end
$var wire 1 YT in1 $end
$var wire 1 ZT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E6 out $end
$var wire 1 [T in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 D6 Out $end
$var wire 1 hS S $end
$var wire 1 yS InpA $end
$var wire 1 zS InpB $end
$var wire 1 \T notS $end
$var wire 1 ]T nand1 $end
$var wire 1 ^T nand2 $end
$var wire 1 _T inputA $end
$var wire 1 `T inputB $end
$var wire 1 aT final_not $end

$scope module S_not $end
$var wire 1 \T out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]T out $end
$var wire 1 \T in1 $end
$var wire 1 yS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _T out $end
$var wire 1 ]T in1 $end
$var wire 1 ]T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^T out $end
$var wire 1 hS in1 $end
$var wire 1 zS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `T out $end
$var wire 1 ^T in1 $end
$var wire 1 ^T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aT out $end
$var wire 1 _T in1 $end
$var wire 1 `T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D6 out $end
$var wire 1 aT in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 C6 Out $end
$var wire 1 hS S $end
$var wire 1 {S InpA $end
$var wire 1 }S InpB $end
$var wire 1 bT notS $end
$var wire 1 cT nand1 $end
$var wire 1 dT nand2 $end
$var wire 1 eT inputA $end
$var wire 1 fT inputB $end
$var wire 1 gT final_not $end

$scope module S_not $end
$var wire 1 bT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cT out $end
$var wire 1 bT in1 $end
$var wire 1 {S in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eT out $end
$var wire 1 cT in1 $end
$var wire 1 cT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dT out $end
$var wire 1 hS in1 $end
$var wire 1 }S in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fT out $end
$var wire 1 dT in1 $end
$var wire 1 dT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gT out $end
$var wire 1 eT in1 $end
$var wire 1 fT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C6 out $end
$var wire 1 gT in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 ?6 Out [3] $end
$var wire 1 @6 Out [2] $end
$var wire 1 A6 Out [1] $end
$var wire 1 B6 Out [0] $end
$var wire 1 hT S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 'G InpA [3] $end
$var wire 1 (G InpA [2] $end
$var wire 1 )G InpA [1] $end
$var wire 1 *G InpA [0] $end
$var wire 1 /G InpB [3] $end
$var wire 1 0G InpB [2] $end
$var wire 1 1G InpB [1] $end
$var wire 1 2G InpB [0] $end
$var wire 1 iT InpC [3] $end
$var wire 1 jT InpC [2] $end
$var wire 1 kT InpC [1] $end
$var wire 1 lT InpC [0] $end
$var wire 1 mT InpD [3] $end
$var wire 1 nT InpD [2] $end
$var wire 1 oT InpD [1] $end
$var wire 1 pT InpD [0] $end
$var wire 1 qT stage1_1_bit0 $end
$var wire 1 rT stage1_2_bit0 $end
$var wire 1 sT stage1_1_bit1 $end
$var wire 1 tT stage1_2_bit1 $end
$var wire 1 uT stage1_1_bit2 $end
$var wire 1 vT stage1_2_bit2 $end
$var wire 1 wT stage1_1_bit3 $end
$var wire 1 xT stage1_2_bit4 $end
$var wire 1 yT stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 qT Out $end
$var wire 1 ~3 S $end
$var wire 1 *G InpA $end
$var wire 1 2G InpB $end
$var wire 1 zT notS $end
$var wire 1 {T nand1 $end
$var wire 1 |T nand2 $end
$var wire 1 }T inputA $end
$var wire 1 ~T inputB $end
$var wire 1 !U final_not $end

$scope module S_not $end
$var wire 1 zT out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {T out $end
$var wire 1 zT in1 $end
$var wire 1 *G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }T out $end
$var wire 1 {T in1 $end
$var wire 1 {T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |T out $end
$var wire 1 ~3 in1 $end
$var wire 1 2G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~T out $end
$var wire 1 |T in1 $end
$var wire 1 |T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !U out $end
$var wire 1 }T in1 $end
$var wire 1 ~T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qT out $end
$var wire 1 !U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 sT Out $end
$var wire 1 ~3 S $end
$var wire 1 )G InpA $end
$var wire 1 1G InpB $end
$var wire 1 "U notS $end
$var wire 1 #U nand1 $end
$var wire 1 $U nand2 $end
$var wire 1 %U inputA $end
$var wire 1 &U inputB $end
$var wire 1 'U final_not $end

$scope module S_not $end
$var wire 1 "U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #U out $end
$var wire 1 "U in1 $end
$var wire 1 )G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %U out $end
$var wire 1 #U in1 $end
$var wire 1 #U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $U out $end
$var wire 1 ~3 in1 $end
$var wire 1 1G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &U out $end
$var wire 1 $U in1 $end
$var wire 1 $U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'U out $end
$var wire 1 %U in1 $end
$var wire 1 &U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sT out $end
$var wire 1 'U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 uT Out $end
$var wire 1 ~3 S $end
$var wire 1 (G InpA $end
$var wire 1 0G InpB $end
$var wire 1 (U notS $end
$var wire 1 )U nand1 $end
$var wire 1 *U nand2 $end
$var wire 1 +U inputA $end
$var wire 1 ,U inputB $end
$var wire 1 -U final_not $end

$scope module S_not $end
$var wire 1 (U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )U out $end
$var wire 1 (U in1 $end
$var wire 1 (G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +U out $end
$var wire 1 )U in1 $end
$var wire 1 )U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *U out $end
$var wire 1 ~3 in1 $end
$var wire 1 0G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,U out $end
$var wire 1 *U in1 $end
$var wire 1 *U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -U out $end
$var wire 1 +U in1 $end
$var wire 1 ,U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uT out $end
$var wire 1 -U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 wT Out $end
$var wire 1 ~3 S $end
$var wire 1 'G InpA $end
$var wire 1 /G InpB $end
$var wire 1 .U notS $end
$var wire 1 /U nand1 $end
$var wire 1 0U nand2 $end
$var wire 1 1U inputA $end
$var wire 1 2U inputB $end
$var wire 1 3U final_not $end

$scope module S_not $end
$var wire 1 .U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /U out $end
$var wire 1 .U in1 $end
$var wire 1 'G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1U out $end
$var wire 1 /U in1 $end
$var wire 1 /U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0U out $end
$var wire 1 ~3 in1 $end
$var wire 1 /G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2U out $end
$var wire 1 0U in1 $end
$var wire 1 0U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3U out $end
$var wire 1 1U in1 $end
$var wire 1 2U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wT out $end
$var wire 1 3U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 rT Out $end
$var wire 1 ~3 S $end
$var wire 1 lT InpA $end
$var wire 1 pT InpB $end
$var wire 1 4U notS $end
$var wire 1 5U nand1 $end
$var wire 1 6U nand2 $end
$var wire 1 7U inputA $end
$var wire 1 8U inputB $end
$var wire 1 9U final_not $end

$scope module S_not $end
$var wire 1 4U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5U out $end
$var wire 1 4U in1 $end
$var wire 1 lT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7U out $end
$var wire 1 5U in1 $end
$var wire 1 5U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6U out $end
$var wire 1 ~3 in1 $end
$var wire 1 pT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8U out $end
$var wire 1 6U in1 $end
$var wire 1 6U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9U out $end
$var wire 1 7U in1 $end
$var wire 1 8U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rT out $end
$var wire 1 9U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 tT Out $end
$var wire 1 ~3 S $end
$var wire 1 kT InpA $end
$var wire 1 oT InpB $end
$var wire 1 :U notS $end
$var wire 1 ;U nand1 $end
$var wire 1 <U nand2 $end
$var wire 1 =U inputA $end
$var wire 1 >U inputB $end
$var wire 1 ?U final_not $end

$scope module S_not $end
$var wire 1 :U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;U out $end
$var wire 1 :U in1 $end
$var wire 1 kT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =U out $end
$var wire 1 ;U in1 $end
$var wire 1 ;U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <U out $end
$var wire 1 ~3 in1 $end
$var wire 1 oT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >U out $end
$var wire 1 <U in1 $end
$var wire 1 <U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?U out $end
$var wire 1 =U in1 $end
$var wire 1 >U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tT out $end
$var wire 1 ?U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 vT Out $end
$var wire 1 ~3 S $end
$var wire 1 jT InpA $end
$var wire 1 nT InpB $end
$var wire 1 @U notS $end
$var wire 1 AU nand1 $end
$var wire 1 BU nand2 $end
$var wire 1 CU inputA $end
$var wire 1 DU inputB $end
$var wire 1 EU final_not $end

$scope module S_not $end
$var wire 1 @U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AU out $end
$var wire 1 @U in1 $end
$var wire 1 jT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CU out $end
$var wire 1 AU in1 $end
$var wire 1 AU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BU out $end
$var wire 1 ~3 in1 $end
$var wire 1 nT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DU out $end
$var wire 1 BU in1 $end
$var wire 1 BU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EU out $end
$var wire 1 CU in1 $end
$var wire 1 DU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vT out $end
$var wire 1 EU in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 yT Out $end
$var wire 1 ~3 S $end
$var wire 1 iT InpA $end
$var wire 1 mT InpB $end
$var wire 1 FU notS $end
$var wire 1 GU nand1 $end
$var wire 1 HU nand2 $end
$var wire 1 IU inputA $end
$var wire 1 JU inputB $end
$var wire 1 KU final_not $end

$scope module S_not $end
$var wire 1 FU out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GU out $end
$var wire 1 FU in1 $end
$var wire 1 iT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IU out $end
$var wire 1 GU in1 $end
$var wire 1 GU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HU out $end
$var wire 1 ~3 in1 $end
$var wire 1 mT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JU out $end
$var wire 1 HU in1 $end
$var wire 1 HU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KU out $end
$var wire 1 IU in1 $end
$var wire 1 JU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yT out $end
$var wire 1 KU in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 B6 Out $end
$var wire 1 hT S $end
$var wire 1 qT InpA $end
$var wire 1 rT InpB $end
$var wire 1 LU notS $end
$var wire 1 MU nand1 $end
$var wire 1 NU nand2 $end
$var wire 1 OU inputA $end
$var wire 1 PU inputB $end
$var wire 1 QU final_not $end

$scope module S_not $end
$var wire 1 LU out $end
$var wire 1 hT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MU out $end
$var wire 1 LU in1 $end
$var wire 1 qT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OU out $end
$var wire 1 MU in1 $end
$var wire 1 MU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NU out $end
$var wire 1 hT in1 $end
$var wire 1 rT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PU out $end
$var wire 1 NU in1 $end
$var wire 1 NU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QU out $end
$var wire 1 OU in1 $end
$var wire 1 PU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B6 out $end
$var wire 1 QU in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 A6 Out $end
$var wire 1 hT S $end
$var wire 1 sT InpA $end
$var wire 1 tT InpB $end
$var wire 1 RU notS $end
$var wire 1 SU nand1 $end
$var wire 1 TU nand2 $end
$var wire 1 UU inputA $end
$var wire 1 VU inputB $end
$var wire 1 WU final_not $end

$scope module S_not $end
$var wire 1 RU out $end
$var wire 1 hT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SU out $end
$var wire 1 RU in1 $end
$var wire 1 sT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UU out $end
$var wire 1 SU in1 $end
$var wire 1 SU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TU out $end
$var wire 1 hT in1 $end
$var wire 1 tT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VU out $end
$var wire 1 TU in1 $end
$var wire 1 TU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WU out $end
$var wire 1 UU in1 $end
$var wire 1 VU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A6 out $end
$var wire 1 WU in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 @6 Out $end
$var wire 1 hT S $end
$var wire 1 uT InpA $end
$var wire 1 vT InpB $end
$var wire 1 XU notS $end
$var wire 1 YU nand1 $end
$var wire 1 ZU nand2 $end
$var wire 1 [U inputA $end
$var wire 1 \U inputB $end
$var wire 1 ]U final_not $end

$scope module S_not $end
$var wire 1 XU out $end
$var wire 1 hT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YU out $end
$var wire 1 XU in1 $end
$var wire 1 uT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [U out $end
$var wire 1 YU in1 $end
$var wire 1 YU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZU out $end
$var wire 1 hT in1 $end
$var wire 1 vT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \U out $end
$var wire 1 ZU in1 $end
$var wire 1 ZU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]U out $end
$var wire 1 [U in1 $end
$var wire 1 \U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @6 out $end
$var wire 1 ]U in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ?6 Out $end
$var wire 1 hT S $end
$var wire 1 wT InpA $end
$var wire 1 yT InpB $end
$var wire 1 ^U notS $end
$var wire 1 _U nand1 $end
$var wire 1 `U nand2 $end
$var wire 1 aU inputA $end
$var wire 1 bU inputB $end
$var wire 1 cU final_not $end

$scope module S_not $end
$var wire 1 ^U out $end
$var wire 1 hT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _U out $end
$var wire 1 ^U in1 $end
$var wire 1 wT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aU out $end
$var wire 1 _U in1 $end
$var wire 1 _U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `U out $end
$var wire 1 hT in1 $end
$var wire 1 yT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bU out $end
$var wire 1 `U in1 $end
$var wire 1 `U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cU out $end
$var wire 1 aU in1 $end
$var wire 1 bU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?6 out $end
$var wire 1 cU in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 ;6 Out [3] $end
$var wire 1 <6 Out [2] $end
$var wire 1 =6 Out [1] $end
$var wire 1 >6 Out [0] $end
$var wire 1 dU S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 #G InpA [3] $end
$var wire 1 $G InpA [2] $end
$var wire 1 %G InpA [1] $end
$var wire 1 &G InpA [0] $end
$var wire 1 +G InpB [3] $end
$var wire 1 ,G InpB [2] $end
$var wire 1 -G InpB [1] $end
$var wire 1 .G InpB [0] $end
$var wire 1 eU InpC [3] $end
$var wire 1 fU InpC [2] $end
$var wire 1 gU InpC [1] $end
$var wire 1 hU InpC [0] $end
$var wire 1 iU InpD [3] $end
$var wire 1 jU InpD [2] $end
$var wire 1 kU InpD [1] $end
$var wire 1 lU InpD [0] $end
$var wire 1 mU stage1_1_bit0 $end
$var wire 1 nU stage1_2_bit0 $end
$var wire 1 oU stage1_1_bit1 $end
$var wire 1 pU stage1_2_bit1 $end
$var wire 1 qU stage1_1_bit2 $end
$var wire 1 rU stage1_2_bit2 $end
$var wire 1 sU stage1_1_bit3 $end
$var wire 1 tU stage1_2_bit4 $end
$var wire 1 uU stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 mU Out $end
$var wire 1 ~3 S $end
$var wire 1 &G InpA $end
$var wire 1 .G InpB $end
$var wire 1 vU notS $end
$var wire 1 wU nand1 $end
$var wire 1 xU nand2 $end
$var wire 1 yU inputA $end
$var wire 1 zU inputB $end
$var wire 1 {U final_not $end

$scope module S_not $end
$var wire 1 vU out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wU out $end
$var wire 1 vU in1 $end
$var wire 1 &G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yU out $end
$var wire 1 wU in1 $end
$var wire 1 wU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xU out $end
$var wire 1 ~3 in1 $end
$var wire 1 .G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zU out $end
$var wire 1 xU in1 $end
$var wire 1 xU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {U out $end
$var wire 1 yU in1 $end
$var wire 1 zU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mU out $end
$var wire 1 {U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 oU Out $end
$var wire 1 ~3 S $end
$var wire 1 %G InpA $end
$var wire 1 -G InpB $end
$var wire 1 |U notS $end
$var wire 1 }U nand1 $end
$var wire 1 ~U nand2 $end
$var wire 1 !V inputA $end
$var wire 1 "V inputB $end
$var wire 1 #V final_not $end

$scope module S_not $end
$var wire 1 |U out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }U out $end
$var wire 1 |U in1 $end
$var wire 1 %G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !V out $end
$var wire 1 }U in1 $end
$var wire 1 }U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~U out $end
$var wire 1 ~3 in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "V out $end
$var wire 1 ~U in1 $end
$var wire 1 ~U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #V out $end
$var wire 1 !V in1 $end
$var wire 1 "V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oU out $end
$var wire 1 #V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 qU Out $end
$var wire 1 ~3 S $end
$var wire 1 $G InpA $end
$var wire 1 ,G InpB $end
$var wire 1 $V notS $end
$var wire 1 %V nand1 $end
$var wire 1 &V nand2 $end
$var wire 1 'V inputA $end
$var wire 1 (V inputB $end
$var wire 1 )V final_not $end

$scope module S_not $end
$var wire 1 $V out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %V out $end
$var wire 1 $V in1 $end
$var wire 1 $G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'V out $end
$var wire 1 %V in1 $end
$var wire 1 %V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &V out $end
$var wire 1 ~3 in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (V out $end
$var wire 1 &V in1 $end
$var wire 1 &V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )V out $end
$var wire 1 'V in1 $end
$var wire 1 (V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qU out $end
$var wire 1 )V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 sU Out $end
$var wire 1 ~3 S $end
$var wire 1 #G InpA $end
$var wire 1 +G InpB $end
$var wire 1 *V notS $end
$var wire 1 +V nand1 $end
$var wire 1 ,V nand2 $end
$var wire 1 -V inputA $end
$var wire 1 .V inputB $end
$var wire 1 /V final_not $end

$scope module S_not $end
$var wire 1 *V out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +V out $end
$var wire 1 *V in1 $end
$var wire 1 #G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -V out $end
$var wire 1 +V in1 $end
$var wire 1 +V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,V out $end
$var wire 1 ~3 in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .V out $end
$var wire 1 ,V in1 $end
$var wire 1 ,V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /V out $end
$var wire 1 -V in1 $end
$var wire 1 .V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sU out $end
$var wire 1 /V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 nU Out $end
$var wire 1 ~3 S $end
$var wire 1 hU InpA $end
$var wire 1 lU InpB $end
$var wire 1 0V notS $end
$var wire 1 1V nand1 $end
$var wire 1 2V nand2 $end
$var wire 1 3V inputA $end
$var wire 1 4V inputB $end
$var wire 1 5V final_not $end

$scope module S_not $end
$var wire 1 0V out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1V out $end
$var wire 1 0V in1 $end
$var wire 1 hU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3V out $end
$var wire 1 1V in1 $end
$var wire 1 1V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2V out $end
$var wire 1 ~3 in1 $end
$var wire 1 lU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4V out $end
$var wire 1 2V in1 $end
$var wire 1 2V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5V out $end
$var wire 1 3V in1 $end
$var wire 1 4V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nU out $end
$var wire 1 5V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 pU Out $end
$var wire 1 ~3 S $end
$var wire 1 gU InpA $end
$var wire 1 kU InpB $end
$var wire 1 6V notS $end
$var wire 1 7V nand1 $end
$var wire 1 8V nand2 $end
$var wire 1 9V inputA $end
$var wire 1 :V inputB $end
$var wire 1 ;V final_not $end

$scope module S_not $end
$var wire 1 6V out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7V out $end
$var wire 1 6V in1 $end
$var wire 1 gU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9V out $end
$var wire 1 7V in1 $end
$var wire 1 7V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8V out $end
$var wire 1 ~3 in1 $end
$var wire 1 kU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :V out $end
$var wire 1 8V in1 $end
$var wire 1 8V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;V out $end
$var wire 1 9V in1 $end
$var wire 1 :V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pU out $end
$var wire 1 ;V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 rU Out $end
$var wire 1 ~3 S $end
$var wire 1 fU InpA $end
$var wire 1 jU InpB $end
$var wire 1 <V notS $end
$var wire 1 =V nand1 $end
$var wire 1 >V nand2 $end
$var wire 1 ?V inputA $end
$var wire 1 @V inputB $end
$var wire 1 AV final_not $end

$scope module S_not $end
$var wire 1 <V out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =V out $end
$var wire 1 <V in1 $end
$var wire 1 fU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?V out $end
$var wire 1 =V in1 $end
$var wire 1 =V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >V out $end
$var wire 1 ~3 in1 $end
$var wire 1 jU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @V out $end
$var wire 1 >V in1 $end
$var wire 1 >V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AV out $end
$var wire 1 ?V in1 $end
$var wire 1 @V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rU out $end
$var wire 1 AV in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 uU Out $end
$var wire 1 ~3 S $end
$var wire 1 eU InpA $end
$var wire 1 iU InpB $end
$var wire 1 BV notS $end
$var wire 1 CV nand1 $end
$var wire 1 DV nand2 $end
$var wire 1 EV inputA $end
$var wire 1 FV inputB $end
$var wire 1 GV final_not $end

$scope module S_not $end
$var wire 1 BV out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CV out $end
$var wire 1 BV in1 $end
$var wire 1 eU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EV out $end
$var wire 1 CV in1 $end
$var wire 1 CV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DV out $end
$var wire 1 ~3 in1 $end
$var wire 1 iU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FV out $end
$var wire 1 DV in1 $end
$var wire 1 DV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GV out $end
$var wire 1 EV in1 $end
$var wire 1 FV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uU out $end
$var wire 1 GV in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 >6 Out $end
$var wire 1 dU S $end
$var wire 1 mU InpA $end
$var wire 1 nU InpB $end
$var wire 1 HV notS $end
$var wire 1 IV nand1 $end
$var wire 1 JV nand2 $end
$var wire 1 KV inputA $end
$var wire 1 LV inputB $end
$var wire 1 MV final_not $end

$scope module S_not $end
$var wire 1 HV out $end
$var wire 1 dU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IV out $end
$var wire 1 HV in1 $end
$var wire 1 mU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KV out $end
$var wire 1 IV in1 $end
$var wire 1 IV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JV out $end
$var wire 1 dU in1 $end
$var wire 1 nU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LV out $end
$var wire 1 JV in1 $end
$var wire 1 JV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MV out $end
$var wire 1 KV in1 $end
$var wire 1 LV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >6 out $end
$var wire 1 MV in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 =6 Out $end
$var wire 1 dU S $end
$var wire 1 oU InpA $end
$var wire 1 pU InpB $end
$var wire 1 NV notS $end
$var wire 1 OV nand1 $end
$var wire 1 PV nand2 $end
$var wire 1 QV inputA $end
$var wire 1 RV inputB $end
$var wire 1 SV final_not $end

$scope module S_not $end
$var wire 1 NV out $end
$var wire 1 dU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OV out $end
$var wire 1 NV in1 $end
$var wire 1 oU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QV out $end
$var wire 1 OV in1 $end
$var wire 1 OV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PV out $end
$var wire 1 dU in1 $end
$var wire 1 pU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RV out $end
$var wire 1 PV in1 $end
$var wire 1 PV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SV out $end
$var wire 1 QV in1 $end
$var wire 1 RV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =6 out $end
$var wire 1 SV in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 <6 Out $end
$var wire 1 dU S $end
$var wire 1 qU InpA $end
$var wire 1 rU InpB $end
$var wire 1 TV notS $end
$var wire 1 UV nand1 $end
$var wire 1 VV nand2 $end
$var wire 1 WV inputA $end
$var wire 1 XV inputB $end
$var wire 1 YV final_not $end

$scope module S_not $end
$var wire 1 TV out $end
$var wire 1 dU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UV out $end
$var wire 1 TV in1 $end
$var wire 1 qU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WV out $end
$var wire 1 UV in1 $end
$var wire 1 UV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VV out $end
$var wire 1 dU in1 $end
$var wire 1 rU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XV out $end
$var wire 1 VV in1 $end
$var wire 1 VV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YV out $end
$var wire 1 WV in1 $end
$var wire 1 XV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <6 out $end
$var wire 1 YV in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ;6 Out $end
$var wire 1 dU S $end
$var wire 1 sU InpA $end
$var wire 1 uU InpB $end
$var wire 1 ZV notS $end
$var wire 1 [V nand1 $end
$var wire 1 \V nand2 $end
$var wire 1 ]V inputA $end
$var wire 1 ^V inputB $end
$var wire 1 _V final_not $end

$scope module S_not $end
$var wire 1 ZV out $end
$var wire 1 dU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [V out $end
$var wire 1 ZV in1 $end
$var wire 1 sU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]V out $end
$var wire 1 [V in1 $end
$var wire 1 [V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \V out $end
$var wire 1 dU in1 $end
$var wire 1 uU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^V out $end
$var wire 1 \V in1 $end
$var wire 1 \V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _V out $end
$var wire 1 ]V in1 $end
$var wire 1 ^V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;6 out $end
$var wire 1 _V in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_2 $end
$var parameter 32 `V OPERAND_WIDTH $end
$var parameter 32 aV SHAMT_WIDTH $end
$var parameter 32 bV NUM_OPERATIONS $end
$var wire 1 b3 in [15] $end
$var wire 1 c3 in [14] $end
$var wire 1 d3 in [13] $end
$var wire 1 e3 in [12] $end
$var wire 1 f3 in [11] $end
$var wire 1 g3 in [10] $end
$var wire 1 h3 in [9] $end
$var wire 1 i3 in [8] $end
$var wire 1 j3 in [7] $end
$var wire 1 k3 in [6] $end
$var wire 1 l3 in [5] $end
$var wire 1 m3 in [4] $end
$var wire 1 n3 in [3] $end
$var wire 1 o3 in [2] $end
$var wire 1 p3 in [1] $end
$var wire 1 q3 in [0] $end
$var wire 1 ~3 shamt [3] $end
$var wire 1 !4 shamt [2] $end
$var wire 1 "4 shamt [1] $end
$var wire 1 #4 shamt [0] $end
$var wire 1 K6 out [15] $end
$var wire 1 L6 out [14] $end
$var wire 1 M6 out [13] $end
$var wire 1 N6 out [12] $end
$var wire 1 O6 out [11] $end
$var wire 1 P6 out [10] $end
$var wire 1 Q6 out [9] $end
$var wire 1 R6 out [8] $end
$var wire 1 S6 out [7] $end
$var wire 1 T6 out [6] $end
$var wire 1 U6 out [5] $end
$var wire 1 V6 out [4] $end
$var wire 1 W6 out [3] $end
$var wire 1 X6 out [2] $end
$var wire 1 Y6 out [1] $end
$var wire 1 Z6 out [0] $end
$var wire 1 cV shift1 [15] $end
$var wire 1 dV shift1 [14] $end
$var wire 1 eV shift1 [13] $end
$var wire 1 fV shift1 [12] $end
$var wire 1 gV shift1 [11] $end
$var wire 1 hV shift1 [10] $end
$var wire 1 iV shift1 [9] $end
$var wire 1 jV shift1 [8] $end
$var wire 1 kV shift1 [7] $end
$var wire 1 lV shift1 [6] $end
$var wire 1 mV shift1 [5] $end
$var wire 1 nV shift1 [4] $end
$var wire 1 oV shift1 [3] $end
$var wire 1 pV shift1 [2] $end
$var wire 1 qV shift1 [1] $end
$var wire 1 rV shift1 [0] $end
$var wire 1 sV shift2 [15] $end
$var wire 1 tV shift2 [14] $end
$var wire 1 uV shift2 [13] $end
$var wire 1 vV shift2 [12] $end
$var wire 1 wV shift2 [11] $end
$var wire 1 xV shift2 [10] $end
$var wire 1 yV shift2 [9] $end
$var wire 1 zV shift2 [8] $end
$var wire 1 {V shift2 [7] $end
$var wire 1 |V shift2 [6] $end
$var wire 1 }V shift2 [5] $end
$var wire 1 ~V shift2 [4] $end
$var wire 1 !W shift2 [3] $end
$var wire 1 "W shift2 [2] $end
$var wire 1 #W shift2 [1] $end
$var wire 1 $W shift2 [0] $end
$var wire 1 %W shift4 [15] $end
$var wire 1 &W shift4 [14] $end
$var wire 1 'W shift4 [13] $end
$var wire 1 (W shift4 [12] $end
$var wire 1 )W shift4 [11] $end
$var wire 1 *W shift4 [10] $end
$var wire 1 +W shift4 [9] $end
$var wire 1 ,W shift4 [8] $end
$var wire 1 -W shift4 [7] $end
$var wire 1 .W shift4 [6] $end
$var wire 1 /W shift4 [5] $end
$var wire 1 0W shift4 [4] $end
$var wire 1 1W shift4 [3] $end
$var wire 1 2W shift4 [2] $end
$var wire 1 3W shift4 [1] $end
$var wire 1 4W shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 oV Out [3] $end
$var wire 1 pV Out [2] $end
$var wire 1 qV Out [1] $end
$var wire 1 rV Out [0] $end
$var wire 1 5W S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 n3 InpA [3] $end
$var wire 1 o3 InpA [2] $end
$var wire 1 p3 InpA [1] $end
$var wire 1 q3 InpA [0] $end
$var wire 1 m3 InpB [3] $end
$var wire 1 n3 InpB [2] $end
$var wire 1 o3 InpB [1] $end
$var wire 1 p3 InpB [0] $end
$var wire 1 6W InpC [3] $end
$var wire 1 7W InpC [2] $end
$var wire 1 8W InpC [1] $end
$var wire 1 9W InpC [0] $end
$var wire 1 :W InpD [3] $end
$var wire 1 ;W InpD [2] $end
$var wire 1 <W InpD [1] $end
$var wire 1 =W InpD [0] $end
$var wire 1 >W stage1_1_bit0 $end
$var wire 1 ?W stage1_2_bit0 $end
$var wire 1 @W stage1_1_bit1 $end
$var wire 1 AW stage1_2_bit1 $end
$var wire 1 BW stage1_1_bit2 $end
$var wire 1 CW stage1_2_bit2 $end
$var wire 1 DW stage1_1_bit3 $end
$var wire 1 EW stage1_2_bit4 $end
$var wire 1 FW stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 >W Out $end
$var wire 1 #4 S $end
$var wire 1 q3 InpA $end
$var wire 1 p3 InpB $end
$var wire 1 GW notS $end
$var wire 1 HW nand1 $end
$var wire 1 IW nand2 $end
$var wire 1 JW inputA $end
$var wire 1 KW inputB $end
$var wire 1 LW final_not $end

$scope module S_not $end
$var wire 1 GW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HW out $end
$var wire 1 GW in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JW out $end
$var wire 1 HW in1 $end
$var wire 1 HW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IW out $end
$var wire 1 #4 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KW out $end
$var wire 1 IW in1 $end
$var wire 1 IW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LW out $end
$var wire 1 JW in1 $end
$var wire 1 KW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >W out $end
$var wire 1 LW in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 @W Out $end
$var wire 1 #4 S $end
$var wire 1 p3 InpA $end
$var wire 1 o3 InpB $end
$var wire 1 MW notS $end
$var wire 1 NW nand1 $end
$var wire 1 OW nand2 $end
$var wire 1 PW inputA $end
$var wire 1 QW inputB $end
$var wire 1 RW final_not $end

$scope module S_not $end
$var wire 1 MW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NW out $end
$var wire 1 MW in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PW out $end
$var wire 1 NW in1 $end
$var wire 1 NW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OW out $end
$var wire 1 #4 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QW out $end
$var wire 1 OW in1 $end
$var wire 1 OW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RW out $end
$var wire 1 PW in1 $end
$var wire 1 QW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @W out $end
$var wire 1 RW in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 BW Out $end
$var wire 1 #4 S $end
$var wire 1 o3 InpA $end
$var wire 1 n3 InpB $end
$var wire 1 SW notS $end
$var wire 1 TW nand1 $end
$var wire 1 UW nand2 $end
$var wire 1 VW inputA $end
$var wire 1 WW inputB $end
$var wire 1 XW final_not $end

$scope module S_not $end
$var wire 1 SW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TW out $end
$var wire 1 SW in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VW out $end
$var wire 1 TW in1 $end
$var wire 1 TW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UW out $end
$var wire 1 #4 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WW out $end
$var wire 1 UW in1 $end
$var wire 1 UW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XW out $end
$var wire 1 VW in1 $end
$var wire 1 WW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 BW out $end
$var wire 1 XW in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 DW Out $end
$var wire 1 #4 S $end
$var wire 1 n3 InpA $end
$var wire 1 m3 InpB $end
$var wire 1 YW notS $end
$var wire 1 ZW nand1 $end
$var wire 1 [W nand2 $end
$var wire 1 \W inputA $end
$var wire 1 ]W inputB $end
$var wire 1 ^W final_not $end

$scope module S_not $end
$var wire 1 YW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZW out $end
$var wire 1 YW in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \W out $end
$var wire 1 ZW in1 $end
$var wire 1 ZW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [W out $end
$var wire 1 #4 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]W out $end
$var wire 1 [W in1 $end
$var wire 1 [W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^W out $end
$var wire 1 \W in1 $end
$var wire 1 ]W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 DW out $end
$var wire 1 ^W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ?W Out $end
$var wire 1 #4 S $end
$var wire 1 9W InpA $end
$var wire 1 =W InpB $end
$var wire 1 _W notS $end
$var wire 1 `W nand1 $end
$var wire 1 aW nand2 $end
$var wire 1 bW inputA $end
$var wire 1 cW inputB $end
$var wire 1 dW final_not $end

$scope module S_not $end
$var wire 1 _W out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `W out $end
$var wire 1 _W in1 $end
$var wire 1 9W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bW out $end
$var wire 1 `W in1 $end
$var wire 1 `W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aW out $end
$var wire 1 #4 in1 $end
$var wire 1 =W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cW out $end
$var wire 1 aW in1 $end
$var wire 1 aW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dW out $end
$var wire 1 bW in1 $end
$var wire 1 cW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?W out $end
$var wire 1 dW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 AW Out $end
$var wire 1 #4 S $end
$var wire 1 8W InpA $end
$var wire 1 <W InpB $end
$var wire 1 eW notS $end
$var wire 1 fW nand1 $end
$var wire 1 gW nand2 $end
$var wire 1 hW inputA $end
$var wire 1 iW inputB $end
$var wire 1 jW final_not $end

$scope module S_not $end
$var wire 1 eW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fW out $end
$var wire 1 eW in1 $end
$var wire 1 8W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hW out $end
$var wire 1 fW in1 $end
$var wire 1 fW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gW out $end
$var wire 1 #4 in1 $end
$var wire 1 <W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iW out $end
$var wire 1 gW in1 $end
$var wire 1 gW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jW out $end
$var wire 1 hW in1 $end
$var wire 1 iW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 AW out $end
$var wire 1 jW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 CW Out $end
$var wire 1 #4 S $end
$var wire 1 7W InpA $end
$var wire 1 ;W InpB $end
$var wire 1 kW notS $end
$var wire 1 lW nand1 $end
$var wire 1 mW nand2 $end
$var wire 1 nW inputA $end
$var wire 1 oW inputB $end
$var wire 1 pW final_not $end

$scope module S_not $end
$var wire 1 kW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lW out $end
$var wire 1 kW in1 $end
$var wire 1 7W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nW out $end
$var wire 1 lW in1 $end
$var wire 1 lW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mW out $end
$var wire 1 #4 in1 $end
$var wire 1 ;W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oW out $end
$var wire 1 mW in1 $end
$var wire 1 mW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pW out $end
$var wire 1 nW in1 $end
$var wire 1 oW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 CW out $end
$var wire 1 pW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 FW Out $end
$var wire 1 #4 S $end
$var wire 1 6W InpA $end
$var wire 1 :W InpB $end
$var wire 1 qW notS $end
$var wire 1 rW nand1 $end
$var wire 1 sW nand2 $end
$var wire 1 tW inputA $end
$var wire 1 uW inputB $end
$var wire 1 vW final_not $end

$scope module S_not $end
$var wire 1 qW out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rW out $end
$var wire 1 qW in1 $end
$var wire 1 6W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tW out $end
$var wire 1 rW in1 $end
$var wire 1 rW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sW out $end
$var wire 1 #4 in1 $end
$var wire 1 :W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uW out $end
$var wire 1 sW in1 $end
$var wire 1 sW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vW out $end
$var wire 1 tW in1 $end
$var wire 1 uW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 FW out $end
$var wire 1 vW in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 rV Out $end
$var wire 1 5W S $end
$var wire 1 >W InpA $end
$var wire 1 ?W InpB $end
$var wire 1 wW notS $end
$var wire 1 xW nand1 $end
$var wire 1 yW nand2 $end
$var wire 1 zW inputA $end
$var wire 1 {W inputB $end
$var wire 1 |W final_not $end

$scope module S_not $end
$var wire 1 wW out $end
$var wire 1 5W in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xW out $end
$var wire 1 wW in1 $end
$var wire 1 >W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zW out $end
$var wire 1 xW in1 $end
$var wire 1 xW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yW out $end
$var wire 1 5W in1 $end
$var wire 1 ?W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {W out $end
$var wire 1 yW in1 $end
$var wire 1 yW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |W out $end
$var wire 1 zW in1 $end
$var wire 1 {W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rV out $end
$var wire 1 |W in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 qV Out $end
$var wire 1 5W S $end
$var wire 1 @W InpA $end
$var wire 1 AW InpB $end
$var wire 1 }W notS $end
$var wire 1 ~W nand1 $end
$var wire 1 !X nand2 $end
$var wire 1 "X inputA $end
$var wire 1 #X inputB $end
$var wire 1 $X final_not $end

$scope module S_not $end
$var wire 1 }W out $end
$var wire 1 5W in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~W out $end
$var wire 1 }W in1 $end
$var wire 1 @W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "X out $end
$var wire 1 ~W in1 $end
$var wire 1 ~W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !X out $end
$var wire 1 5W in1 $end
$var wire 1 AW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #X out $end
$var wire 1 !X in1 $end
$var wire 1 !X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $X out $end
$var wire 1 "X in1 $end
$var wire 1 #X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qV out $end
$var wire 1 $X in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 pV Out $end
$var wire 1 5W S $end
$var wire 1 BW InpA $end
$var wire 1 CW InpB $end
$var wire 1 %X notS $end
$var wire 1 &X nand1 $end
$var wire 1 'X nand2 $end
$var wire 1 (X inputA $end
$var wire 1 )X inputB $end
$var wire 1 *X final_not $end

$scope module S_not $end
$var wire 1 %X out $end
$var wire 1 5W in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &X out $end
$var wire 1 %X in1 $end
$var wire 1 BW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (X out $end
$var wire 1 &X in1 $end
$var wire 1 &X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'X out $end
$var wire 1 5W in1 $end
$var wire 1 CW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )X out $end
$var wire 1 'X in1 $end
$var wire 1 'X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *X out $end
$var wire 1 (X in1 $end
$var wire 1 )X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pV out $end
$var wire 1 *X in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 oV Out $end
$var wire 1 5W S $end
$var wire 1 DW InpA $end
$var wire 1 FW InpB $end
$var wire 1 +X notS $end
$var wire 1 ,X nand1 $end
$var wire 1 -X nand2 $end
$var wire 1 .X inputA $end
$var wire 1 /X inputB $end
$var wire 1 0X final_not $end

$scope module S_not $end
$var wire 1 +X out $end
$var wire 1 5W in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,X out $end
$var wire 1 +X in1 $end
$var wire 1 DW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .X out $end
$var wire 1 ,X in1 $end
$var wire 1 ,X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -X out $end
$var wire 1 5W in1 $end
$var wire 1 FW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /X out $end
$var wire 1 -X in1 $end
$var wire 1 -X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0X out $end
$var wire 1 .X in1 $end
$var wire 1 /X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oV out $end
$var wire 1 0X in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 kV Out [3] $end
$var wire 1 lV Out [2] $end
$var wire 1 mV Out [1] $end
$var wire 1 nV Out [0] $end
$var wire 1 1X S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 j3 InpA [3] $end
$var wire 1 k3 InpA [2] $end
$var wire 1 l3 InpA [1] $end
$var wire 1 m3 InpA [0] $end
$var wire 1 i3 InpB [3] $end
$var wire 1 j3 InpB [2] $end
$var wire 1 k3 InpB [1] $end
$var wire 1 l3 InpB [0] $end
$var wire 1 2X InpC [3] $end
$var wire 1 3X InpC [2] $end
$var wire 1 4X InpC [1] $end
$var wire 1 5X InpC [0] $end
$var wire 1 6X InpD [3] $end
$var wire 1 7X InpD [2] $end
$var wire 1 8X InpD [1] $end
$var wire 1 9X InpD [0] $end
$var wire 1 :X stage1_1_bit0 $end
$var wire 1 ;X stage1_2_bit0 $end
$var wire 1 <X stage1_1_bit1 $end
$var wire 1 =X stage1_2_bit1 $end
$var wire 1 >X stage1_1_bit2 $end
$var wire 1 ?X stage1_2_bit2 $end
$var wire 1 @X stage1_1_bit3 $end
$var wire 1 AX stage1_2_bit4 $end
$var wire 1 BX stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 :X Out $end
$var wire 1 #4 S $end
$var wire 1 m3 InpA $end
$var wire 1 l3 InpB $end
$var wire 1 CX notS $end
$var wire 1 DX nand1 $end
$var wire 1 EX nand2 $end
$var wire 1 FX inputA $end
$var wire 1 GX inputB $end
$var wire 1 HX final_not $end

$scope module S_not $end
$var wire 1 CX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DX out $end
$var wire 1 CX in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FX out $end
$var wire 1 DX in1 $end
$var wire 1 DX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EX out $end
$var wire 1 #4 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GX out $end
$var wire 1 EX in1 $end
$var wire 1 EX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HX out $end
$var wire 1 FX in1 $end
$var wire 1 GX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :X out $end
$var wire 1 HX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 <X Out $end
$var wire 1 #4 S $end
$var wire 1 l3 InpA $end
$var wire 1 k3 InpB $end
$var wire 1 IX notS $end
$var wire 1 JX nand1 $end
$var wire 1 KX nand2 $end
$var wire 1 LX inputA $end
$var wire 1 MX inputB $end
$var wire 1 NX final_not $end

$scope module S_not $end
$var wire 1 IX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JX out $end
$var wire 1 IX in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LX out $end
$var wire 1 JX in1 $end
$var wire 1 JX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KX out $end
$var wire 1 #4 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 MX out $end
$var wire 1 KX in1 $end
$var wire 1 KX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NX out $end
$var wire 1 LX in1 $end
$var wire 1 MX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <X out $end
$var wire 1 NX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 >X Out $end
$var wire 1 #4 S $end
$var wire 1 k3 InpA $end
$var wire 1 j3 InpB $end
$var wire 1 OX notS $end
$var wire 1 PX nand1 $end
$var wire 1 QX nand2 $end
$var wire 1 RX inputA $end
$var wire 1 SX inputB $end
$var wire 1 TX final_not $end

$scope module S_not $end
$var wire 1 OX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 PX out $end
$var wire 1 OX in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 RX out $end
$var wire 1 PX in1 $end
$var wire 1 PX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 QX out $end
$var wire 1 #4 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 SX out $end
$var wire 1 QX in1 $end
$var wire 1 QX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 TX out $end
$var wire 1 RX in1 $end
$var wire 1 SX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >X out $end
$var wire 1 TX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 @X Out $end
$var wire 1 #4 S $end
$var wire 1 j3 InpA $end
$var wire 1 i3 InpB $end
$var wire 1 UX notS $end
$var wire 1 VX nand1 $end
$var wire 1 WX nand2 $end
$var wire 1 XX inputA $end
$var wire 1 YX inputB $end
$var wire 1 ZX final_not $end

$scope module S_not $end
$var wire 1 UX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 VX out $end
$var wire 1 UX in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 XX out $end
$var wire 1 VX in1 $end
$var wire 1 VX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 WX out $end
$var wire 1 #4 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 YX out $end
$var wire 1 WX in1 $end
$var wire 1 WX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ZX out $end
$var wire 1 XX in1 $end
$var wire 1 YX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @X out $end
$var wire 1 ZX in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ;X Out $end
$var wire 1 #4 S $end
$var wire 1 5X InpA $end
$var wire 1 9X InpB $end
$var wire 1 [X notS $end
$var wire 1 \X nand1 $end
$var wire 1 ]X nand2 $end
$var wire 1 ^X inputA $end
$var wire 1 _X inputB $end
$var wire 1 `X final_not $end

$scope module S_not $end
$var wire 1 [X out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \X out $end
$var wire 1 [X in1 $end
$var wire 1 5X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^X out $end
$var wire 1 \X in1 $end
$var wire 1 \X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]X out $end
$var wire 1 #4 in1 $end
$var wire 1 9X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _X out $end
$var wire 1 ]X in1 $end
$var wire 1 ]X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `X out $end
$var wire 1 ^X in1 $end
$var wire 1 _X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;X out $end
$var wire 1 `X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 =X Out $end
$var wire 1 #4 S $end
$var wire 1 4X InpA $end
$var wire 1 8X InpB $end
$var wire 1 aX notS $end
$var wire 1 bX nand1 $end
$var wire 1 cX nand2 $end
$var wire 1 dX inputA $end
$var wire 1 eX inputB $end
$var wire 1 fX final_not $end

$scope module S_not $end
$var wire 1 aX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bX out $end
$var wire 1 aX in1 $end
$var wire 1 4X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dX out $end
$var wire 1 bX in1 $end
$var wire 1 bX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cX out $end
$var wire 1 #4 in1 $end
$var wire 1 8X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eX out $end
$var wire 1 cX in1 $end
$var wire 1 cX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fX out $end
$var wire 1 dX in1 $end
$var wire 1 eX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =X out $end
$var wire 1 fX in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ?X Out $end
$var wire 1 #4 S $end
$var wire 1 3X InpA $end
$var wire 1 7X InpB $end
$var wire 1 gX notS $end
$var wire 1 hX nand1 $end
$var wire 1 iX nand2 $end
$var wire 1 jX inputA $end
$var wire 1 kX inputB $end
$var wire 1 lX final_not $end

$scope module S_not $end
$var wire 1 gX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hX out $end
$var wire 1 gX in1 $end
$var wire 1 3X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jX out $end
$var wire 1 hX in1 $end
$var wire 1 hX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iX out $end
$var wire 1 #4 in1 $end
$var wire 1 7X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kX out $end
$var wire 1 iX in1 $end
$var wire 1 iX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lX out $end
$var wire 1 jX in1 $end
$var wire 1 kX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?X out $end
$var wire 1 lX in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 BX Out $end
$var wire 1 #4 S $end
$var wire 1 2X InpA $end
$var wire 1 6X InpB $end
$var wire 1 mX notS $end
$var wire 1 nX nand1 $end
$var wire 1 oX nand2 $end
$var wire 1 pX inputA $end
$var wire 1 qX inputB $end
$var wire 1 rX final_not $end

$scope module S_not $end
$var wire 1 mX out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nX out $end
$var wire 1 mX in1 $end
$var wire 1 2X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pX out $end
$var wire 1 nX in1 $end
$var wire 1 nX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oX out $end
$var wire 1 #4 in1 $end
$var wire 1 6X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qX out $end
$var wire 1 oX in1 $end
$var wire 1 oX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rX out $end
$var wire 1 pX in1 $end
$var wire 1 qX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 BX out $end
$var wire 1 rX in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 nV Out $end
$var wire 1 1X S $end
$var wire 1 :X InpA $end
$var wire 1 ;X InpB $end
$var wire 1 sX notS $end
$var wire 1 tX nand1 $end
$var wire 1 uX nand2 $end
$var wire 1 vX inputA $end
$var wire 1 wX inputB $end
$var wire 1 xX final_not $end

$scope module S_not $end
$var wire 1 sX out $end
$var wire 1 1X in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tX out $end
$var wire 1 sX in1 $end
$var wire 1 :X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vX out $end
$var wire 1 tX in1 $end
$var wire 1 tX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uX out $end
$var wire 1 1X in1 $end
$var wire 1 ;X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wX out $end
$var wire 1 uX in1 $end
$var wire 1 uX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xX out $end
$var wire 1 vX in1 $end
$var wire 1 wX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nV out $end
$var wire 1 xX in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 mV Out $end
$var wire 1 1X S $end
$var wire 1 <X InpA $end
$var wire 1 =X InpB $end
$var wire 1 yX notS $end
$var wire 1 zX nand1 $end
$var wire 1 {X nand2 $end
$var wire 1 |X inputA $end
$var wire 1 }X inputB $end
$var wire 1 ~X final_not $end

$scope module S_not $end
$var wire 1 yX out $end
$var wire 1 1X in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zX out $end
$var wire 1 yX in1 $end
$var wire 1 <X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |X out $end
$var wire 1 zX in1 $end
$var wire 1 zX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {X out $end
$var wire 1 1X in1 $end
$var wire 1 =X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }X out $end
$var wire 1 {X in1 $end
$var wire 1 {X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~X out $end
$var wire 1 |X in1 $end
$var wire 1 }X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mV out $end
$var wire 1 ~X in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 lV Out $end
$var wire 1 1X S $end
$var wire 1 >X InpA $end
$var wire 1 ?X InpB $end
$var wire 1 !Y notS $end
$var wire 1 "Y nand1 $end
$var wire 1 #Y nand2 $end
$var wire 1 $Y inputA $end
$var wire 1 %Y inputB $end
$var wire 1 &Y final_not $end

$scope module S_not $end
$var wire 1 !Y out $end
$var wire 1 1X in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "Y out $end
$var wire 1 !Y in1 $end
$var wire 1 >X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $Y out $end
$var wire 1 "Y in1 $end
$var wire 1 "Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #Y out $end
$var wire 1 1X in1 $end
$var wire 1 ?X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %Y out $end
$var wire 1 #Y in1 $end
$var wire 1 #Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &Y out $end
$var wire 1 $Y in1 $end
$var wire 1 %Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lV out $end
$var wire 1 &Y in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 kV Out $end
$var wire 1 1X S $end
$var wire 1 @X InpA $end
$var wire 1 BX InpB $end
$var wire 1 'Y notS $end
$var wire 1 (Y nand1 $end
$var wire 1 )Y nand2 $end
$var wire 1 *Y inputA $end
$var wire 1 +Y inputB $end
$var wire 1 ,Y final_not $end

$scope module S_not $end
$var wire 1 'Y out $end
$var wire 1 1X in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (Y out $end
$var wire 1 'Y in1 $end
$var wire 1 @X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *Y out $end
$var wire 1 (Y in1 $end
$var wire 1 (Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )Y out $end
$var wire 1 1X in1 $end
$var wire 1 BX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +Y out $end
$var wire 1 )Y in1 $end
$var wire 1 )Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,Y out $end
$var wire 1 *Y in1 $end
$var wire 1 +Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kV out $end
$var wire 1 ,Y in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 gV Out [3] $end
$var wire 1 hV Out [2] $end
$var wire 1 iV Out [1] $end
$var wire 1 jV Out [0] $end
$var wire 1 -Y S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 f3 InpA [3] $end
$var wire 1 g3 InpA [2] $end
$var wire 1 h3 InpA [1] $end
$var wire 1 i3 InpA [0] $end
$var wire 1 e3 InpB [3] $end
$var wire 1 f3 InpB [2] $end
$var wire 1 g3 InpB [1] $end
$var wire 1 h3 InpB [0] $end
$var wire 1 .Y InpC [3] $end
$var wire 1 /Y InpC [2] $end
$var wire 1 0Y InpC [1] $end
$var wire 1 1Y InpC [0] $end
$var wire 1 2Y InpD [3] $end
$var wire 1 3Y InpD [2] $end
$var wire 1 4Y InpD [1] $end
$var wire 1 5Y InpD [0] $end
$var wire 1 6Y stage1_1_bit0 $end
$var wire 1 7Y stage1_2_bit0 $end
$var wire 1 8Y stage1_1_bit1 $end
$var wire 1 9Y stage1_2_bit1 $end
$var wire 1 :Y stage1_1_bit2 $end
$var wire 1 ;Y stage1_2_bit2 $end
$var wire 1 <Y stage1_1_bit3 $end
$var wire 1 =Y stage1_2_bit4 $end
$var wire 1 >Y stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 6Y Out $end
$var wire 1 #4 S $end
$var wire 1 i3 InpA $end
$var wire 1 h3 InpB $end
$var wire 1 ?Y notS $end
$var wire 1 @Y nand1 $end
$var wire 1 AY nand2 $end
$var wire 1 BY inputA $end
$var wire 1 CY inputB $end
$var wire 1 DY final_not $end

$scope module S_not $end
$var wire 1 ?Y out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @Y out $end
$var wire 1 ?Y in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BY out $end
$var wire 1 @Y in1 $end
$var wire 1 @Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AY out $end
$var wire 1 #4 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CY out $end
$var wire 1 AY in1 $end
$var wire 1 AY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DY out $end
$var wire 1 BY in1 $end
$var wire 1 CY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6Y out $end
$var wire 1 DY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 8Y Out $end
$var wire 1 #4 S $end
$var wire 1 h3 InpA $end
$var wire 1 g3 InpB $end
$var wire 1 EY notS $end
$var wire 1 FY nand1 $end
$var wire 1 GY nand2 $end
$var wire 1 HY inputA $end
$var wire 1 IY inputB $end
$var wire 1 JY final_not $end

$scope module S_not $end
$var wire 1 EY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FY out $end
$var wire 1 EY in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HY out $end
$var wire 1 FY in1 $end
$var wire 1 FY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GY out $end
$var wire 1 #4 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IY out $end
$var wire 1 GY in1 $end
$var wire 1 GY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JY out $end
$var wire 1 HY in1 $end
$var wire 1 IY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8Y out $end
$var wire 1 JY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 :Y Out $end
$var wire 1 #4 S $end
$var wire 1 g3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 KY notS $end
$var wire 1 LY nand1 $end
$var wire 1 MY nand2 $end
$var wire 1 NY inputA $end
$var wire 1 OY inputB $end
$var wire 1 PY final_not $end

$scope module S_not $end
$var wire 1 KY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LY out $end
$var wire 1 KY in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NY out $end
$var wire 1 LY in1 $end
$var wire 1 LY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MY out $end
$var wire 1 #4 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OY out $end
$var wire 1 MY in1 $end
$var wire 1 MY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PY out $end
$var wire 1 NY in1 $end
$var wire 1 OY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :Y out $end
$var wire 1 PY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 <Y Out $end
$var wire 1 #4 S $end
$var wire 1 f3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 QY notS $end
$var wire 1 RY nand1 $end
$var wire 1 SY nand2 $end
$var wire 1 TY inputA $end
$var wire 1 UY inputB $end
$var wire 1 VY final_not $end

$scope module S_not $end
$var wire 1 QY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RY out $end
$var wire 1 QY in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TY out $end
$var wire 1 RY in1 $end
$var wire 1 RY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SY out $end
$var wire 1 #4 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UY out $end
$var wire 1 SY in1 $end
$var wire 1 SY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VY out $end
$var wire 1 TY in1 $end
$var wire 1 UY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <Y out $end
$var wire 1 VY in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 7Y Out $end
$var wire 1 #4 S $end
$var wire 1 1Y InpA $end
$var wire 1 5Y InpB $end
$var wire 1 WY notS $end
$var wire 1 XY nand1 $end
$var wire 1 YY nand2 $end
$var wire 1 ZY inputA $end
$var wire 1 [Y inputB $end
$var wire 1 \Y final_not $end

$scope module S_not $end
$var wire 1 WY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XY out $end
$var wire 1 WY in1 $end
$var wire 1 1Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZY out $end
$var wire 1 XY in1 $end
$var wire 1 XY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YY out $end
$var wire 1 #4 in1 $end
$var wire 1 5Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [Y out $end
$var wire 1 YY in1 $end
$var wire 1 YY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \Y out $end
$var wire 1 ZY in1 $end
$var wire 1 [Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7Y out $end
$var wire 1 \Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 9Y Out $end
$var wire 1 #4 S $end
$var wire 1 0Y InpA $end
$var wire 1 4Y InpB $end
$var wire 1 ]Y notS $end
$var wire 1 ^Y nand1 $end
$var wire 1 _Y nand2 $end
$var wire 1 `Y inputA $end
$var wire 1 aY inputB $end
$var wire 1 bY final_not $end

$scope module S_not $end
$var wire 1 ]Y out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^Y out $end
$var wire 1 ]Y in1 $end
$var wire 1 0Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `Y out $end
$var wire 1 ^Y in1 $end
$var wire 1 ^Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _Y out $end
$var wire 1 #4 in1 $end
$var wire 1 4Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aY out $end
$var wire 1 _Y in1 $end
$var wire 1 _Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bY out $end
$var wire 1 `Y in1 $end
$var wire 1 aY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9Y out $end
$var wire 1 bY in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ;Y Out $end
$var wire 1 #4 S $end
$var wire 1 /Y InpA $end
$var wire 1 3Y InpB $end
$var wire 1 cY notS $end
$var wire 1 dY nand1 $end
$var wire 1 eY nand2 $end
$var wire 1 fY inputA $end
$var wire 1 gY inputB $end
$var wire 1 hY final_not $end

$scope module S_not $end
$var wire 1 cY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dY out $end
$var wire 1 cY in1 $end
$var wire 1 /Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fY out $end
$var wire 1 dY in1 $end
$var wire 1 dY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eY out $end
$var wire 1 #4 in1 $end
$var wire 1 3Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gY out $end
$var wire 1 eY in1 $end
$var wire 1 eY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hY out $end
$var wire 1 fY in1 $end
$var wire 1 gY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;Y out $end
$var wire 1 hY in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 >Y Out $end
$var wire 1 #4 S $end
$var wire 1 .Y InpA $end
$var wire 1 2Y InpB $end
$var wire 1 iY notS $end
$var wire 1 jY nand1 $end
$var wire 1 kY nand2 $end
$var wire 1 lY inputA $end
$var wire 1 mY inputB $end
$var wire 1 nY final_not $end

$scope module S_not $end
$var wire 1 iY out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jY out $end
$var wire 1 iY in1 $end
$var wire 1 .Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lY out $end
$var wire 1 jY in1 $end
$var wire 1 jY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kY out $end
$var wire 1 #4 in1 $end
$var wire 1 2Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mY out $end
$var wire 1 kY in1 $end
$var wire 1 kY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nY out $end
$var wire 1 lY in1 $end
$var wire 1 mY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >Y out $end
$var wire 1 nY in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 jV Out $end
$var wire 1 -Y S $end
$var wire 1 6Y InpA $end
$var wire 1 7Y InpB $end
$var wire 1 oY notS $end
$var wire 1 pY nand1 $end
$var wire 1 qY nand2 $end
$var wire 1 rY inputA $end
$var wire 1 sY inputB $end
$var wire 1 tY final_not $end

$scope module S_not $end
$var wire 1 oY out $end
$var wire 1 -Y in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pY out $end
$var wire 1 oY in1 $end
$var wire 1 6Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rY out $end
$var wire 1 pY in1 $end
$var wire 1 pY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qY out $end
$var wire 1 -Y in1 $end
$var wire 1 7Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sY out $end
$var wire 1 qY in1 $end
$var wire 1 qY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tY out $end
$var wire 1 rY in1 $end
$var wire 1 sY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jV out $end
$var wire 1 tY in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 iV Out $end
$var wire 1 -Y S $end
$var wire 1 8Y InpA $end
$var wire 1 9Y InpB $end
$var wire 1 uY notS $end
$var wire 1 vY nand1 $end
$var wire 1 wY nand2 $end
$var wire 1 xY inputA $end
$var wire 1 yY inputB $end
$var wire 1 zY final_not $end

$scope module S_not $end
$var wire 1 uY out $end
$var wire 1 -Y in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vY out $end
$var wire 1 uY in1 $end
$var wire 1 8Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xY out $end
$var wire 1 vY in1 $end
$var wire 1 vY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wY out $end
$var wire 1 -Y in1 $end
$var wire 1 9Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yY out $end
$var wire 1 wY in1 $end
$var wire 1 wY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zY out $end
$var wire 1 xY in1 $end
$var wire 1 yY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iV out $end
$var wire 1 zY in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 hV Out $end
$var wire 1 -Y S $end
$var wire 1 :Y InpA $end
$var wire 1 ;Y InpB $end
$var wire 1 {Y notS $end
$var wire 1 |Y nand1 $end
$var wire 1 }Y nand2 $end
$var wire 1 ~Y inputA $end
$var wire 1 !Z inputB $end
$var wire 1 "Z final_not $end

$scope module S_not $end
$var wire 1 {Y out $end
$var wire 1 -Y in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |Y out $end
$var wire 1 {Y in1 $end
$var wire 1 :Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~Y out $end
$var wire 1 |Y in1 $end
$var wire 1 |Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }Y out $end
$var wire 1 -Y in1 $end
$var wire 1 ;Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !Z out $end
$var wire 1 }Y in1 $end
$var wire 1 }Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "Z out $end
$var wire 1 ~Y in1 $end
$var wire 1 !Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hV out $end
$var wire 1 "Z in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 gV Out $end
$var wire 1 -Y S $end
$var wire 1 <Y InpA $end
$var wire 1 >Y InpB $end
$var wire 1 #Z notS $end
$var wire 1 $Z nand1 $end
$var wire 1 %Z nand2 $end
$var wire 1 &Z inputA $end
$var wire 1 'Z inputB $end
$var wire 1 (Z final_not $end

$scope module S_not $end
$var wire 1 #Z out $end
$var wire 1 -Y in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $Z out $end
$var wire 1 #Z in1 $end
$var wire 1 <Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &Z out $end
$var wire 1 $Z in1 $end
$var wire 1 $Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %Z out $end
$var wire 1 -Y in1 $end
$var wire 1 >Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'Z out $end
$var wire 1 %Z in1 $end
$var wire 1 %Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (Z out $end
$var wire 1 &Z in1 $end
$var wire 1 'Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gV out $end
$var wire 1 (Z in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 cV Out [3] $end
$var wire 1 dV Out [2] $end
$var wire 1 eV Out [1] $end
$var wire 1 fV Out [0] $end
$var wire 1 )Z S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 b3 InpA [3] $end
$var wire 1 c3 InpA [2] $end
$var wire 1 d3 InpA [1] $end
$var wire 1 e3 InpA [0] $end
$var wire 1 b3 InpB [3] $end
$var wire 1 b3 InpB [2] $end
$var wire 1 c3 InpB [1] $end
$var wire 1 d3 InpB [0] $end
$var wire 1 *Z InpC [3] $end
$var wire 1 +Z InpC [2] $end
$var wire 1 ,Z InpC [1] $end
$var wire 1 -Z InpC [0] $end
$var wire 1 .Z InpD [3] $end
$var wire 1 /Z InpD [2] $end
$var wire 1 0Z InpD [1] $end
$var wire 1 1Z InpD [0] $end
$var wire 1 2Z stage1_1_bit0 $end
$var wire 1 3Z stage1_2_bit0 $end
$var wire 1 4Z stage1_1_bit1 $end
$var wire 1 5Z stage1_2_bit1 $end
$var wire 1 6Z stage1_1_bit2 $end
$var wire 1 7Z stage1_2_bit2 $end
$var wire 1 8Z stage1_1_bit3 $end
$var wire 1 9Z stage1_2_bit4 $end
$var wire 1 :Z stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 2Z Out $end
$var wire 1 #4 S $end
$var wire 1 e3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 ;Z notS $end
$var wire 1 <Z nand1 $end
$var wire 1 =Z nand2 $end
$var wire 1 >Z inputA $end
$var wire 1 ?Z inputB $end
$var wire 1 @Z final_not $end

$scope module S_not $end
$var wire 1 ;Z out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <Z out $end
$var wire 1 ;Z in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >Z out $end
$var wire 1 <Z in1 $end
$var wire 1 <Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =Z out $end
$var wire 1 #4 in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?Z out $end
$var wire 1 =Z in1 $end
$var wire 1 =Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @Z out $end
$var wire 1 >Z in1 $end
$var wire 1 ?Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2Z out $end
$var wire 1 @Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 4Z Out $end
$var wire 1 #4 S $end
$var wire 1 d3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 AZ notS $end
$var wire 1 BZ nand1 $end
$var wire 1 CZ nand2 $end
$var wire 1 DZ inputA $end
$var wire 1 EZ inputB $end
$var wire 1 FZ final_not $end

$scope module S_not $end
$var wire 1 AZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BZ out $end
$var wire 1 AZ in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DZ out $end
$var wire 1 BZ in1 $end
$var wire 1 BZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CZ out $end
$var wire 1 #4 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EZ out $end
$var wire 1 CZ in1 $end
$var wire 1 CZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FZ out $end
$var wire 1 DZ in1 $end
$var wire 1 EZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4Z out $end
$var wire 1 FZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 6Z Out $end
$var wire 1 #4 S $end
$var wire 1 c3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 GZ notS $end
$var wire 1 HZ nand1 $end
$var wire 1 IZ nand2 $end
$var wire 1 JZ inputA $end
$var wire 1 KZ inputB $end
$var wire 1 LZ final_not $end

$scope module S_not $end
$var wire 1 GZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HZ out $end
$var wire 1 GZ in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JZ out $end
$var wire 1 HZ in1 $end
$var wire 1 HZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IZ out $end
$var wire 1 #4 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KZ out $end
$var wire 1 IZ in1 $end
$var wire 1 IZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LZ out $end
$var wire 1 JZ in1 $end
$var wire 1 KZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6Z out $end
$var wire 1 LZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 8Z Out $end
$var wire 1 #4 S $end
$var wire 1 b3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 MZ notS $end
$var wire 1 NZ nand1 $end
$var wire 1 OZ nand2 $end
$var wire 1 PZ inputA $end
$var wire 1 QZ inputB $end
$var wire 1 RZ final_not $end

$scope module S_not $end
$var wire 1 MZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NZ out $end
$var wire 1 MZ in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PZ out $end
$var wire 1 NZ in1 $end
$var wire 1 NZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OZ out $end
$var wire 1 #4 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QZ out $end
$var wire 1 OZ in1 $end
$var wire 1 OZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RZ out $end
$var wire 1 PZ in1 $end
$var wire 1 QZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8Z out $end
$var wire 1 RZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 3Z Out $end
$var wire 1 #4 S $end
$var wire 1 -Z InpA $end
$var wire 1 1Z InpB $end
$var wire 1 SZ notS $end
$var wire 1 TZ nand1 $end
$var wire 1 UZ nand2 $end
$var wire 1 VZ inputA $end
$var wire 1 WZ inputB $end
$var wire 1 XZ final_not $end

$scope module S_not $end
$var wire 1 SZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TZ out $end
$var wire 1 SZ in1 $end
$var wire 1 -Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VZ out $end
$var wire 1 TZ in1 $end
$var wire 1 TZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UZ out $end
$var wire 1 #4 in1 $end
$var wire 1 1Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WZ out $end
$var wire 1 UZ in1 $end
$var wire 1 UZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XZ out $end
$var wire 1 VZ in1 $end
$var wire 1 WZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3Z out $end
$var wire 1 XZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 5Z Out $end
$var wire 1 #4 S $end
$var wire 1 ,Z InpA $end
$var wire 1 0Z InpB $end
$var wire 1 YZ notS $end
$var wire 1 ZZ nand1 $end
$var wire 1 [Z nand2 $end
$var wire 1 \Z inputA $end
$var wire 1 ]Z inputB $end
$var wire 1 ^Z final_not $end

$scope module S_not $end
$var wire 1 YZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZZ out $end
$var wire 1 YZ in1 $end
$var wire 1 ,Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \Z out $end
$var wire 1 ZZ in1 $end
$var wire 1 ZZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [Z out $end
$var wire 1 #4 in1 $end
$var wire 1 0Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]Z out $end
$var wire 1 [Z in1 $end
$var wire 1 [Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^Z out $end
$var wire 1 \Z in1 $end
$var wire 1 ]Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5Z out $end
$var wire 1 ^Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 7Z Out $end
$var wire 1 #4 S $end
$var wire 1 +Z InpA $end
$var wire 1 /Z InpB $end
$var wire 1 _Z notS $end
$var wire 1 `Z nand1 $end
$var wire 1 aZ nand2 $end
$var wire 1 bZ inputA $end
$var wire 1 cZ inputB $end
$var wire 1 dZ final_not $end

$scope module S_not $end
$var wire 1 _Z out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `Z out $end
$var wire 1 _Z in1 $end
$var wire 1 +Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bZ out $end
$var wire 1 `Z in1 $end
$var wire 1 `Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aZ out $end
$var wire 1 #4 in1 $end
$var wire 1 /Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cZ out $end
$var wire 1 aZ in1 $end
$var wire 1 aZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dZ out $end
$var wire 1 bZ in1 $end
$var wire 1 cZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7Z out $end
$var wire 1 dZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 :Z Out $end
$var wire 1 #4 S $end
$var wire 1 *Z InpA $end
$var wire 1 .Z InpB $end
$var wire 1 eZ notS $end
$var wire 1 fZ nand1 $end
$var wire 1 gZ nand2 $end
$var wire 1 hZ inputA $end
$var wire 1 iZ inputB $end
$var wire 1 jZ final_not $end

$scope module S_not $end
$var wire 1 eZ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fZ out $end
$var wire 1 eZ in1 $end
$var wire 1 *Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hZ out $end
$var wire 1 fZ in1 $end
$var wire 1 fZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gZ out $end
$var wire 1 #4 in1 $end
$var wire 1 .Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iZ out $end
$var wire 1 gZ in1 $end
$var wire 1 gZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jZ out $end
$var wire 1 hZ in1 $end
$var wire 1 iZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :Z out $end
$var wire 1 jZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 fV Out $end
$var wire 1 )Z S $end
$var wire 1 2Z InpA $end
$var wire 1 3Z InpB $end
$var wire 1 kZ notS $end
$var wire 1 lZ nand1 $end
$var wire 1 mZ nand2 $end
$var wire 1 nZ inputA $end
$var wire 1 oZ inputB $end
$var wire 1 pZ final_not $end

$scope module S_not $end
$var wire 1 kZ out $end
$var wire 1 )Z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lZ out $end
$var wire 1 kZ in1 $end
$var wire 1 2Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nZ out $end
$var wire 1 lZ in1 $end
$var wire 1 lZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mZ out $end
$var wire 1 )Z in1 $end
$var wire 1 3Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oZ out $end
$var wire 1 mZ in1 $end
$var wire 1 mZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pZ out $end
$var wire 1 nZ in1 $end
$var wire 1 oZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fV out $end
$var wire 1 pZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 eV Out $end
$var wire 1 )Z S $end
$var wire 1 4Z InpA $end
$var wire 1 5Z InpB $end
$var wire 1 qZ notS $end
$var wire 1 rZ nand1 $end
$var wire 1 sZ nand2 $end
$var wire 1 tZ inputA $end
$var wire 1 uZ inputB $end
$var wire 1 vZ final_not $end

$scope module S_not $end
$var wire 1 qZ out $end
$var wire 1 )Z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rZ out $end
$var wire 1 qZ in1 $end
$var wire 1 4Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tZ out $end
$var wire 1 rZ in1 $end
$var wire 1 rZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sZ out $end
$var wire 1 )Z in1 $end
$var wire 1 5Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uZ out $end
$var wire 1 sZ in1 $end
$var wire 1 sZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vZ out $end
$var wire 1 tZ in1 $end
$var wire 1 uZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eV out $end
$var wire 1 vZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 dV Out $end
$var wire 1 )Z S $end
$var wire 1 6Z InpA $end
$var wire 1 7Z InpB $end
$var wire 1 wZ notS $end
$var wire 1 xZ nand1 $end
$var wire 1 yZ nand2 $end
$var wire 1 zZ inputA $end
$var wire 1 {Z inputB $end
$var wire 1 |Z final_not $end

$scope module S_not $end
$var wire 1 wZ out $end
$var wire 1 )Z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xZ out $end
$var wire 1 wZ in1 $end
$var wire 1 6Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zZ out $end
$var wire 1 xZ in1 $end
$var wire 1 xZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yZ out $end
$var wire 1 )Z in1 $end
$var wire 1 7Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {Z out $end
$var wire 1 yZ in1 $end
$var wire 1 yZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |Z out $end
$var wire 1 zZ in1 $end
$var wire 1 {Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dV out $end
$var wire 1 |Z in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 cV Out $end
$var wire 1 )Z S $end
$var wire 1 8Z InpA $end
$var wire 1 :Z InpB $end
$var wire 1 }Z notS $end
$var wire 1 ~Z nand1 $end
$var wire 1 ![ nand2 $end
$var wire 1 "[ inputA $end
$var wire 1 #[ inputB $end
$var wire 1 $[ final_not $end

$scope module S_not $end
$var wire 1 }Z out $end
$var wire 1 )Z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~Z out $end
$var wire 1 }Z in1 $end
$var wire 1 8Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "[ out $end
$var wire 1 ~Z in1 $end
$var wire 1 ~Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ![ out $end
$var wire 1 )Z in1 $end
$var wire 1 :Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #[ out $end
$var wire 1 ![ in1 $end
$var wire 1 ![ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $[ out $end
$var wire 1 "[ in1 $end
$var wire 1 #[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cV out $end
$var wire 1 $[ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 !W Out [3] $end
$var wire 1 "W Out [2] $end
$var wire 1 #W Out [1] $end
$var wire 1 $W Out [0] $end
$var wire 1 %[ S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 oV InpA [3] $end
$var wire 1 pV InpA [2] $end
$var wire 1 qV InpA [1] $end
$var wire 1 rV InpA [0] $end
$var wire 1 mV InpB [3] $end
$var wire 1 nV InpB [2] $end
$var wire 1 oV InpB [1] $end
$var wire 1 pV InpB [0] $end
$var wire 1 &[ InpC [3] $end
$var wire 1 '[ InpC [2] $end
$var wire 1 ([ InpC [1] $end
$var wire 1 )[ InpC [0] $end
$var wire 1 *[ InpD [3] $end
$var wire 1 +[ InpD [2] $end
$var wire 1 ,[ InpD [1] $end
$var wire 1 -[ InpD [0] $end
$var wire 1 .[ stage1_1_bit0 $end
$var wire 1 /[ stage1_2_bit0 $end
$var wire 1 0[ stage1_1_bit1 $end
$var wire 1 1[ stage1_2_bit1 $end
$var wire 1 2[ stage1_1_bit2 $end
$var wire 1 3[ stage1_2_bit2 $end
$var wire 1 4[ stage1_1_bit3 $end
$var wire 1 5[ stage1_2_bit4 $end
$var wire 1 6[ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 .[ Out $end
$var wire 1 "4 S $end
$var wire 1 rV InpA $end
$var wire 1 pV InpB $end
$var wire 1 7[ notS $end
$var wire 1 8[ nand1 $end
$var wire 1 9[ nand2 $end
$var wire 1 :[ inputA $end
$var wire 1 ;[ inputB $end
$var wire 1 <[ final_not $end

$scope module S_not $end
$var wire 1 7[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8[ out $end
$var wire 1 7[ in1 $end
$var wire 1 rV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :[ out $end
$var wire 1 8[ in1 $end
$var wire 1 8[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9[ out $end
$var wire 1 "4 in1 $end
$var wire 1 pV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;[ out $end
$var wire 1 9[ in1 $end
$var wire 1 9[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <[ out $end
$var wire 1 :[ in1 $end
$var wire 1 ;[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .[ out $end
$var wire 1 <[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 0[ Out $end
$var wire 1 "4 S $end
$var wire 1 qV InpA $end
$var wire 1 oV InpB $end
$var wire 1 =[ notS $end
$var wire 1 >[ nand1 $end
$var wire 1 ?[ nand2 $end
$var wire 1 @[ inputA $end
$var wire 1 A[ inputB $end
$var wire 1 B[ final_not $end

$scope module S_not $end
$var wire 1 =[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >[ out $end
$var wire 1 =[ in1 $end
$var wire 1 qV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @[ out $end
$var wire 1 >[ in1 $end
$var wire 1 >[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?[ out $end
$var wire 1 "4 in1 $end
$var wire 1 oV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A[ out $end
$var wire 1 ?[ in1 $end
$var wire 1 ?[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B[ out $end
$var wire 1 @[ in1 $end
$var wire 1 A[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0[ out $end
$var wire 1 B[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 2[ Out $end
$var wire 1 "4 S $end
$var wire 1 pV InpA $end
$var wire 1 nV InpB $end
$var wire 1 C[ notS $end
$var wire 1 D[ nand1 $end
$var wire 1 E[ nand2 $end
$var wire 1 F[ inputA $end
$var wire 1 G[ inputB $end
$var wire 1 H[ final_not $end

$scope module S_not $end
$var wire 1 C[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D[ out $end
$var wire 1 C[ in1 $end
$var wire 1 pV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F[ out $end
$var wire 1 D[ in1 $end
$var wire 1 D[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E[ out $end
$var wire 1 "4 in1 $end
$var wire 1 nV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G[ out $end
$var wire 1 E[ in1 $end
$var wire 1 E[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H[ out $end
$var wire 1 F[ in1 $end
$var wire 1 G[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2[ out $end
$var wire 1 H[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 4[ Out $end
$var wire 1 "4 S $end
$var wire 1 oV InpA $end
$var wire 1 mV InpB $end
$var wire 1 I[ notS $end
$var wire 1 J[ nand1 $end
$var wire 1 K[ nand2 $end
$var wire 1 L[ inputA $end
$var wire 1 M[ inputB $end
$var wire 1 N[ final_not $end

$scope module S_not $end
$var wire 1 I[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J[ out $end
$var wire 1 I[ in1 $end
$var wire 1 oV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L[ out $end
$var wire 1 J[ in1 $end
$var wire 1 J[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K[ out $end
$var wire 1 "4 in1 $end
$var wire 1 mV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M[ out $end
$var wire 1 K[ in1 $end
$var wire 1 K[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N[ out $end
$var wire 1 L[ in1 $end
$var wire 1 M[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4[ out $end
$var wire 1 N[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 /[ Out $end
$var wire 1 "4 S $end
$var wire 1 )[ InpA $end
$var wire 1 -[ InpB $end
$var wire 1 O[ notS $end
$var wire 1 P[ nand1 $end
$var wire 1 Q[ nand2 $end
$var wire 1 R[ inputA $end
$var wire 1 S[ inputB $end
$var wire 1 T[ final_not $end

$scope module S_not $end
$var wire 1 O[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P[ out $end
$var wire 1 O[ in1 $end
$var wire 1 )[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R[ out $end
$var wire 1 P[ in1 $end
$var wire 1 P[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q[ out $end
$var wire 1 "4 in1 $end
$var wire 1 -[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S[ out $end
$var wire 1 Q[ in1 $end
$var wire 1 Q[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T[ out $end
$var wire 1 R[ in1 $end
$var wire 1 S[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /[ out $end
$var wire 1 T[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 1[ Out $end
$var wire 1 "4 S $end
$var wire 1 ([ InpA $end
$var wire 1 ,[ InpB $end
$var wire 1 U[ notS $end
$var wire 1 V[ nand1 $end
$var wire 1 W[ nand2 $end
$var wire 1 X[ inputA $end
$var wire 1 Y[ inputB $end
$var wire 1 Z[ final_not $end

$scope module S_not $end
$var wire 1 U[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V[ out $end
$var wire 1 U[ in1 $end
$var wire 1 ([ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X[ out $end
$var wire 1 V[ in1 $end
$var wire 1 V[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W[ out $end
$var wire 1 "4 in1 $end
$var wire 1 ,[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y[ out $end
$var wire 1 W[ in1 $end
$var wire 1 W[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z[ out $end
$var wire 1 X[ in1 $end
$var wire 1 Y[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1[ out $end
$var wire 1 Z[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 3[ Out $end
$var wire 1 "4 S $end
$var wire 1 '[ InpA $end
$var wire 1 +[ InpB $end
$var wire 1 [[ notS $end
$var wire 1 \[ nand1 $end
$var wire 1 ][ nand2 $end
$var wire 1 ^[ inputA $end
$var wire 1 _[ inputB $end
$var wire 1 `[ final_not $end

$scope module S_not $end
$var wire 1 [[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \[ out $end
$var wire 1 [[ in1 $end
$var wire 1 '[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^[ out $end
$var wire 1 \[ in1 $end
$var wire 1 \[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ][ out $end
$var wire 1 "4 in1 $end
$var wire 1 +[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _[ out $end
$var wire 1 ][ in1 $end
$var wire 1 ][ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `[ out $end
$var wire 1 ^[ in1 $end
$var wire 1 _[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3[ out $end
$var wire 1 `[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 6[ Out $end
$var wire 1 "4 S $end
$var wire 1 &[ InpA $end
$var wire 1 *[ InpB $end
$var wire 1 a[ notS $end
$var wire 1 b[ nand1 $end
$var wire 1 c[ nand2 $end
$var wire 1 d[ inputA $end
$var wire 1 e[ inputB $end
$var wire 1 f[ final_not $end

$scope module S_not $end
$var wire 1 a[ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b[ out $end
$var wire 1 a[ in1 $end
$var wire 1 &[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d[ out $end
$var wire 1 b[ in1 $end
$var wire 1 b[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c[ out $end
$var wire 1 "4 in1 $end
$var wire 1 *[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e[ out $end
$var wire 1 c[ in1 $end
$var wire 1 c[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f[ out $end
$var wire 1 d[ in1 $end
$var wire 1 e[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6[ out $end
$var wire 1 f[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 $W Out $end
$var wire 1 %[ S $end
$var wire 1 .[ InpA $end
$var wire 1 /[ InpB $end
$var wire 1 g[ notS $end
$var wire 1 h[ nand1 $end
$var wire 1 i[ nand2 $end
$var wire 1 j[ inputA $end
$var wire 1 k[ inputB $end
$var wire 1 l[ final_not $end

$scope module S_not $end
$var wire 1 g[ out $end
$var wire 1 %[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h[ out $end
$var wire 1 g[ in1 $end
$var wire 1 .[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j[ out $end
$var wire 1 h[ in1 $end
$var wire 1 h[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i[ out $end
$var wire 1 %[ in1 $end
$var wire 1 /[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k[ out $end
$var wire 1 i[ in1 $end
$var wire 1 i[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l[ out $end
$var wire 1 j[ in1 $end
$var wire 1 k[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $W out $end
$var wire 1 l[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 #W Out $end
$var wire 1 %[ S $end
$var wire 1 0[ InpA $end
$var wire 1 1[ InpB $end
$var wire 1 m[ notS $end
$var wire 1 n[ nand1 $end
$var wire 1 o[ nand2 $end
$var wire 1 p[ inputA $end
$var wire 1 q[ inputB $end
$var wire 1 r[ final_not $end

$scope module S_not $end
$var wire 1 m[ out $end
$var wire 1 %[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n[ out $end
$var wire 1 m[ in1 $end
$var wire 1 0[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p[ out $end
$var wire 1 n[ in1 $end
$var wire 1 n[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o[ out $end
$var wire 1 %[ in1 $end
$var wire 1 1[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q[ out $end
$var wire 1 o[ in1 $end
$var wire 1 o[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r[ out $end
$var wire 1 p[ in1 $end
$var wire 1 q[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #W out $end
$var wire 1 r[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 "W Out $end
$var wire 1 %[ S $end
$var wire 1 2[ InpA $end
$var wire 1 3[ InpB $end
$var wire 1 s[ notS $end
$var wire 1 t[ nand1 $end
$var wire 1 u[ nand2 $end
$var wire 1 v[ inputA $end
$var wire 1 w[ inputB $end
$var wire 1 x[ final_not $end

$scope module S_not $end
$var wire 1 s[ out $end
$var wire 1 %[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t[ out $end
$var wire 1 s[ in1 $end
$var wire 1 2[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v[ out $end
$var wire 1 t[ in1 $end
$var wire 1 t[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u[ out $end
$var wire 1 %[ in1 $end
$var wire 1 3[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w[ out $end
$var wire 1 u[ in1 $end
$var wire 1 u[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x[ out $end
$var wire 1 v[ in1 $end
$var wire 1 w[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "W out $end
$var wire 1 x[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 !W Out $end
$var wire 1 %[ S $end
$var wire 1 4[ InpA $end
$var wire 1 6[ InpB $end
$var wire 1 y[ notS $end
$var wire 1 z[ nand1 $end
$var wire 1 {[ nand2 $end
$var wire 1 |[ inputA $end
$var wire 1 }[ inputB $end
$var wire 1 ~[ final_not $end

$scope module S_not $end
$var wire 1 y[ out $end
$var wire 1 %[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z[ out $end
$var wire 1 y[ in1 $end
$var wire 1 4[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |[ out $end
$var wire 1 z[ in1 $end
$var wire 1 z[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {[ out $end
$var wire 1 %[ in1 $end
$var wire 1 6[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }[ out $end
$var wire 1 {[ in1 $end
$var wire 1 {[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~[ out $end
$var wire 1 |[ in1 $end
$var wire 1 }[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !W out $end
$var wire 1 ~[ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 {V Out [3] $end
$var wire 1 |V Out [2] $end
$var wire 1 }V Out [1] $end
$var wire 1 ~V Out [0] $end
$var wire 1 !\ S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 kV InpA [3] $end
$var wire 1 lV InpA [2] $end
$var wire 1 mV InpA [1] $end
$var wire 1 nV InpA [0] $end
$var wire 1 iV InpB [3] $end
$var wire 1 jV InpB [2] $end
$var wire 1 kV InpB [1] $end
$var wire 1 lV InpB [0] $end
$var wire 1 "\ InpC [3] $end
$var wire 1 #\ InpC [2] $end
$var wire 1 $\ InpC [1] $end
$var wire 1 %\ InpC [0] $end
$var wire 1 &\ InpD [3] $end
$var wire 1 '\ InpD [2] $end
$var wire 1 (\ InpD [1] $end
$var wire 1 )\ InpD [0] $end
$var wire 1 *\ stage1_1_bit0 $end
$var wire 1 +\ stage1_2_bit0 $end
$var wire 1 ,\ stage1_1_bit1 $end
$var wire 1 -\ stage1_2_bit1 $end
$var wire 1 .\ stage1_1_bit2 $end
$var wire 1 /\ stage1_2_bit2 $end
$var wire 1 0\ stage1_1_bit3 $end
$var wire 1 1\ stage1_2_bit4 $end
$var wire 1 2\ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 *\ Out $end
$var wire 1 "4 S $end
$var wire 1 nV InpA $end
$var wire 1 lV InpB $end
$var wire 1 3\ notS $end
$var wire 1 4\ nand1 $end
$var wire 1 5\ nand2 $end
$var wire 1 6\ inputA $end
$var wire 1 7\ inputB $end
$var wire 1 8\ final_not $end

$scope module S_not $end
$var wire 1 3\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4\ out $end
$var wire 1 3\ in1 $end
$var wire 1 nV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6\ out $end
$var wire 1 4\ in1 $end
$var wire 1 4\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5\ out $end
$var wire 1 "4 in1 $end
$var wire 1 lV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7\ out $end
$var wire 1 5\ in1 $end
$var wire 1 5\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8\ out $end
$var wire 1 6\ in1 $end
$var wire 1 7\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *\ out $end
$var wire 1 8\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ,\ Out $end
$var wire 1 "4 S $end
$var wire 1 mV InpA $end
$var wire 1 kV InpB $end
$var wire 1 9\ notS $end
$var wire 1 :\ nand1 $end
$var wire 1 ;\ nand2 $end
$var wire 1 <\ inputA $end
$var wire 1 =\ inputB $end
$var wire 1 >\ final_not $end

$scope module S_not $end
$var wire 1 9\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :\ out $end
$var wire 1 9\ in1 $end
$var wire 1 mV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <\ out $end
$var wire 1 :\ in1 $end
$var wire 1 :\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;\ out $end
$var wire 1 "4 in1 $end
$var wire 1 kV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =\ out $end
$var wire 1 ;\ in1 $end
$var wire 1 ;\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >\ out $end
$var wire 1 <\ in1 $end
$var wire 1 =\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,\ out $end
$var wire 1 >\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 .\ Out $end
$var wire 1 "4 S $end
$var wire 1 lV InpA $end
$var wire 1 jV InpB $end
$var wire 1 ?\ notS $end
$var wire 1 @\ nand1 $end
$var wire 1 A\ nand2 $end
$var wire 1 B\ inputA $end
$var wire 1 C\ inputB $end
$var wire 1 D\ final_not $end

$scope module S_not $end
$var wire 1 ?\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @\ out $end
$var wire 1 ?\ in1 $end
$var wire 1 lV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B\ out $end
$var wire 1 @\ in1 $end
$var wire 1 @\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A\ out $end
$var wire 1 "4 in1 $end
$var wire 1 jV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C\ out $end
$var wire 1 A\ in1 $end
$var wire 1 A\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D\ out $end
$var wire 1 B\ in1 $end
$var wire 1 C\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .\ out $end
$var wire 1 D\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 0\ Out $end
$var wire 1 "4 S $end
$var wire 1 kV InpA $end
$var wire 1 iV InpB $end
$var wire 1 E\ notS $end
$var wire 1 F\ nand1 $end
$var wire 1 G\ nand2 $end
$var wire 1 H\ inputA $end
$var wire 1 I\ inputB $end
$var wire 1 J\ final_not $end

$scope module S_not $end
$var wire 1 E\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F\ out $end
$var wire 1 E\ in1 $end
$var wire 1 kV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H\ out $end
$var wire 1 F\ in1 $end
$var wire 1 F\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G\ out $end
$var wire 1 "4 in1 $end
$var wire 1 iV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I\ out $end
$var wire 1 G\ in1 $end
$var wire 1 G\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J\ out $end
$var wire 1 H\ in1 $end
$var wire 1 I\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0\ out $end
$var wire 1 J\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 +\ Out $end
$var wire 1 "4 S $end
$var wire 1 %\ InpA $end
$var wire 1 )\ InpB $end
$var wire 1 K\ notS $end
$var wire 1 L\ nand1 $end
$var wire 1 M\ nand2 $end
$var wire 1 N\ inputA $end
$var wire 1 O\ inputB $end
$var wire 1 P\ final_not $end

$scope module S_not $end
$var wire 1 K\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L\ out $end
$var wire 1 K\ in1 $end
$var wire 1 %\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N\ out $end
$var wire 1 L\ in1 $end
$var wire 1 L\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M\ out $end
$var wire 1 "4 in1 $end
$var wire 1 )\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O\ out $end
$var wire 1 M\ in1 $end
$var wire 1 M\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P\ out $end
$var wire 1 N\ in1 $end
$var wire 1 O\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +\ out $end
$var wire 1 P\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 -\ Out $end
$var wire 1 "4 S $end
$var wire 1 $\ InpA $end
$var wire 1 (\ InpB $end
$var wire 1 Q\ notS $end
$var wire 1 R\ nand1 $end
$var wire 1 S\ nand2 $end
$var wire 1 T\ inputA $end
$var wire 1 U\ inputB $end
$var wire 1 V\ final_not $end

$scope module S_not $end
$var wire 1 Q\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R\ out $end
$var wire 1 Q\ in1 $end
$var wire 1 $\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T\ out $end
$var wire 1 R\ in1 $end
$var wire 1 R\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S\ out $end
$var wire 1 "4 in1 $end
$var wire 1 (\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U\ out $end
$var wire 1 S\ in1 $end
$var wire 1 S\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V\ out $end
$var wire 1 T\ in1 $end
$var wire 1 U\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -\ out $end
$var wire 1 V\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 /\ Out $end
$var wire 1 "4 S $end
$var wire 1 #\ InpA $end
$var wire 1 '\ InpB $end
$var wire 1 W\ notS $end
$var wire 1 X\ nand1 $end
$var wire 1 Y\ nand2 $end
$var wire 1 Z\ inputA $end
$var wire 1 [\ inputB $end
$var wire 1 \\ final_not $end

$scope module S_not $end
$var wire 1 W\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X\ out $end
$var wire 1 W\ in1 $end
$var wire 1 #\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z\ out $end
$var wire 1 X\ in1 $end
$var wire 1 X\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y\ out $end
$var wire 1 "4 in1 $end
$var wire 1 '\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [\ out $end
$var wire 1 Y\ in1 $end
$var wire 1 Y\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \\ out $end
$var wire 1 Z\ in1 $end
$var wire 1 [\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /\ out $end
$var wire 1 \\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 2\ Out $end
$var wire 1 "4 S $end
$var wire 1 "\ InpA $end
$var wire 1 &\ InpB $end
$var wire 1 ]\ notS $end
$var wire 1 ^\ nand1 $end
$var wire 1 _\ nand2 $end
$var wire 1 `\ inputA $end
$var wire 1 a\ inputB $end
$var wire 1 b\ final_not $end

$scope module S_not $end
$var wire 1 ]\ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^\ out $end
$var wire 1 ]\ in1 $end
$var wire 1 "\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `\ out $end
$var wire 1 ^\ in1 $end
$var wire 1 ^\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _\ out $end
$var wire 1 "4 in1 $end
$var wire 1 &\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a\ out $end
$var wire 1 _\ in1 $end
$var wire 1 _\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b\ out $end
$var wire 1 `\ in1 $end
$var wire 1 a\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2\ out $end
$var wire 1 b\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ~V Out $end
$var wire 1 !\ S $end
$var wire 1 *\ InpA $end
$var wire 1 +\ InpB $end
$var wire 1 c\ notS $end
$var wire 1 d\ nand1 $end
$var wire 1 e\ nand2 $end
$var wire 1 f\ inputA $end
$var wire 1 g\ inputB $end
$var wire 1 h\ final_not $end

$scope module S_not $end
$var wire 1 c\ out $end
$var wire 1 !\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d\ out $end
$var wire 1 c\ in1 $end
$var wire 1 *\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f\ out $end
$var wire 1 d\ in1 $end
$var wire 1 d\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e\ out $end
$var wire 1 !\ in1 $end
$var wire 1 +\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g\ out $end
$var wire 1 e\ in1 $end
$var wire 1 e\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h\ out $end
$var wire 1 f\ in1 $end
$var wire 1 g\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~V out $end
$var wire 1 h\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 }V Out $end
$var wire 1 !\ S $end
$var wire 1 ,\ InpA $end
$var wire 1 -\ InpB $end
$var wire 1 i\ notS $end
$var wire 1 j\ nand1 $end
$var wire 1 k\ nand2 $end
$var wire 1 l\ inputA $end
$var wire 1 m\ inputB $end
$var wire 1 n\ final_not $end

$scope module S_not $end
$var wire 1 i\ out $end
$var wire 1 !\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j\ out $end
$var wire 1 i\ in1 $end
$var wire 1 ,\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l\ out $end
$var wire 1 j\ in1 $end
$var wire 1 j\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k\ out $end
$var wire 1 !\ in1 $end
$var wire 1 -\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m\ out $end
$var wire 1 k\ in1 $end
$var wire 1 k\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n\ out $end
$var wire 1 l\ in1 $end
$var wire 1 m\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }V out $end
$var wire 1 n\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 |V Out $end
$var wire 1 !\ S $end
$var wire 1 .\ InpA $end
$var wire 1 /\ InpB $end
$var wire 1 o\ notS $end
$var wire 1 p\ nand1 $end
$var wire 1 q\ nand2 $end
$var wire 1 r\ inputA $end
$var wire 1 s\ inputB $end
$var wire 1 t\ final_not $end

$scope module S_not $end
$var wire 1 o\ out $end
$var wire 1 !\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p\ out $end
$var wire 1 o\ in1 $end
$var wire 1 .\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r\ out $end
$var wire 1 p\ in1 $end
$var wire 1 p\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q\ out $end
$var wire 1 !\ in1 $end
$var wire 1 /\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s\ out $end
$var wire 1 q\ in1 $end
$var wire 1 q\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t\ out $end
$var wire 1 r\ in1 $end
$var wire 1 s\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |V out $end
$var wire 1 t\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 {V Out $end
$var wire 1 !\ S $end
$var wire 1 0\ InpA $end
$var wire 1 2\ InpB $end
$var wire 1 u\ notS $end
$var wire 1 v\ nand1 $end
$var wire 1 w\ nand2 $end
$var wire 1 x\ inputA $end
$var wire 1 y\ inputB $end
$var wire 1 z\ final_not $end

$scope module S_not $end
$var wire 1 u\ out $end
$var wire 1 !\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v\ out $end
$var wire 1 u\ in1 $end
$var wire 1 0\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x\ out $end
$var wire 1 v\ in1 $end
$var wire 1 v\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w\ out $end
$var wire 1 !\ in1 $end
$var wire 1 2\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y\ out $end
$var wire 1 w\ in1 $end
$var wire 1 w\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z\ out $end
$var wire 1 x\ in1 $end
$var wire 1 y\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {V out $end
$var wire 1 z\ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 wV Out [3] $end
$var wire 1 xV Out [2] $end
$var wire 1 yV Out [1] $end
$var wire 1 zV Out [0] $end
$var wire 1 {\ S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 gV InpA [3] $end
$var wire 1 hV InpA [2] $end
$var wire 1 iV InpA [1] $end
$var wire 1 jV InpA [0] $end
$var wire 1 eV InpB [3] $end
$var wire 1 fV InpB [2] $end
$var wire 1 gV InpB [1] $end
$var wire 1 hV InpB [0] $end
$var wire 1 |\ InpC [3] $end
$var wire 1 }\ InpC [2] $end
$var wire 1 ~\ InpC [1] $end
$var wire 1 !] InpC [0] $end
$var wire 1 "] InpD [3] $end
$var wire 1 #] InpD [2] $end
$var wire 1 $] InpD [1] $end
$var wire 1 %] InpD [0] $end
$var wire 1 &] stage1_1_bit0 $end
$var wire 1 '] stage1_2_bit0 $end
$var wire 1 (] stage1_1_bit1 $end
$var wire 1 )] stage1_2_bit1 $end
$var wire 1 *] stage1_1_bit2 $end
$var wire 1 +] stage1_2_bit2 $end
$var wire 1 ,] stage1_1_bit3 $end
$var wire 1 -] stage1_2_bit4 $end
$var wire 1 .] stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 &] Out $end
$var wire 1 "4 S $end
$var wire 1 jV InpA $end
$var wire 1 hV InpB $end
$var wire 1 /] notS $end
$var wire 1 0] nand1 $end
$var wire 1 1] nand2 $end
$var wire 1 2] inputA $end
$var wire 1 3] inputB $end
$var wire 1 4] final_not $end

$scope module S_not $end
$var wire 1 /] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0] out $end
$var wire 1 /] in1 $end
$var wire 1 jV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2] out $end
$var wire 1 0] in1 $end
$var wire 1 0] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1] out $end
$var wire 1 "4 in1 $end
$var wire 1 hV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3] out $end
$var wire 1 1] in1 $end
$var wire 1 1] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4] out $end
$var wire 1 2] in1 $end
$var wire 1 3] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &] out $end
$var wire 1 4] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 (] Out $end
$var wire 1 "4 S $end
$var wire 1 iV InpA $end
$var wire 1 gV InpB $end
$var wire 1 5] notS $end
$var wire 1 6] nand1 $end
$var wire 1 7] nand2 $end
$var wire 1 8] inputA $end
$var wire 1 9] inputB $end
$var wire 1 :] final_not $end

$scope module S_not $end
$var wire 1 5] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6] out $end
$var wire 1 5] in1 $end
$var wire 1 iV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8] out $end
$var wire 1 6] in1 $end
$var wire 1 6] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7] out $end
$var wire 1 "4 in1 $end
$var wire 1 gV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9] out $end
$var wire 1 7] in1 $end
$var wire 1 7] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :] out $end
$var wire 1 8] in1 $end
$var wire 1 9] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (] out $end
$var wire 1 :] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 *] Out $end
$var wire 1 "4 S $end
$var wire 1 hV InpA $end
$var wire 1 fV InpB $end
$var wire 1 ;] notS $end
$var wire 1 <] nand1 $end
$var wire 1 =] nand2 $end
$var wire 1 >] inputA $end
$var wire 1 ?] inputB $end
$var wire 1 @] final_not $end

$scope module S_not $end
$var wire 1 ;] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <] out $end
$var wire 1 ;] in1 $end
$var wire 1 hV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >] out $end
$var wire 1 <] in1 $end
$var wire 1 <] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =] out $end
$var wire 1 "4 in1 $end
$var wire 1 fV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?] out $end
$var wire 1 =] in1 $end
$var wire 1 =] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @] out $end
$var wire 1 >] in1 $end
$var wire 1 ?] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *] out $end
$var wire 1 @] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ,] Out $end
$var wire 1 "4 S $end
$var wire 1 gV InpA $end
$var wire 1 eV InpB $end
$var wire 1 A] notS $end
$var wire 1 B] nand1 $end
$var wire 1 C] nand2 $end
$var wire 1 D] inputA $end
$var wire 1 E] inputB $end
$var wire 1 F] final_not $end

$scope module S_not $end
$var wire 1 A] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B] out $end
$var wire 1 A] in1 $end
$var wire 1 gV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D] out $end
$var wire 1 B] in1 $end
$var wire 1 B] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C] out $end
$var wire 1 "4 in1 $end
$var wire 1 eV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E] out $end
$var wire 1 C] in1 $end
$var wire 1 C] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F] out $end
$var wire 1 D] in1 $end
$var wire 1 E] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,] out $end
$var wire 1 F] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 '] Out $end
$var wire 1 "4 S $end
$var wire 1 !] InpA $end
$var wire 1 %] InpB $end
$var wire 1 G] notS $end
$var wire 1 H] nand1 $end
$var wire 1 I] nand2 $end
$var wire 1 J] inputA $end
$var wire 1 K] inputB $end
$var wire 1 L] final_not $end

$scope module S_not $end
$var wire 1 G] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H] out $end
$var wire 1 G] in1 $end
$var wire 1 !] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J] out $end
$var wire 1 H] in1 $end
$var wire 1 H] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I] out $end
$var wire 1 "4 in1 $end
$var wire 1 %] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K] out $end
$var wire 1 I] in1 $end
$var wire 1 I] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L] out $end
$var wire 1 J] in1 $end
$var wire 1 K] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '] out $end
$var wire 1 L] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 )] Out $end
$var wire 1 "4 S $end
$var wire 1 ~\ InpA $end
$var wire 1 $] InpB $end
$var wire 1 M] notS $end
$var wire 1 N] nand1 $end
$var wire 1 O] nand2 $end
$var wire 1 P] inputA $end
$var wire 1 Q] inputB $end
$var wire 1 R] final_not $end

$scope module S_not $end
$var wire 1 M] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N] out $end
$var wire 1 M] in1 $end
$var wire 1 ~\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P] out $end
$var wire 1 N] in1 $end
$var wire 1 N] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O] out $end
$var wire 1 "4 in1 $end
$var wire 1 $] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q] out $end
$var wire 1 O] in1 $end
$var wire 1 O] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R] out $end
$var wire 1 P] in1 $end
$var wire 1 Q] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )] out $end
$var wire 1 R] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 +] Out $end
$var wire 1 "4 S $end
$var wire 1 }\ InpA $end
$var wire 1 #] InpB $end
$var wire 1 S] notS $end
$var wire 1 T] nand1 $end
$var wire 1 U] nand2 $end
$var wire 1 V] inputA $end
$var wire 1 W] inputB $end
$var wire 1 X] final_not $end

$scope module S_not $end
$var wire 1 S] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T] out $end
$var wire 1 S] in1 $end
$var wire 1 }\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V] out $end
$var wire 1 T] in1 $end
$var wire 1 T] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U] out $end
$var wire 1 "4 in1 $end
$var wire 1 #] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W] out $end
$var wire 1 U] in1 $end
$var wire 1 U] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X] out $end
$var wire 1 V] in1 $end
$var wire 1 W] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +] out $end
$var wire 1 X] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 .] Out $end
$var wire 1 "4 S $end
$var wire 1 |\ InpA $end
$var wire 1 "] InpB $end
$var wire 1 Y] notS $end
$var wire 1 Z] nand1 $end
$var wire 1 [] nand2 $end
$var wire 1 \] inputA $end
$var wire 1 ]] inputB $end
$var wire 1 ^] final_not $end

$scope module S_not $end
$var wire 1 Y] out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z] out $end
$var wire 1 Y] in1 $end
$var wire 1 |\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \] out $end
$var wire 1 Z] in1 $end
$var wire 1 Z] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [] out $end
$var wire 1 "4 in1 $end
$var wire 1 "] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]] out $end
$var wire 1 [] in1 $end
$var wire 1 [] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^] out $end
$var wire 1 \] in1 $end
$var wire 1 ]] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .] out $end
$var wire 1 ^] in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 zV Out $end
$var wire 1 {\ S $end
$var wire 1 &] InpA $end
$var wire 1 '] InpB $end
$var wire 1 _] notS $end
$var wire 1 `] nand1 $end
$var wire 1 a] nand2 $end
$var wire 1 b] inputA $end
$var wire 1 c] inputB $end
$var wire 1 d] final_not $end

$scope module S_not $end
$var wire 1 _] out $end
$var wire 1 {\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `] out $end
$var wire 1 _] in1 $end
$var wire 1 &] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b] out $end
$var wire 1 `] in1 $end
$var wire 1 `] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a] out $end
$var wire 1 {\ in1 $end
$var wire 1 '] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c] out $end
$var wire 1 a] in1 $end
$var wire 1 a] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d] out $end
$var wire 1 b] in1 $end
$var wire 1 c] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zV out $end
$var wire 1 d] in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 yV Out $end
$var wire 1 {\ S $end
$var wire 1 (] InpA $end
$var wire 1 )] InpB $end
$var wire 1 e] notS $end
$var wire 1 f] nand1 $end
$var wire 1 g] nand2 $end
$var wire 1 h] inputA $end
$var wire 1 i] inputB $end
$var wire 1 j] final_not $end

$scope module S_not $end
$var wire 1 e] out $end
$var wire 1 {\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f] out $end
$var wire 1 e] in1 $end
$var wire 1 (] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h] out $end
$var wire 1 f] in1 $end
$var wire 1 f] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g] out $end
$var wire 1 {\ in1 $end
$var wire 1 )] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i] out $end
$var wire 1 g] in1 $end
$var wire 1 g] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j] out $end
$var wire 1 h] in1 $end
$var wire 1 i] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yV out $end
$var wire 1 j] in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 xV Out $end
$var wire 1 {\ S $end
$var wire 1 *] InpA $end
$var wire 1 +] InpB $end
$var wire 1 k] notS $end
$var wire 1 l] nand1 $end
$var wire 1 m] nand2 $end
$var wire 1 n] inputA $end
$var wire 1 o] inputB $end
$var wire 1 p] final_not $end

$scope module S_not $end
$var wire 1 k] out $end
$var wire 1 {\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l] out $end
$var wire 1 k] in1 $end
$var wire 1 *] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n] out $end
$var wire 1 l] in1 $end
$var wire 1 l] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m] out $end
$var wire 1 {\ in1 $end
$var wire 1 +] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o] out $end
$var wire 1 m] in1 $end
$var wire 1 m] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p] out $end
$var wire 1 n] in1 $end
$var wire 1 o] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xV out $end
$var wire 1 p] in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 wV Out $end
$var wire 1 {\ S $end
$var wire 1 ,] InpA $end
$var wire 1 .] InpB $end
$var wire 1 q] notS $end
$var wire 1 r] nand1 $end
$var wire 1 s] nand2 $end
$var wire 1 t] inputA $end
$var wire 1 u] inputB $end
$var wire 1 v] final_not $end

$scope module S_not $end
$var wire 1 q] out $end
$var wire 1 {\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r] out $end
$var wire 1 q] in1 $end
$var wire 1 ,] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t] out $end
$var wire 1 r] in1 $end
$var wire 1 r] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s] out $end
$var wire 1 {\ in1 $end
$var wire 1 .] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u] out $end
$var wire 1 s] in1 $end
$var wire 1 s] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v] out $end
$var wire 1 t] in1 $end
$var wire 1 u] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wV out $end
$var wire 1 v] in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 sV Out [3] $end
$var wire 1 tV Out [2] $end
$var wire 1 uV Out [1] $end
$var wire 1 vV Out [0] $end
$var wire 1 w] S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 cV InpA [3] $end
$var wire 1 dV InpA [2] $end
$var wire 1 eV InpA [1] $end
$var wire 1 fV InpA [0] $end
$var wire 1 x] InpB [3] $end
$var wire 1 y] InpB [2] $end
$var wire 1 cV InpB [1] $end
$var wire 1 dV InpB [0] $end
$var wire 1 z] InpC [3] $end
$var wire 1 {] InpC [2] $end
$var wire 1 |] InpC [1] $end
$var wire 1 }] InpC [0] $end
$var wire 1 ~] InpD [3] $end
$var wire 1 !^ InpD [2] $end
$var wire 1 "^ InpD [1] $end
$var wire 1 #^ InpD [0] $end
$var wire 1 $^ stage1_1_bit0 $end
$var wire 1 %^ stage1_2_bit0 $end
$var wire 1 &^ stage1_1_bit1 $end
$var wire 1 '^ stage1_2_bit1 $end
$var wire 1 (^ stage1_1_bit2 $end
$var wire 1 )^ stage1_2_bit2 $end
$var wire 1 *^ stage1_1_bit3 $end
$var wire 1 +^ stage1_2_bit4 $end
$var wire 1 ,^ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 $^ Out $end
$var wire 1 "4 S $end
$var wire 1 fV InpA $end
$var wire 1 dV InpB $end
$var wire 1 -^ notS $end
$var wire 1 .^ nand1 $end
$var wire 1 /^ nand2 $end
$var wire 1 0^ inputA $end
$var wire 1 1^ inputB $end
$var wire 1 2^ final_not $end

$scope module S_not $end
$var wire 1 -^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .^ out $end
$var wire 1 -^ in1 $end
$var wire 1 fV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0^ out $end
$var wire 1 .^ in1 $end
$var wire 1 .^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /^ out $end
$var wire 1 "4 in1 $end
$var wire 1 dV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1^ out $end
$var wire 1 /^ in1 $end
$var wire 1 /^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2^ out $end
$var wire 1 0^ in1 $end
$var wire 1 1^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $^ out $end
$var wire 1 2^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 &^ Out $end
$var wire 1 "4 S $end
$var wire 1 eV InpA $end
$var wire 1 cV InpB $end
$var wire 1 3^ notS $end
$var wire 1 4^ nand1 $end
$var wire 1 5^ nand2 $end
$var wire 1 6^ inputA $end
$var wire 1 7^ inputB $end
$var wire 1 8^ final_not $end

$scope module S_not $end
$var wire 1 3^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4^ out $end
$var wire 1 3^ in1 $end
$var wire 1 eV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6^ out $end
$var wire 1 4^ in1 $end
$var wire 1 4^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5^ out $end
$var wire 1 "4 in1 $end
$var wire 1 cV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7^ out $end
$var wire 1 5^ in1 $end
$var wire 1 5^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8^ out $end
$var wire 1 6^ in1 $end
$var wire 1 7^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &^ out $end
$var wire 1 8^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 (^ Out $end
$var wire 1 "4 S $end
$var wire 1 dV InpA $end
$var wire 1 y] InpB $end
$var wire 1 9^ notS $end
$var wire 1 :^ nand1 $end
$var wire 1 ;^ nand2 $end
$var wire 1 <^ inputA $end
$var wire 1 =^ inputB $end
$var wire 1 >^ final_not $end

$scope module S_not $end
$var wire 1 9^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :^ out $end
$var wire 1 9^ in1 $end
$var wire 1 dV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <^ out $end
$var wire 1 :^ in1 $end
$var wire 1 :^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;^ out $end
$var wire 1 "4 in1 $end
$var wire 1 y] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =^ out $end
$var wire 1 ;^ in1 $end
$var wire 1 ;^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >^ out $end
$var wire 1 <^ in1 $end
$var wire 1 =^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (^ out $end
$var wire 1 >^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 *^ Out $end
$var wire 1 "4 S $end
$var wire 1 cV InpA $end
$var wire 1 x] InpB $end
$var wire 1 ?^ notS $end
$var wire 1 @^ nand1 $end
$var wire 1 A^ nand2 $end
$var wire 1 B^ inputA $end
$var wire 1 C^ inputB $end
$var wire 1 D^ final_not $end

$scope module S_not $end
$var wire 1 ?^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @^ out $end
$var wire 1 ?^ in1 $end
$var wire 1 cV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B^ out $end
$var wire 1 @^ in1 $end
$var wire 1 @^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A^ out $end
$var wire 1 "4 in1 $end
$var wire 1 x] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C^ out $end
$var wire 1 A^ in1 $end
$var wire 1 A^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D^ out $end
$var wire 1 B^ in1 $end
$var wire 1 C^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *^ out $end
$var wire 1 D^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 %^ Out $end
$var wire 1 "4 S $end
$var wire 1 }] InpA $end
$var wire 1 #^ InpB $end
$var wire 1 E^ notS $end
$var wire 1 F^ nand1 $end
$var wire 1 G^ nand2 $end
$var wire 1 H^ inputA $end
$var wire 1 I^ inputB $end
$var wire 1 J^ final_not $end

$scope module S_not $end
$var wire 1 E^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F^ out $end
$var wire 1 E^ in1 $end
$var wire 1 }] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H^ out $end
$var wire 1 F^ in1 $end
$var wire 1 F^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G^ out $end
$var wire 1 "4 in1 $end
$var wire 1 #^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I^ out $end
$var wire 1 G^ in1 $end
$var wire 1 G^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J^ out $end
$var wire 1 H^ in1 $end
$var wire 1 I^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %^ out $end
$var wire 1 J^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 '^ Out $end
$var wire 1 "4 S $end
$var wire 1 |] InpA $end
$var wire 1 "^ InpB $end
$var wire 1 K^ notS $end
$var wire 1 L^ nand1 $end
$var wire 1 M^ nand2 $end
$var wire 1 N^ inputA $end
$var wire 1 O^ inputB $end
$var wire 1 P^ final_not $end

$scope module S_not $end
$var wire 1 K^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L^ out $end
$var wire 1 K^ in1 $end
$var wire 1 |] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N^ out $end
$var wire 1 L^ in1 $end
$var wire 1 L^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M^ out $end
$var wire 1 "4 in1 $end
$var wire 1 "^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O^ out $end
$var wire 1 M^ in1 $end
$var wire 1 M^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P^ out $end
$var wire 1 N^ in1 $end
$var wire 1 O^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '^ out $end
$var wire 1 P^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 )^ Out $end
$var wire 1 "4 S $end
$var wire 1 {] InpA $end
$var wire 1 !^ InpB $end
$var wire 1 Q^ notS $end
$var wire 1 R^ nand1 $end
$var wire 1 S^ nand2 $end
$var wire 1 T^ inputA $end
$var wire 1 U^ inputB $end
$var wire 1 V^ final_not $end

$scope module S_not $end
$var wire 1 Q^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R^ out $end
$var wire 1 Q^ in1 $end
$var wire 1 {] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T^ out $end
$var wire 1 R^ in1 $end
$var wire 1 R^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S^ out $end
$var wire 1 "4 in1 $end
$var wire 1 !^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U^ out $end
$var wire 1 S^ in1 $end
$var wire 1 S^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V^ out $end
$var wire 1 T^ in1 $end
$var wire 1 U^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )^ out $end
$var wire 1 V^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ,^ Out $end
$var wire 1 "4 S $end
$var wire 1 z] InpA $end
$var wire 1 ~] InpB $end
$var wire 1 W^ notS $end
$var wire 1 X^ nand1 $end
$var wire 1 Y^ nand2 $end
$var wire 1 Z^ inputA $end
$var wire 1 [^ inputB $end
$var wire 1 \^ final_not $end

$scope module S_not $end
$var wire 1 W^ out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X^ out $end
$var wire 1 W^ in1 $end
$var wire 1 z] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z^ out $end
$var wire 1 X^ in1 $end
$var wire 1 X^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y^ out $end
$var wire 1 "4 in1 $end
$var wire 1 ~] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [^ out $end
$var wire 1 Y^ in1 $end
$var wire 1 Y^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \^ out $end
$var wire 1 Z^ in1 $end
$var wire 1 [^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,^ out $end
$var wire 1 \^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 vV Out $end
$var wire 1 w] S $end
$var wire 1 $^ InpA $end
$var wire 1 %^ InpB $end
$var wire 1 ]^ notS $end
$var wire 1 ^^ nand1 $end
$var wire 1 _^ nand2 $end
$var wire 1 `^ inputA $end
$var wire 1 a^ inputB $end
$var wire 1 b^ final_not $end

$scope module S_not $end
$var wire 1 ]^ out $end
$var wire 1 w] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^^ out $end
$var wire 1 ]^ in1 $end
$var wire 1 $^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `^ out $end
$var wire 1 ^^ in1 $end
$var wire 1 ^^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _^ out $end
$var wire 1 w] in1 $end
$var wire 1 %^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a^ out $end
$var wire 1 _^ in1 $end
$var wire 1 _^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b^ out $end
$var wire 1 `^ in1 $end
$var wire 1 a^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vV out $end
$var wire 1 b^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 uV Out $end
$var wire 1 w] S $end
$var wire 1 &^ InpA $end
$var wire 1 '^ InpB $end
$var wire 1 c^ notS $end
$var wire 1 d^ nand1 $end
$var wire 1 e^ nand2 $end
$var wire 1 f^ inputA $end
$var wire 1 g^ inputB $end
$var wire 1 h^ final_not $end

$scope module S_not $end
$var wire 1 c^ out $end
$var wire 1 w] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d^ out $end
$var wire 1 c^ in1 $end
$var wire 1 &^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f^ out $end
$var wire 1 d^ in1 $end
$var wire 1 d^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e^ out $end
$var wire 1 w] in1 $end
$var wire 1 '^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g^ out $end
$var wire 1 e^ in1 $end
$var wire 1 e^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h^ out $end
$var wire 1 f^ in1 $end
$var wire 1 g^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uV out $end
$var wire 1 h^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 tV Out $end
$var wire 1 w] S $end
$var wire 1 (^ InpA $end
$var wire 1 )^ InpB $end
$var wire 1 i^ notS $end
$var wire 1 j^ nand1 $end
$var wire 1 k^ nand2 $end
$var wire 1 l^ inputA $end
$var wire 1 m^ inputB $end
$var wire 1 n^ final_not $end

$scope module S_not $end
$var wire 1 i^ out $end
$var wire 1 w] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j^ out $end
$var wire 1 i^ in1 $end
$var wire 1 (^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l^ out $end
$var wire 1 j^ in1 $end
$var wire 1 j^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k^ out $end
$var wire 1 w] in1 $end
$var wire 1 )^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m^ out $end
$var wire 1 k^ in1 $end
$var wire 1 k^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n^ out $end
$var wire 1 l^ in1 $end
$var wire 1 m^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tV out $end
$var wire 1 n^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 sV Out $end
$var wire 1 w] S $end
$var wire 1 *^ InpA $end
$var wire 1 ,^ InpB $end
$var wire 1 o^ notS $end
$var wire 1 p^ nand1 $end
$var wire 1 q^ nand2 $end
$var wire 1 r^ inputA $end
$var wire 1 s^ inputB $end
$var wire 1 t^ final_not $end

$scope module S_not $end
$var wire 1 o^ out $end
$var wire 1 w] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p^ out $end
$var wire 1 o^ in1 $end
$var wire 1 *^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r^ out $end
$var wire 1 p^ in1 $end
$var wire 1 p^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q^ out $end
$var wire 1 w] in1 $end
$var wire 1 ,^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s^ out $end
$var wire 1 q^ in1 $end
$var wire 1 q^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t^ out $end
$var wire 1 r^ in1 $end
$var wire 1 s^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sV out $end
$var wire 1 t^ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 1W Out [3] $end
$var wire 1 2W Out [2] $end
$var wire 1 3W Out [1] $end
$var wire 1 4W Out [0] $end
$var wire 1 u^ S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 !W InpA [3] $end
$var wire 1 "W InpA [2] $end
$var wire 1 #W InpA [1] $end
$var wire 1 $W InpA [0] $end
$var wire 1 {V InpB [3] $end
$var wire 1 |V InpB [2] $end
$var wire 1 }V InpB [1] $end
$var wire 1 ~V InpB [0] $end
$var wire 1 v^ InpC [3] $end
$var wire 1 w^ InpC [2] $end
$var wire 1 x^ InpC [1] $end
$var wire 1 y^ InpC [0] $end
$var wire 1 z^ InpD [3] $end
$var wire 1 {^ InpD [2] $end
$var wire 1 |^ InpD [1] $end
$var wire 1 }^ InpD [0] $end
$var wire 1 ~^ stage1_1_bit0 $end
$var wire 1 !_ stage1_2_bit0 $end
$var wire 1 "_ stage1_1_bit1 $end
$var wire 1 #_ stage1_2_bit1 $end
$var wire 1 $_ stage1_1_bit2 $end
$var wire 1 %_ stage1_2_bit2 $end
$var wire 1 &_ stage1_1_bit3 $end
$var wire 1 '_ stage1_2_bit4 $end
$var wire 1 (_ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ~^ Out $end
$var wire 1 !4 S $end
$var wire 1 $W InpA $end
$var wire 1 ~V InpB $end
$var wire 1 )_ notS $end
$var wire 1 *_ nand1 $end
$var wire 1 +_ nand2 $end
$var wire 1 ,_ inputA $end
$var wire 1 -_ inputB $end
$var wire 1 ._ final_not $end

$scope module S_not $end
$var wire 1 )_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *_ out $end
$var wire 1 )_ in1 $end
$var wire 1 $W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,_ out $end
$var wire 1 *_ in1 $end
$var wire 1 *_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +_ out $end
$var wire 1 !4 in1 $end
$var wire 1 ~V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -_ out $end
$var wire 1 +_ in1 $end
$var wire 1 +_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ._ out $end
$var wire 1 ,_ in1 $end
$var wire 1 -_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~^ out $end
$var wire 1 ._ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 "_ Out $end
$var wire 1 !4 S $end
$var wire 1 #W InpA $end
$var wire 1 }V InpB $end
$var wire 1 /_ notS $end
$var wire 1 0_ nand1 $end
$var wire 1 1_ nand2 $end
$var wire 1 2_ inputA $end
$var wire 1 3_ inputB $end
$var wire 1 4_ final_not $end

$scope module S_not $end
$var wire 1 /_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0_ out $end
$var wire 1 /_ in1 $end
$var wire 1 #W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2_ out $end
$var wire 1 0_ in1 $end
$var wire 1 0_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1_ out $end
$var wire 1 !4 in1 $end
$var wire 1 }V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3_ out $end
$var wire 1 1_ in1 $end
$var wire 1 1_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4_ out $end
$var wire 1 2_ in1 $end
$var wire 1 3_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "_ out $end
$var wire 1 4_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 $_ Out $end
$var wire 1 !4 S $end
$var wire 1 "W InpA $end
$var wire 1 |V InpB $end
$var wire 1 5_ notS $end
$var wire 1 6_ nand1 $end
$var wire 1 7_ nand2 $end
$var wire 1 8_ inputA $end
$var wire 1 9_ inputB $end
$var wire 1 :_ final_not $end

$scope module S_not $end
$var wire 1 5_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6_ out $end
$var wire 1 5_ in1 $end
$var wire 1 "W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8_ out $end
$var wire 1 6_ in1 $end
$var wire 1 6_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7_ out $end
$var wire 1 !4 in1 $end
$var wire 1 |V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9_ out $end
$var wire 1 7_ in1 $end
$var wire 1 7_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :_ out $end
$var wire 1 8_ in1 $end
$var wire 1 9_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $_ out $end
$var wire 1 :_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 &_ Out $end
$var wire 1 !4 S $end
$var wire 1 !W InpA $end
$var wire 1 {V InpB $end
$var wire 1 ;_ notS $end
$var wire 1 <_ nand1 $end
$var wire 1 =_ nand2 $end
$var wire 1 >_ inputA $end
$var wire 1 ?_ inputB $end
$var wire 1 @_ final_not $end

$scope module S_not $end
$var wire 1 ;_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <_ out $end
$var wire 1 ;_ in1 $end
$var wire 1 !W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >_ out $end
$var wire 1 <_ in1 $end
$var wire 1 <_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =_ out $end
$var wire 1 !4 in1 $end
$var wire 1 {V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?_ out $end
$var wire 1 =_ in1 $end
$var wire 1 =_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @_ out $end
$var wire 1 >_ in1 $end
$var wire 1 ?_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &_ out $end
$var wire 1 @_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 !_ Out $end
$var wire 1 !4 S $end
$var wire 1 y^ InpA $end
$var wire 1 }^ InpB $end
$var wire 1 A_ notS $end
$var wire 1 B_ nand1 $end
$var wire 1 C_ nand2 $end
$var wire 1 D_ inputA $end
$var wire 1 E_ inputB $end
$var wire 1 F_ final_not $end

$scope module S_not $end
$var wire 1 A_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B_ out $end
$var wire 1 A_ in1 $end
$var wire 1 y^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D_ out $end
$var wire 1 B_ in1 $end
$var wire 1 B_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C_ out $end
$var wire 1 !4 in1 $end
$var wire 1 }^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E_ out $end
$var wire 1 C_ in1 $end
$var wire 1 C_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F_ out $end
$var wire 1 D_ in1 $end
$var wire 1 E_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !_ out $end
$var wire 1 F_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 #_ Out $end
$var wire 1 !4 S $end
$var wire 1 x^ InpA $end
$var wire 1 |^ InpB $end
$var wire 1 G_ notS $end
$var wire 1 H_ nand1 $end
$var wire 1 I_ nand2 $end
$var wire 1 J_ inputA $end
$var wire 1 K_ inputB $end
$var wire 1 L_ final_not $end

$scope module S_not $end
$var wire 1 G_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H_ out $end
$var wire 1 G_ in1 $end
$var wire 1 x^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J_ out $end
$var wire 1 H_ in1 $end
$var wire 1 H_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I_ out $end
$var wire 1 !4 in1 $end
$var wire 1 |^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K_ out $end
$var wire 1 I_ in1 $end
$var wire 1 I_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L_ out $end
$var wire 1 J_ in1 $end
$var wire 1 K_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #_ out $end
$var wire 1 L_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 %_ Out $end
$var wire 1 !4 S $end
$var wire 1 w^ InpA $end
$var wire 1 {^ InpB $end
$var wire 1 M_ notS $end
$var wire 1 N_ nand1 $end
$var wire 1 O_ nand2 $end
$var wire 1 P_ inputA $end
$var wire 1 Q_ inputB $end
$var wire 1 R_ final_not $end

$scope module S_not $end
$var wire 1 M_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N_ out $end
$var wire 1 M_ in1 $end
$var wire 1 w^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P_ out $end
$var wire 1 N_ in1 $end
$var wire 1 N_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O_ out $end
$var wire 1 !4 in1 $end
$var wire 1 {^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q_ out $end
$var wire 1 O_ in1 $end
$var wire 1 O_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R_ out $end
$var wire 1 P_ in1 $end
$var wire 1 Q_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %_ out $end
$var wire 1 R_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 (_ Out $end
$var wire 1 !4 S $end
$var wire 1 v^ InpA $end
$var wire 1 z^ InpB $end
$var wire 1 S_ notS $end
$var wire 1 T_ nand1 $end
$var wire 1 U_ nand2 $end
$var wire 1 V_ inputA $end
$var wire 1 W_ inputB $end
$var wire 1 X_ final_not $end

$scope module S_not $end
$var wire 1 S_ out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T_ out $end
$var wire 1 S_ in1 $end
$var wire 1 v^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V_ out $end
$var wire 1 T_ in1 $end
$var wire 1 T_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U_ out $end
$var wire 1 !4 in1 $end
$var wire 1 z^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W_ out $end
$var wire 1 U_ in1 $end
$var wire 1 U_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X_ out $end
$var wire 1 V_ in1 $end
$var wire 1 W_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (_ out $end
$var wire 1 X_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 4W Out $end
$var wire 1 u^ S $end
$var wire 1 ~^ InpA $end
$var wire 1 !_ InpB $end
$var wire 1 Y_ notS $end
$var wire 1 Z_ nand1 $end
$var wire 1 [_ nand2 $end
$var wire 1 \_ inputA $end
$var wire 1 ]_ inputB $end
$var wire 1 ^_ final_not $end

$scope module S_not $end
$var wire 1 Y_ out $end
$var wire 1 u^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z_ out $end
$var wire 1 Y_ in1 $end
$var wire 1 ~^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \_ out $end
$var wire 1 Z_ in1 $end
$var wire 1 Z_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [_ out $end
$var wire 1 u^ in1 $end
$var wire 1 !_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]_ out $end
$var wire 1 [_ in1 $end
$var wire 1 [_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^_ out $end
$var wire 1 \_ in1 $end
$var wire 1 ]_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4W out $end
$var wire 1 ^_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 3W Out $end
$var wire 1 u^ S $end
$var wire 1 "_ InpA $end
$var wire 1 #_ InpB $end
$var wire 1 __ notS $end
$var wire 1 `_ nand1 $end
$var wire 1 a_ nand2 $end
$var wire 1 b_ inputA $end
$var wire 1 c_ inputB $end
$var wire 1 d_ final_not $end

$scope module S_not $end
$var wire 1 __ out $end
$var wire 1 u^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `_ out $end
$var wire 1 __ in1 $end
$var wire 1 "_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b_ out $end
$var wire 1 `_ in1 $end
$var wire 1 `_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a_ out $end
$var wire 1 u^ in1 $end
$var wire 1 #_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c_ out $end
$var wire 1 a_ in1 $end
$var wire 1 a_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d_ out $end
$var wire 1 b_ in1 $end
$var wire 1 c_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3W out $end
$var wire 1 d_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 2W Out $end
$var wire 1 u^ S $end
$var wire 1 $_ InpA $end
$var wire 1 %_ InpB $end
$var wire 1 e_ notS $end
$var wire 1 f_ nand1 $end
$var wire 1 g_ nand2 $end
$var wire 1 h_ inputA $end
$var wire 1 i_ inputB $end
$var wire 1 j_ final_not $end

$scope module S_not $end
$var wire 1 e_ out $end
$var wire 1 u^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f_ out $end
$var wire 1 e_ in1 $end
$var wire 1 $_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h_ out $end
$var wire 1 f_ in1 $end
$var wire 1 f_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g_ out $end
$var wire 1 u^ in1 $end
$var wire 1 %_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i_ out $end
$var wire 1 g_ in1 $end
$var wire 1 g_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j_ out $end
$var wire 1 h_ in1 $end
$var wire 1 i_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2W out $end
$var wire 1 j_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 1W Out $end
$var wire 1 u^ S $end
$var wire 1 &_ InpA $end
$var wire 1 (_ InpB $end
$var wire 1 k_ notS $end
$var wire 1 l_ nand1 $end
$var wire 1 m_ nand2 $end
$var wire 1 n_ inputA $end
$var wire 1 o_ inputB $end
$var wire 1 p_ final_not $end

$scope module S_not $end
$var wire 1 k_ out $end
$var wire 1 u^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l_ out $end
$var wire 1 k_ in1 $end
$var wire 1 &_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n_ out $end
$var wire 1 l_ in1 $end
$var wire 1 l_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m_ out $end
$var wire 1 u^ in1 $end
$var wire 1 (_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o_ out $end
$var wire 1 m_ in1 $end
$var wire 1 m_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p_ out $end
$var wire 1 n_ in1 $end
$var wire 1 o_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1W out $end
$var wire 1 p_ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 -W Out [3] $end
$var wire 1 .W Out [2] $end
$var wire 1 /W Out [1] $end
$var wire 1 0W Out [0] $end
$var wire 1 q_ S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 {V InpA [3] $end
$var wire 1 |V InpA [2] $end
$var wire 1 }V InpA [1] $end
$var wire 1 ~V InpA [0] $end
$var wire 1 wV InpB [3] $end
$var wire 1 xV InpB [2] $end
$var wire 1 yV InpB [1] $end
$var wire 1 zV InpB [0] $end
$var wire 1 r_ InpC [3] $end
$var wire 1 s_ InpC [2] $end
$var wire 1 t_ InpC [1] $end
$var wire 1 u_ InpC [0] $end
$var wire 1 v_ InpD [3] $end
$var wire 1 w_ InpD [2] $end
$var wire 1 x_ InpD [1] $end
$var wire 1 y_ InpD [0] $end
$var wire 1 z_ stage1_1_bit0 $end
$var wire 1 {_ stage1_2_bit0 $end
$var wire 1 |_ stage1_1_bit1 $end
$var wire 1 }_ stage1_2_bit1 $end
$var wire 1 ~_ stage1_1_bit2 $end
$var wire 1 !` stage1_2_bit2 $end
$var wire 1 "` stage1_1_bit3 $end
$var wire 1 #` stage1_2_bit4 $end
$var wire 1 $` stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 z_ Out $end
$var wire 1 !4 S $end
$var wire 1 ~V InpA $end
$var wire 1 zV InpB $end
$var wire 1 %` notS $end
$var wire 1 &` nand1 $end
$var wire 1 '` nand2 $end
$var wire 1 (` inputA $end
$var wire 1 )` inputB $end
$var wire 1 *` final_not $end

$scope module S_not $end
$var wire 1 %` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &` out $end
$var wire 1 %` in1 $end
$var wire 1 ~V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (` out $end
$var wire 1 &` in1 $end
$var wire 1 &` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '` out $end
$var wire 1 !4 in1 $end
$var wire 1 zV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )` out $end
$var wire 1 '` in1 $end
$var wire 1 '` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *` out $end
$var wire 1 (` in1 $end
$var wire 1 )` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z_ out $end
$var wire 1 *` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 |_ Out $end
$var wire 1 !4 S $end
$var wire 1 }V InpA $end
$var wire 1 yV InpB $end
$var wire 1 +` notS $end
$var wire 1 ,` nand1 $end
$var wire 1 -` nand2 $end
$var wire 1 .` inputA $end
$var wire 1 /` inputB $end
$var wire 1 0` final_not $end

$scope module S_not $end
$var wire 1 +` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,` out $end
$var wire 1 +` in1 $end
$var wire 1 }V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .` out $end
$var wire 1 ,` in1 $end
$var wire 1 ,` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -` out $end
$var wire 1 !4 in1 $end
$var wire 1 yV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /` out $end
$var wire 1 -` in1 $end
$var wire 1 -` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0` out $end
$var wire 1 .` in1 $end
$var wire 1 /` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |_ out $end
$var wire 1 0` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ~_ Out $end
$var wire 1 !4 S $end
$var wire 1 |V InpA $end
$var wire 1 xV InpB $end
$var wire 1 1` notS $end
$var wire 1 2` nand1 $end
$var wire 1 3` nand2 $end
$var wire 1 4` inputA $end
$var wire 1 5` inputB $end
$var wire 1 6` final_not $end

$scope module S_not $end
$var wire 1 1` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2` out $end
$var wire 1 1` in1 $end
$var wire 1 |V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4` out $end
$var wire 1 2` in1 $end
$var wire 1 2` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3` out $end
$var wire 1 !4 in1 $end
$var wire 1 xV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5` out $end
$var wire 1 3` in1 $end
$var wire 1 3` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6` out $end
$var wire 1 4` in1 $end
$var wire 1 5` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~_ out $end
$var wire 1 6` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 "` Out $end
$var wire 1 !4 S $end
$var wire 1 {V InpA $end
$var wire 1 wV InpB $end
$var wire 1 7` notS $end
$var wire 1 8` nand1 $end
$var wire 1 9` nand2 $end
$var wire 1 :` inputA $end
$var wire 1 ;` inputB $end
$var wire 1 <` final_not $end

$scope module S_not $end
$var wire 1 7` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8` out $end
$var wire 1 7` in1 $end
$var wire 1 {V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :` out $end
$var wire 1 8` in1 $end
$var wire 1 8` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9` out $end
$var wire 1 !4 in1 $end
$var wire 1 wV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;` out $end
$var wire 1 9` in1 $end
$var wire 1 9` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <` out $end
$var wire 1 :` in1 $end
$var wire 1 ;` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "` out $end
$var wire 1 <` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 {_ Out $end
$var wire 1 !4 S $end
$var wire 1 u_ InpA $end
$var wire 1 y_ InpB $end
$var wire 1 =` notS $end
$var wire 1 >` nand1 $end
$var wire 1 ?` nand2 $end
$var wire 1 @` inputA $end
$var wire 1 A` inputB $end
$var wire 1 B` final_not $end

$scope module S_not $end
$var wire 1 =` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >` out $end
$var wire 1 =` in1 $end
$var wire 1 u_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @` out $end
$var wire 1 >` in1 $end
$var wire 1 >` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?` out $end
$var wire 1 !4 in1 $end
$var wire 1 y_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A` out $end
$var wire 1 ?` in1 $end
$var wire 1 ?` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B` out $end
$var wire 1 @` in1 $end
$var wire 1 A` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {_ out $end
$var wire 1 B` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 }_ Out $end
$var wire 1 !4 S $end
$var wire 1 t_ InpA $end
$var wire 1 x_ InpB $end
$var wire 1 C` notS $end
$var wire 1 D` nand1 $end
$var wire 1 E` nand2 $end
$var wire 1 F` inputA $end
$var wire 1 G` inputB $end
$var wire 1 H` final_not $end

$scope module S_not $end
$var wire 1 C` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D` out $end
$var wire 1 C` in1 $end
$var wire 1 t_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F` out $end
$var wire 1 D` in1 $end
$var wire 1 D` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E` out $end
$var wire 1 !4 in1 $end
$var wire 1 x_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G` out $end
$var wire 1 E` in1 $end
$var wire 1 E` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H` out $end
$var wire 1 F` in1 $end
$var wire 1 G` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }_ out $end
$var wire 1 H` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 !` Out $end
$var wire 1 !4 S $end
$var wire 1 s_ InpA $end
$var wire 1 w_ InpB $end
$var wire 1 I` notS $end
$var wire 1 J` nand1 $end
$var wire 1 K` nand2 $end
$var wire 1 L` inputA $end
$var wire 1 M` inputB $end
$var wire 1 N` final_not $end

$scope module S_not $end
$var wire 1 I` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J` out $end
$var wire 1 I` in1 $end
$var wire 1 s_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L` out $end
$var wire 1 J` in1 $end
$var wire 1 J` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K` out $end
$var wire 1 !4 in1 $end
$var wire 1 w_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M` out $end
$var wire 1 K` in1 $end
$var wire 1 K` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N` out $end
$var wire 1 L` in1 $end
$var wire 1 M` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !` out $end
$var wire 1 N` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 $` Out $end
$var wire 1 !4 S $end
$var wire 1 r_ InpA $end
$var wire 1 v_ InpB $end
$var wire 1 O` notS $end
$var wire 1 P` nand1 $end
$var wire 1 Q` nand2 $end
$var wire 1 R` inputA $end
$var wire 1 S` inputB $end
$var wire 1 T` final_not $end

$scope module S_not $end
$var wire 1 O` out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P` out $end
$var wire 1 O` in1 $end
$var wire 1 r_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R` out $end
$var wire 1 P` in1 $end
$var wire 1 P` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q` out $end
$var wire 1 !4 in1 $end
$var wire 1 v_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S` out $end
$var wire 1 Q` in1 $end
$var wire 1 Q` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T` out $end
$var wire 1 R` in1 $end
$var wire 1 S` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $` out $end
$var wire 1 T` in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 0W Out $end
$var wire 1 q_ S $end
$var wire 1 z_ InpA $end
$var wire 1 {_ InpB $end
$var wire 1 U` notS $end
$var wire 1 V` nand1 $end
$var wire 1 W` nand2 $end
$var wire 1 X` inputA $end
$var wire 1 Y` inputB $end
$var wire 1 Z` final_not $end

$scope module S_not $end
$var wire 1 U` out $end
$var wire 1 q_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V` out $end
$var wire 1 U` in1 $end
$var wire 1 z_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X` out $end
$var wire 1 V` in1 $end
$var wire 1 V` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W` out $end
$var wire 1 q_ in1 $end
$var wire 1 {_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y` out $end
$var wire 1 W` in1 $end
$var wire 1 W` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z` out $end
$var wire 1 X` in1 $end
$var wire 1 Y` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0W out $end
$var wire 1 Z` in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 /W Out $end
$var wire 1 q_ S $end
$var wire 1 |_ InpA $end
$var wire 1 }_ InpB $end
$var wire 1 [` notS $end
$var wire 1 \` nand1 $end
$var wire 1 ]` nand2 $end
$var wire 1 ^` inputA $end
$var wire 1 _` inputB $end
$var wire 1 `` final_not $end

$scope module S_not $end
$var wire 1 [` out $end
$var wire 1 q_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \` out $end
$var wire 1 [` in1 $end
$var wire 1 |_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^` out $end
$var wire 1 \` in1 $end
$var wire 1 \` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]` out $end
$var wire 1 q_ in1 $end
$var wire 1 }_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _` out $end
$var wire 1 ]` in1 $end
$var wire 1 ]` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `` out $end
$var wire 1 ^` in1 $end
$var wire 1 _` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /W out $end
$var wire 1 `` in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 .W Out $end
$var wire 1 q_ S $end
$var wire 1 ~_ InpA $end
$var wire 1 !` InpB $end
$var wire 1 a` notS $end
$var wire 1 b` nand1 $end
$var wire 1 c` nand2 $end
$var wire 1 d` inputA $end
$var wire 1 e` inputB $end
$var wire 1 f` final_not $end

$scope module S_not $end
$var wire 1 a` out $end
$var wire 1 q_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b` out $end
$var wire 1 a` in1 $end
$var wire 1 ~_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d` out $end
$var wire 1 b` in1 $end
$var wire 1 b` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c` out $end
$var wire 1 q_ in1 $end
$var wire 1 !` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e` out $end
$var wire 1 c` in1 $end
$var wire 1 c` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f` out $end
$var wire 1 d` in1 $end
$var wire 1 e` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .W out $end
$var wire 1 f` in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 -W Out $end
$var wire 1 q_ S $end
$var wire 1 "` InpA $end
$var wire 1 $` InpB $end
$var wire 1 g` notS $end
$var wire 1 h` nand1 $end
$var wire 1 i` nand2 $end
$var wire 1 j` inputA $end
$var wire 1 k` inputB $end
$var wire 1 l` final_not $end

$scope module S_not $end
$var wire 1 g` out $end
$var wire 1 q_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h` out $end
$var wire 1 g` in1 $end
$var wire 1 "` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j` out $end
$var wire 1 h` in1 $end
$var wire 1 h` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i` out $end
$var wire 1 q_ in1 $end
$var wire 1 $` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k` out $end
$var wire 1 i` in1 $end
$var wire 1 i` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l` out $end
$var wire 1 j` in1 $end
$var wire 1 k` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -W out $end
$var wire 1 l` in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 )W Out [3] $end
$var wire 1 *W Out [2] $end
$var wire 1 +W Out [1] $end
$var wire 1 ,W Out [0] $end
$var wire 1 m` S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 wV InpA [3] $end
$var wire 1 xV InpA [2] $end
$var wire 1 yV InpA [1] $end
$var wire 1 zV InpA [0] $end
$var wire 1 sV InpB [3] $end
$var wire 1 tV InpB [2] $end
$var wire 1 uV InpB [1] $end
$var wire 1 vV InpB [0] $end
$var wire 1 n` InpC [3] $end
$var wire 1 o` InpC [2] $end
$var wire 1 p` InpC [1] $end
$var wire 1 q` InpC [0] $end
$var wire 1 r` InpD [3] $end
$var wire 1 s` InpD [2] $end
$var wire 1 t` InpD [1] $end
$var wire 1 u` InpD [0] $end
$var wire 1 v` stage1_1_bit0 $end
$var wire 1 w` stage1_2_bit0 $end
$var wire 1 x` stage1_1_bit1 $end
$var wire 1 y` stage1_2_bit1 $end
$var wire 1 z` stage1_1_bit2 $end
$var wire 1 {` stage1_2_bit2 $end
$var wire 1 |` stage1_1_bit3 $end
$var wire 1 }` stage1_2_bit4 $end
$var wire 1 ~` stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 v` Out $end
$var wire 1 !4 S $end
$var wire 1 zV InpA $end
$var wire 1 vV InpB $end
$var wire 1 !a notS $end
$var wire 1 "a nand1 $end
$var wire 1 #a nand2 $end
$var wire 1 $a inputA $end
$var wire 1 %a inputB $end
$var wire 1 &a final_not $end

$scope module S_not $end
$var wire 1 !a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "a out $end
$var wire 1 !a in1 $end
$var wire 1 zV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $a out $end
$var wire 1 "a in1 $end
$var wire 1 "a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #a out $end
$var wire 1 !4 in1 $end
$var wire 1 vV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %a out $end
$var wire 1 #a in1 $end
$var wire 1 #a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &a out $end
$var wire 1 $a in1 $end
$var wire 1 %a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v` out $end
$var wire 1 &a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 x` Out $end
$var wire 1 !4 S $end
$var wire 1 yV InpA $end
$var wire 1 uV InpB $end
$var wire 1 'a notS $end
$var wire 1 (a nand1 $end
$var wire 1 )a nand2 $end
$var wire 1 *a inputA $end
$var wire 1 +a inputB $end
$var wire 1 ,a final_not $end

$scope module S_not $end
$var wire 1 'a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (a out $end
$var wire 1 'a in1 $end
$var wire 1 yV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *a out $end
$var wire 1 (a in1 $end
$var wire 1 (a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )a out $end
$var wire 1 !4 in1 $end
$var wire 1 uV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +a out $end
$var wire 1 )a in1 $end
$var wire 1 )a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,a out $end
$var wire 1 *a in1 $end
$var wire 1 +a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x` out $end
$var wire 1 ,a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 z` Out $end
$var wire 1 !4 S $end
$var wire 1 xV InpA $end
$var wire 1 tV InpB $end
$var wire 1 -a notS $end
$var wire 1 .a nand1 $end
$var wire 1 /a nand2 $end
$var wire 1 0a inputA $end
$var wire 1 1a inputB $end
$var wire 1 2a final_not $end

$scope module S_not $end
$var wire 1 -a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .a out $end
$var wire 1 -a in1 $end
$var wire 1 xV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0a out $end
$var wire 1 .a in1 $end
$var wire 1 .a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /a out $end
$var wire 1 !4 in1 $end
$var wire 1 tV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1a out $end
$var wire 1 /a in1 $end
$var wire 1 /a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2a out $end
$var wire 1 0a in1 $end
$var wire 1 1a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z` out $end
$var wire 1 2a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 |` Out $end
$var wire 1 !4 S $end
$var wire 1 wV InpA $end
$var wire 1 sV InpB $end
$var wire 1 3a notS $end
$var wire 1 4a nand1 $end
$var wire 1 5a nand2 $end
$var wire 1 6a inputA $end
$var wire 1 7a inputB $end
$var wire 1 8a final_not $end

$scope module S_not $end
$var wire 1 3a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4a out $end
$var wire 1 3a in1 $end
$var wire 1 wV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6a out $end
$var wire 1 4a in1 $end
$var wire 1 4a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5a out $end
$var wire 1 !4 in1 $end
$var wire 1 sV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7a out $end
$var wire 1 5a in1 $end
$var wire 1 5a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8a out $end
$var wire 1 6a in1 $end
$var wire 1 7a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |` out $end
$var wire 1 8a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 w` Out $end
$var wire 1 !4 S $end
$var wire 1 q` InpA $end
$var wire 1 u` InpB $end
$var wire 1 9a notS $end
$var wire 1 :a nand1 $end
$var wire 1 ;a nand2 $end
$var wire 1 <a inputA $end
$var wire 1 =a inputB $end
$var wire 1 >a final_not $end

$scope module S_not $end
$var wire 1 9a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :a out $end
$var wire 1 9a in1 $end
$var wire 1 q` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <a out $end
$var wire 1 :a in1 $end
$var wire 1 :a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;a out $end
$var wire 1 !4 in1 $end
$var wire 1 u` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =a out $end
$var wire 1 ;a in1 $end
$var wire 1 ;a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >a out $end
$var wire 1 <a in1 $end
$var wire 1 =a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w` out $end
$var wire 1 >a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 y` Out $end
$var wire 1 !4 S $end
$var wire 1 p` InpA $end
$var wire 1 t` InpB $end
$var wire 1 ?a notS $end
$var wire 1 @a nand1 $end
$var wire 1 Aa nand2 $end
$var wire 1 Ba inputA $end
$var wire 1 Ca inputB $end
$var wire 1 Da final_not $end

$scope module S_not $end
$var wire 1 ?a out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @a out $end
$var wire 1 ?a in1 $end
$var wire 1 p` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ba out $end
$var wire 1 @a in1 $end
$var wire 1 @a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Aa out $end
$var wire 1 !4 in1 $end
$var wire 1 t` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ca out $end
$var wire 1 Aa in1 $end
$var wire 1 Aa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Da out $end
$var wire 1 Ba in1 $end
$var wire 1 Ca in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y` out $end
$var wire 1 Da in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 {` Out $end
$var wire 1 !4 S $end
$var wire 1 o` InpA $end
$var wire 1 s` InpB $end
$var wire 1 Ea notS $end
$var wire 1 Fa nand1 $end
$var wire 1 Ga nand2 $end
$var wire 1 Ha inputA $end
$var wire 1 Ia inputB $end
$var wire 1 Ja final_not $end

$scope module S_not $end
$var wire 1 Ea out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fa out $end
$var wire 1 Ea in1 $end
$var wire 1 o` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ha out $end
$var wire 1 Fa in1 $end
$var wire 1 Fa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ga out $end
$var wire 1 !4 in1 $end
$var wire 1 s` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ia out $end
$var wire 1 Ga in1 $end
$var wire 1 Ga in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ja out $end
$var wire 1 Ha in1 $end
$var wire 1 Ia in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {` out $end
$var wire 1 Ja in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ~` Out $end
$var wire 1 !4 S $end
$var wire 1 n` InpA $end
$var wire 1 r` InpB $end
$var wire 1 Ka notS $end
$var wire 1 La nand1 $end
$var wire 1 Ma nand2 $end
$var wire 1 Na inputA $end
$var wire 1 Oa inputB $end
$var wire 1 Pa final_not $end

$scope module S_not $end
$var wire 1 Ka out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 La out $end
$var wire 1 Ka in1 $end
$var wire 1 n` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Na out $end
$var wire 1 La in1 $end
$var wire 1 La in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ma out $end
$var wire 1 !4 in1 $end
$var wire 1 r` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Oa out $end
$var wire 1 Ma in1 $end
$var wire 1 Ma in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pa out $end
$var wire 1 Na in1 $end
$var wire 1 Oa in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~` out $end
$var wire 1 Pa in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ,W Out $end
$var wire 1 m` S $end
$var wire 1 v` InpA $end
$var wire 1 w` InpB $end
$var wire 1 Qa notS $end
$var wire 1 Ra nand1 $end
$var wire 1 Sa nand2 $end
$var wire 1 Ta inputA $end
$var wire 1 Ua inputB $end
$var wire 1 Va final_not $end

$scope module S_not $end
$var wire 1 Qa out $end
$var wire 1 m` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ra out $end
$var wire 1 Qa in1 $end
$var wire 1 v` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ta out $end
$var wire 1 Ra in1 $end
$var wire 1 Ra in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sa out $end
$var wire 1 m` in1 $end
$var wire 1 w` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ua out $end
$var wire 1 Sa in1 $end
$var wire 1 Sa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Va out $end
$var wire 1 Ta in1 $end
$var wire 1 Ua in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,W out $end
$var wire 1 Va in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 +W Out $end
$var wire 1 m` S $end
$var wire 1 x` InpA $end
$var wire 1 y` InpB $end
$var wire 1 Wa notS $end
$var wire 1 Xa nand1 $end
$var wire 1 Ya nand2 $end
$var wire 1 Za inputA $end
$var wire 1 [a inputB $end
$var wire 1 \a final_not $end

$scope module S_not $end
$var wire 1 Wa out $end
$var wire 1 m` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xa out $end
$var wire 1 Wa in1 $end
$var wire 1 x` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Za out $end
$var wire 1 Xa in1 $end
$var wire 1 Xa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ya out $end
$var wire 1 m` in1 $end
$var wire 1 y` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [a out $end
$var wire 1 Ya in1 $end
$var wire 1 Ya in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \a out $end
$var wire 1 Za in1 $end
$var wire 1 [a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +W out $end
$var wire 1 \a in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 *W Out $end
$var wire 1 m` S $end
$var wire 1 z` InpA $end
$var wire 1 {` InpB $end
$var wire 1 ]a notS $end
$var wire 1 ^a nand1 $end
$var wire 1 _a nand2 $end
$var wire 1 `a inputA $end
$var wire 1 aa inputB $end
$var wire 1 ba final_not $end

$scope module S_not $end
$var wire 1 ]a out $end
$var wire 1 m` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^a out $end
$var wire 1 ]a in1 $end
$var wire 1 z` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `a out $end
$var wire 1 ^a in1 $end
$var wire 1 ^a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _a out $end
$var wire 1 m` in1 $end
$var wire 1 {` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aa out $end
$var wire 1 _a in1 $end
$var wire 1 _a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ba out $end
$var wire 1 `a in1 $end
$var wire 1 aa in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *W out $end
$var wire 1 ba in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 )W Out $end
$var wire 1 m` S $end
$var wire 1 |` InpA $end
$var wire 1 ~` InpB $end
$var wire 1 ca notS $end
$var wire 1 da nand1 $end
$var wire 1 ea nand2 $end
$var wire 1 fa inputA $end
$var wire 1 ga inputB $end
$var wire 1 ha final_not $end

$scope module S_not $end
$var wire 1 ca out $end
$var wire 1 m` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 da out $end
$var wire 1 ca in1 $end
$var wire 1 |` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fa out $end
$var wire 1 da in1 $end
$var wire 1 da in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ea out $end
$var wire 1 m` in1 $end
$var wire 1 ~` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ga out $end
$var wire 1 ea in1 $end
$var wire 1 ea in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ha out $end
$var wire 1 fa in1 $end
$var wire 1 ga in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )W out $end
$var wire 1 ha in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 %W Out [3] $end
$var wire 1 &W Out [2] $end
$var wire 1 'W Out [1] $end
$var wire 1 (W Out [0] $end
$var wire 1 ia S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 sV InpA [3] $end
$var wire 1 tV InpA [2] $end
$var wire 1 uV InpA [1] $end
$var wire 1 vV InpA [0] $end
$var wire 1 ja InpB [3] $end
$var wire 1 ka InpB [2] $end
$var wire 1 la InpB [1] $end
$var wire 1 ma InpB [0] $end
$var wire 1 na InpC [3] $end
$var wire 1 oa InpC [2] $end
$var wire 1 pa InpC [1] $end
$var wire 1 qa InpC [0] $end
$var wire 1 ra InpD [3] $end
$var wire 1 sa InpD [2] $end
$var wire 1 ta InpD [1] $end
$var wire 1 ua InpD [0] $end
$var wire 1 va stage1_1_bit0 $end
$var wire 1 wa stage1_2_bit0 $end
$var wire 1 xa stage1_1_bit1 $end
$var wire 1 ya stage1_2_bit1 $end
$var wire 1 za stage1_1_bit2 $end
$var wire 1 {a stage1_2_bit2 $end
$var wire 1 |a stage1_1_bit3 $end
$var wire 1 }a stage1_2_bit4 $end
$var wire 1 ~a stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 va Out $end
$var wire 1 !4 S $end
$var wire 1 vV InpA $end
$var wire 1 ma InpB $end
$var wire 1 !b notS $end
$var wire 1 "b nand1 $end
$var wire 1 #b nand2 $end
$var wire 1 $b inputA $end
$var wire 1 %b inputB $end
$var wire 1 &b final_not $end

$scope module S_not $end
$var wire 1 !b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "b out $end
$var wire 1 !b in1 $end
$var wire 1 vV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $b out $end
$var wire 1 "b in1 $end
$var wire 1 "b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #b out $end
$var wire 1 !4 in1 $end
$var wire 1 ma in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %b out $end
$var wire 1 #b in1 $end
$var wire 1 #b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &b out $end
$var wire 1 $b in1 $end
$var wire 1 %b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 va out $end
$var wire 1 &b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 xa Out $end
$var wire 1 !4 S $end
$var wire 1 uV InpA $end
$var wire 1 la InpB $end
$var wire 1 'b notS $end
$var wire 1 (b nand1 $end
$var wire 1 )b nand2 $end
$var wire 1 *b inputA $end
$var wire 1 +b inputB $end
$var wire 1 ,b final_not $end

$scope module S_not $end
$var wire 1 'b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (b out $end
$var wire 1 'b in1 $end
$var wire 1 uV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *b out $end
$var wire 1 (b in1 $end
$var wire 1 (b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )b out $end
$var wire 1 !4 in1 $end
$var wire 1 la in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +b out $end
$var wire 1 )b in1 $end
$var wire 1 )b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,b out $end
$var wire 1 *b in1 $end
$var wire 1 +b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xa out $end
$var wire 1 ,b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 za Out $end
$var wire 1 !4 S $end
$var wire 1 tV InpA $end
$var wire 1 ka InpB $end
$var wire 1 -b notS $end
$var wire 1 .b nand1 $end
$var wire 1 /b nand2 $end
$var wire 1 0b inputA $end
$var wire 1 1b inputB $end
$var wire 1 2b final_not $end

$scope module S_not $end
$var wire 1 -b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .b out $end
$var wire 1 -b in1 $end
$var wire 1 tV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0b out $end
$var wire 1 .b in1 $end
$var wire 1 .b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /b out $end
$var wire 1 !4 in1 $end
$var wire 1 ka in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1b out $end
$var wire 1 /b in1 $end
$var wire 1 /b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2b out $end
$var wire 1 0b in1 $end
$var wire 1 1b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 za out $end
$var wire 1 2b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 |a Out $end
$var wire 1 !4 S $end
$var wire 1 sV InpA $end
$var wire 1 ja InpB $end
$var wire 1 3b notS $end
$var wire 1 4b nand1 $end
$var wire 1 5b nand2 $end
$var wire 1 6b inputA $end
$var wire 1 7b inputB $end
$var wire 1 8b final_not $end

$scope module S_not $end
$var wire 1 3b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4b out $end
$var wire 1 3b in1 $end
$var wire 1 sV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6b out $end
$var wire 1 4b in1 $end
$var wire 1 4b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5b out $end
$var wire 1 !4 in1 $end
$var wire 1 ja in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7b out $end
$var wire 1 5b in1 $end
$var wire 1 5b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8b out $end
$var wire 1 6b in1 $end
$var wire 1 7b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |a out $end
$var wire 1 8b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 wa Out $end
$var wire 1 !4 S $end
$var wire 1 qa InpA $end
$var wire 1 ua InpB $end
$var wire 1 9b notS $end
$var wire 1 :b nand1 $end
$var wire 1 ;b nand2 $end
$var wire 1 <b inputA $end
$var wire 1 =b inputB $end
$var wire 1 >b final_not $end

$scope module S_not $end
$var wire 1 9b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :b out $end
$var wire 1 9b in1 $end
$var wire 1 qa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <b out $end
$var wire 1 :b in1 $end
$var wire 1 :b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;b out $end
$var wire 1 !4 in1 $end
$var wire 1 ua in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =b out $end
$var wire 1 ;b in1 $end
$var wire 1 ;b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >b out $end
$var wire 1 <b in1 $end
$var wire 1 =b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wa out $end
$var wire 1 >b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ya Out $end
$var wire 1 !4 S $end
$var wire 1 pa InpA $end
$var wire 1 ta InpB $end
$var wire 1 ?b notS $end
$var wire 1 @b nand1 $end
$var wire 1 Ab nand2 $end
$var wire 1 Bb inputA $end
$var wire 1 Cb inputB $end
$var wire 1 Db final_not $end

$scope module S_not $end
$var wire 1 ?b out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @b out $end
$var wire 1 ?b in1 $end
$var wire 1 pa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bb out $end
$var wire 1 @b in1 $end
$var wire 1 @b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ab out $end
$var wire 1 !4 in1 $end
$var wire 1 ta in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Cb out $end
$var wire 1 Ab in1 $end
$var wire 1 Ab in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Db out $end
$var wire 1 Bb in1 $end
$var wire 1 Cb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ya out $end
$var wire 1 Db in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 {a Out $end
$var wire 1 !4 S $end
$var wire 1 oa InpA $end
$var wire 1 sa InpB $end
$var wire 1 Eb notS $end
$var wire 1 Fb nand1 $end
$var wire 1 Gb nand2 $end
$var wire 1 Hb inputA $end
$var wire 1 Ib inputB $end
$var wire 1 Jb final_not $end

$scope module S_not $end
$var wire 1 Eb out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fb out $end
$var wire 1 Eb in1 $end
$var wire 1 oa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hb out $end
$var wire 1 Fb in1 $end
$var wire 1 Fb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gb out $end
$var wire 1 !4 in1 $end
$var wire 1 sa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ib out $end
$var wire 1 Gb in1 $end
$var wire 1 Gb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jb out $end
$var wire 1 Hb in1 $end
$var wire 1 Ib in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {a out $end
$var wire 1 Jb in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ~a Out $end
$var wire 1 !4 S $end
$var wire 1 na InpA $end
$var wire 1 ra InpB $end
$var wire 1 Kb notS $end
$var wire 1 Lb nand1 $end
$var wire 1 Mb nand2 $end
$var wire 1 Nb inputA $end
$var wire 1 Ob inputB $end
$var wire 1 Pb final_not $end

$scope module S_not $end
$var wire 1 Kb out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lb out $end
$var wire 1 Kb in1 $end
$var wire 1 na in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Nb out $end
$var wire 1 Lb in1 $end
$var wire 1 Lb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mb out $end
$var wire 1 !4 in1 $end
$var wire 1 ra in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ob out $end
$var wire 1 Mb in1 $end
$var wire 1 Mb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pb out $end
$var wire 1 Nb in1 $end
$var wire 1 Ob in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~a out $end
$var wire 1 Pb in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 (W Out $end
$var wire 1 ia S $end
$var wire 1 va InpA $end
$var wire 1 wa InpB $end
$var wire 1 Qb notS $end
$var wire 1 Rb nand1 $end
$var wire 1 Sb nand2 $end
$var wire 1 Tb inputA $end
$var wire 1 Ub inputB $end
$var wire 1 Vb final_not $end

$scope module S_not $end
$var wire 1 Qb out $end
$var wire 1 ia in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rb out $end
$var wire 1 Qb in1 $end
$var wire 1 va in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tb out $end
$var wire 1 Rb in1 $end
$var wire 1 Rb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sb out $end
$var wire 1 ia in1 $end
$var wire 1 wa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ub out $end
$var wire 1 Sb in1 $end
$var wire 1 Sb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vb out $end
$var wire 1 Tb in1 $end
$var wire 1 Ub in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (W out $end
$var wire 1 Vb in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 'W Out $end
$var wire 1 ia S $end
$var wire 1 xa InpA $end
$var wire 1 ya InpB $end
$var wire 1 Wb notS $end
$var wire 1 Xb nand1 $end
$var wire 1 Yb nand2 $end
$var wire 1 Zb inputA $end
$var wire 1 [b inputB $end
$var wire 1 \b final_not $end

$scope module S_not $end
$var wire 1 Wb out $end
$var wire 1 ia in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xb out $end
$var wire 1 Wb in1 $end
$var wire 1 xa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zb out $end
$var wire 1 Xb in1 $end
$var wire 1 Xb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yb out $end
$var wire 1 ia in1 $end
$var wire 1 ya in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [b out $end
$var wire 1 Yb in1 $end
$var wire 1 Yb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \b out $end
$var wire 1 Zb in1 $end
$var wire 1 [b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'W out $end
$var wire 1 \b in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 &W Out $end
$var wire 1 ia S $end
$var wire 1 za InpA $end
$var wire 1 {a InpB $end
$var wire 1 ]b notS $end
$var wire 1 ^b nand1 $end
$var wire 1 _b nand2 $end
$var wire 1 `b inputA $end
$var wire 1 ab inputB $end
$var wire 1 bb final_not $end

$scope module S_not $end
$var wire 1 ]b out $end
$var wire 1 ia in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^b out $end
$var wire 1 ]b in1 $end
$var wire 1 za in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `b out $end
$var wire 1 ^b in1 $end
$var wire 1 ^b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _b out $end
$var wire 1 ia in1 $end
$var wire 1 {a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ab out $end
$var wire 1 _b in1 $end
$var wire 1 _b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bb out $end
$var wire 1 `b in1 $end
$var wire 1 ab in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &W out $end
$var wire 1 bb in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 %W Out $end
$var wire 1 ia S $end
$var wire 1 |a InpA $end
$var wire 1 ~a InpB $end
$var wire 1 cb notS $end
$var wire 1 db nand1 $end
$var wire 1 eb nand2 $end
$var wire 1 fb inputA $end
$var wire 1 gb inputB $end
$var wire 1 hb final_not $end

$scope module S_not $end
$var wire 1 cb out $end
$var wire 1 ia in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 db out $end
$var wire 1 cb in1 $end
$var wire 1 |a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fb out $end
$var wire 1 db in1 $end
$var wire 1 db in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eb out $end
$var wire 1 ia in1 $end
$var wire 1 ~a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gb out $end
$var wire 1 eb in1 $end
$var wire 1 eb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hb out $end
$var wire 1 fb in1 $end
$var wire 1 gb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %W out $end
$var wire 1 hb in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 W6 Out [3] $end
$var wire 1 X6 Out [2] $end
$var wire 1 Y6 Out [1] $end
$var wire 1 Z6 Out [0] $end
$var wire 1 ib S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 1W InpA [3] $end
$var wire 1 2W InpA [2] $end
$var wire 1 3W InpA [1] $end
$var wire 1 4W InpA [0] $end
$var wire 1 )W InpB [3] $end
$var wire 1 *W InpB [2] $end
$var wire 1 +W InpB [1] $end
$var wire 1 ,W InpB [0] $end
$var wire 1 jb InpC [3] $end
$var wire 1 kb InpC [2] $end
$var wire 1 lb InpC [1] $end
$var wire 1 mb InpC [0] $end
$var wire 1 nb InpD [3] $end
$var wire 1 ob InpD [2] $end
$var wire 1 pb InpD [1] $end
$var wire 1 qb InpD [0] $end
$var wire 1 rb stage1_1_bit0 $end
$var wire 1 sb stage1_2_bit0 $end
$var wire 1 tb stage1_1_bit1 $end
$var wire 1 ub stage1_2_bit1 $end
$var wire 1 vb stage1_1_bit2 $end
$var wire 1 wb stage1_2_bit2 $end
$var wire 1 xb stage1_1_bit3 $end
$var wire 1 yb stage1_2_bit4 $end
$var wire 1 zb stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 rb Out $end
$var wire 1 ~3 S $end
$var wire 1 4W InpA $end
$var wire 1 ,W InpB $end
$var wire 1 {b notS $end
$var wire 1 |b nand1 $end
$var wire 1 }b nand2 $end
$var wire 1 ~b inputA $end
$var wire 1 !c inputB $end
$var wire 1 "c final_not $end

$scope module S_not $end
$var wire 1 {b out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |b out $end
$var wire 1 {b in1 $end
$var wire 1 4W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~b out $end
$var wire 1 |b in1 $end
$var wire 1 |b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }b out $end
$var wire 1 ~3 in1 $end
$var wire 1 ,W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !c out $end
$var wire 1 }b in1 $end
$var wire 1 }b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "c out $end
$var wire 1 ~b in1 $end
$var wire 1 !c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rb out $end
$var wire 1 "c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 tb Out $end
$var wire 1 ~3 S $end
$var wire 1 3W InpA $end
$var wire 1 +W InpB $end
$var wire 1 #c notS $end
$var wire 1 $c nand1 $end
$var wire 1 %c nand2 $end
$var wire 1 &c inputA $end
$var wire 1 'c inputB $end
$var wire 1 (c final_not $end

$scope module S_not $end
$var wire 1 #c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $c out $end
$var wire 1 #c in1 $end
$var wire 1 3W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &c out $end
$var wire 1 $c in1 $end
$var wire 1 $c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %c out $end
$var wire 1 ~3 in1 $end
$var wire 1 +W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'c out $end
$var wire 1 %c in1 $end
$var wire 1 %c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (c out $end
$var wire 1 &c in1 $end
$var wire 1 'c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tb out $end
$var wire 1 (c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 vb Out $end
$var wire 1 ~3 S $end
$var wire 1 2W InpA $end
$var wire 1 *W InpB $end
$var wire 1 )c notS $end
$var wire 1 *c nand1 $end
$var wire 1 +c nand2 $end
$var wire 1 ,c inputA $end
$var wire 1 -c inputB $end
$var wire 1 .c final_not $end

$scope module S_not $end
$var wire 1 )c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *c out $end
$var wire 1 )c in1 $end
$var wire 1 2W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,c out $end
$var wire 1 *c in1 $end
$var wire 1 *c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +c out $end
$var wire 1 ~3 in1 $end
$var wire 1 *W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -c out $end
$var wire 1 +c in1 $end
$var wire 1 +c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .c out $end
$var wire 1 ,c in1 $end
$var wire 1 -c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vb out $end
$var wire 1 .c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 xb Out $end
$var wire 1 ~3 S $end
$var wire 1 1W InpA $end
$var wire 1 )W InpB $end
$var wire 1 /c notS $end
$var wire 1 0c nand1 $end
$var wire 1 1c nand2 $end
$var wire 1 2c inputA $end
$var wire 1 3c inputB $end
$var wire 1 4c final_not $end

$scope module S_not $end
$var wire 1 /c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0c out $end
$var wire 1 /c in1 $end
$var wire 1 1W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2c out $end
$var wire 1 0c in1 $end
$var wire 1 0c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1c out $end
$var wire 1 ~3 in1 $end
$var wire 1 )W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3c out $end
$var wire 1 1c in1 $end
$var wire 1 1c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4c out $end
$var wire 1 2c in1 $end
$var wire 1 3c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xb out $end
$var wire 1 4c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 sb Out $end
$var wire 1 ~3 S $end
$var wire 1 mb InpA $end
$var wire 1 qb InpB $end
$var wire 1 5c notS $end
$var wire 1 6c nand1 $end
$var wire 1 7c nand2 $end
$var wire 1 8c inputA $end
$var wire 1 9c inputB $end
$var wire 1 :c final_not $end

$scope module S_not $end
$var wire 1 5c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6c out $end
$var wire 1 5c in1 $end
$var wire 1 mb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8c out $end
$var wire 1 6c in1 $end
$var wire 1 6c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7c out $end
$var wire 1 ~3 in1 $end
$var wire 1 qb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9c out $end
$var wire 1 7c in1 $end
$var wire 1 7c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :c out $end
$var wire 1 8c in1 $end
$var wire 1 9c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sb out $end
$var wire 1 :c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ub Out $end
$var wire 1 ~3 S $end
$var wire 1 lb InpA $end
$var wire 1 pb InpB $end
$var wire 1 ;c notS $end
$var wire 1 <c nand1 $end
$var wire 1 =c nand2 $end
$var wire 1 >c inputA $end
$var wire 1 ?c inputB $end
$var wire 1 @c final_not $end

$scope module S_not $end
$var wire 1 ;c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <c out $end
$var wire 1 ;c in1 $end
$var wire 1 lb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >c out $end
$var wire 1 <c in1 $end
$var wire 1 <c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =c out $end
$var wire 1 ~3 in1 $end
$var wire 1 pb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?c out $end
$var wire 1 =c in1 $end
$var wire 1 =c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @c out $end
$var wire 1 >c in1 $end
$var wire 1 ?c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ub out $end
$var wire 1 @c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 wb Out $end
$var wire 1 ~3 S $end
$var wire 1 kb InpA $end
$var wire 1 ob InpB $end
$var wire 1 Ac notS $end
$var wire 1 Bc nand1 $end
$var wire 1 Cc nand2 $end
$var wire 1 Dc inputA $end
$var wire 1 Ec inputB $end
$var wire 1 Fc final_not $end

$scope module S_not $end
$var wire 1 Ac out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bc out $end
$var wire 1 Ac in1 $end
$var wire 1 kb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dc out $end
$var wire 1 Bc in1 $end
$var wire 1 Bc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cc out $end
$var wire 1 ~3 in1 $end
$var wire 1 ob in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ec out $end
$var wire 1 Cc in1 $end
$var wire 1 Cc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fc out $end
$var wire 1 Dc in1 $end
$var wire 1 Ec in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wb out $end
$var wire 1 Fc in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 zb Out $end
$var wire 1 ~3 S $end
$var wire 1 jb InpA $end
$var wire 1 nb InpB $end
$var wire 1 Gc notS $end
$var wire 1 Hc nand1 $end
$var wire 1 Ic nand2 $end
$var wire 1 Jc inputA $end
$var wire 1 Kc inputB $end
$var wire 1 Lc final_not $end

$scope module S_not $end
$var wire 1 Gc out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hc out $end
$var wire 1 Gc in1 $end
$var wire 1 jb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jc out $end
$var wire 1 Hc in1 $end
$var wire 1 Hc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ic out $end
$var wire 1 ~3 in1 $end
$var wire 1 nb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kc out $end
$var wire 1 Ic in1 $end
$var wire 1 Ic in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lc out $end
$var wire 1 Jc in1 $end
$var wire 1 Kc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zb out $end
$var wire 1 Lc in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Z6 Out $end
$var wire 1 ib S $end
$var wire 1 rb InpA $end
$var wire 1 sb InpB $end
$var wire 1 Mc notS $end
$var wire 1 Nc nand1 $end
$var wire 1 Oc nand2 $end
$var wire 1 Pc inputA $end
$var wire 1 Qc inputB $end
$var wire 1 Rc final_not $end

$scope module S_not $end
$var wire 1 Mc out $end
$var wire 1 ib in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nc out $end
$var wire 1 Mc in1 $end
$var wire 1 rb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pc out $end
$var wire 1 Nc in1 $end
$var wire 1 Nc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Oc out $end
$var wire 1 ib in1 $end
$var wire 1 sb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qc out $end
$var wire 1 Oc in1 $end
$var wire 1 Oc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rc out $end
$var wire 1 Pc in1 $end
$var wire 1 Qc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z6 out $end
$var wire 1 Rc in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Y6 Out $end
$var wire 1 ib S $end
$var wire 1 tb InpA $end
$var wire 1 ub InpB $end
$var wire 1 Sc notS $end
$var wire 1 Tc nand1 $end
$var wire 1 Uc nand2 $end
$var wire 1 Vc inputA $end
$var wire 1 Wc inputB $end
$var wire 1 Xc final_not $end

$scope module S_not $end
$var wire 1 Sc out $end
$var wire 1 ib in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tc out $end
$var wire 1 Sc in1 $end
$var wire 1 tb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vc out $end
$var wire 1 Tc in1 $end
$var wire 1 Tc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Uc out $end
$var wire 1 ib in1 $end
$var wire 1 ub in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wc out $end
$var wire 1 Uc in1 $end
$var wire 1 Uc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xc out $end
$var wire 1 Vc in1 $end
$var wire 1 Wc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y6 out $end
$var wire 1 Xc in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 X6 Out $end
$var wire 1 ib S $end
$var wire 1 vb InpA $end
$var wire 1 wb InpB $end
$var wire 1 Yc notS $end
$var wire 1 Zc nand1 $end
$var wire 1 [c nand2 $end
$var wire 1 \c inputA $end
$var wire 1 ]c inputB $end
$var wire 1 ^c final_not $end

$scope module S_not $end
$var wire 1 Yc out $end
$var wire 1 ib in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zc out $end
$var wire 1 Yc in1 $end
$var wire 1 vb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \c out $end
$var wire 1 Zc in1 $end
$var wire 1 Zc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [c out $end
$var wire 1 ib in1 $end
$var wire 1 wb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]c out $end
$var wire 1 [c in1 $end
$var wire 1 [c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^c out $end
$var wire 1 \c in1 $end
$var wire 1 ]c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X6 out $end
$var wire 1 ^c in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 W6 Out $end
$var wire 1 ib S $end
$var wire 1 xb InpA $end
$var wire 1 zb InpB $end
$var wire 1 _c notS $end
$var wire 1 `c nand1 $end
$var wire 1 ac nand2 $end
$var wire 1 bc inputA $end
$var wire 1 cc inputB $end
$var wire 1 dc final_not $end

$scope module S_not $end
$var wire 1 _c out $end
$var wire 1 ib in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `c out $end
$var wire 1 _c in1 $end
$var wire 1 xb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bc out $end
$var wire 1 `c in1 $end
$var wire 1 `c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ac out $end
$var wire 1 ib in1 $end
$var wire 1 zb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cc out $end
$var wire 1 ac in1 $end
$var wire 1 ac in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dc out $end
$var wire 1 bc in1 $end
$var wire 1 cc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W6 out $end
$var wire 1 dc in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 S6 Out [3] $end
$var wire 1 T6 Out [2] $end
$var wire 1 U6 Out [1] $end
$var wire 1 V6 Out [0] $end
$var wire 1 ec S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 -W InpA [3] $end
$var wire 1 .W InpA [2] $end
$var wire 1 /W InpA [1] $end
$var wire 1 0W InpA [0] $end
$var wire 1 %W InpB [3] $end
$var wire 1 &W InpB [2] $end
$var wire 1 'W InpB [1] $end
$var wire 1 (W InpB [0] $end
$var wire 1 fc InpC [3] $end
$var wire 1 gc InpC [2] $end
$var wire 1 hc InpC [1] $end
$var wire 1 ic InpC [0] $end
$var wire 1 jc InpD [3] $end
$var wire 1 kc InpD [2] $end
$var wire 1 lc InpD [1] $end
$var wire 1 mc InpD [0] $end
$var wire 1 nc stage1_1_bit0 $end
$var wire 1 oc stage1_2_bit0 $end
$var wire 1 pc stage1_1_bit1 $end
$var wire 1 qc stage1_2_bit1 $end
$var wire 1 rc stage1_1_bit2 $end
$var wire 1 sc stage1_2_bit2 $end
$var wire 1 tc stage1_1_bit3 $end
$var wire 1 uc stage1_2_bit4 $end
$var wire 1 vc stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 nc Out $end
$var wire 1 ~3 S $end
$var wire 1 0W InpA $end
$var wire 1 (W InpB $end
$var wire 1 wc notS $end
$var wire 1 xc nand1 $end
$var wire 1 yc nand2 $end
$var wire 1 zc inputA $end
$var wire 1 {c inputB $end
$var wire 1 |c final_not $end

$scope module S_not $end
$var wire 1 wc out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xc out $end
$var wire 1 wc in1 $end
$var wire 1 0W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zc out $end
$var wire 1 xc in1 $end
$var wire 1 xc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yc out $end
$var wire 1 ~3 in1 $end
$var wire 1 (W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {c out $end
$var wire 1 yc in1 $end
$var wire 1 yc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |c out $end
$var wire 1 zc in1 $end
$var wire 1 {c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nc out $end
$var wire 1 |c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 pc Out $end
$var wire 1 ~3 S $end
$var wire 1 /W InpA $end
$var wire 1 'W InpB $end
$var wire 1 }c notS $end
$var wire 1 ~c nand1 $end
$var wire 1 !d nand2 $end
$var wire 1 "d inputA $end
$var wire 1 #d inputB $end
$var wire 1 $d final_not $end

$scope module S_not $end
$var wire 1 }c out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~c out $end
$var wire 1 }c in1 $end
$var wire 1 /W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "d out $end
$var wire 1 ~c in1 $end
$var wire 1 ~c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !d out $end
$var wire 1 ~3 in1 $end
$var wire 1 'W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #d out $end
$var wire 1 !d in1 $end
$var wire 1 !d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $d out $end
$var wire 1 "d in1 $end
$var wire 1 #d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pc out $end
$var wire 1 $d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 rc Out $end
$var wire 1 ~3 S $end
$var wire 1 .W InpA $end
$var wire 1 &W InpB $end
$var wire 1 %d notS $end
$var wire 1 &d nand1 $end
$var wire 1 'd nand2 $end
$var wire 1 (d inputA $end
$var wire 1 )d inputB $end
$var wire 1 *d final_not $end

$scope module S_not $end
$var wire 1 %d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &d out $end
$var wire 1 %d in1 $end
$var wire 1 .W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (d out $end
$var wire 1 &d in1 $end
$var wire 1 &d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'd out $end
$var wire 1 ~3 in1 $end
$var wire 1 &W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )d out $end
$var wire 1 'd in1 $end
$var wire 1 'd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *d out $end
$var wire 1 (d in1 $end
$var wire 1 )d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rc out $end
$var wire 1 *d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 tc Out $end
$var wire 1 ~3 S $end
$var wire 1 -W InpA $end
$var wire 1 %W InpB $end
$var wire 1 +d notS $end
$var wire 1 ,d nand1 $end
$var wire 1 -d nand2 $end
$var wire 1 .d inputA $end
$var wire 1 /d inputB $end
$var wire 1 0d final_not $end

$scope module S_not $end
$var wire 1 +d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,d out $end
$var wire 1 +d in1 $end
$var wire 1 -W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .d out $end
$var wire 1 ,d in1 $end
$var wire 1 ,d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -d out $end
$var wire 1 ~3 in1 $end
$var wire 1 %W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /d out $end
$var wire 1 -d in1 $end
$var wire 1 -d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0d out $end
$var wire 1 .d in1 $end
$var wire 1 /d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tc out $end
$var wire 1 0d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 oc Out $end
$var wire 1 ~3 S $end
$var wire 1 ic InpA $end
$var wire 1 mc InpB $end
$var wire 1 1d notS $end
$var wire 1 2d nand1 $end
$var wire 1 3d nand2 $end
$var wire 1 4d inputA $end
$var wire 1 5d inputB $end
$var wire 1 6d final_not $end

$scope module S_not $end
$var wire 1 1d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2d out $end
$var wire 1 1d in1 $end
$var wire 1 ic in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4d out $end
$var wire 1 2d in1 $end
$var wire 1 2d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3d out $end
$var wire 1 ~3 in1 $end
$var wire 1 mc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5d out $end
$var wire 1 3d in1 $end
$var wire 1 3d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6d out $end
$var wire 1 4d in1 $end
$var wire 1 5d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oc out $end
$var wire 1 6d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 qc Out $end
$var wire 1 ~3 S $end
$var wire 1 hc InpA $end
$var wire 1 lc InpB $end
$var wire 1 7d notS $end
$var wire 1 8d nand1 $end
$var wire 1 9d nand2 $end
$var wire 1 :d inputA $end
$var wire 1 ;d inputB $end
$var wire 1 <d final_not $end

$scope module S_not $end
$var wire 1 7d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8d out $end
$var wire 1 7d in1 $end
$var wire 1 hc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :d out $end
$var wire 1 8d in1 $end
$var wire 1 8d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9d out $end
$var wire 1 ~3 in1 $end
$var wire 1 lc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;d out $end
$var wire 1 9d in1 $end
$var wire 1 9d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <d out $end
$var wire 1 :d in1 $end
$var wire 1 ;d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qc out $end
$var wire 1 <d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 sc Out $end
$var wire 1 ~3 S $end
$var wire 1 gc InpA $end
$var wire 1 kc InpB $end
$var wire 1 =d notS $end
$var wire 1 >d nand1 $end
$var wire 1 ?d nand2 $end
$var wire 1 @d inputA $end
$var wire 1 Ad inputB $end
$var wire 1 Bd final_not $end

$scope module S_not $end
$var wire 1 =d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >d out $end
$var wire 1 =d in1 $end
$var wire 1 gc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @d out $end
$var wire 1 >d in1 $end
$var wire 1 >d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?d out $end
$var wire 1 ~3 in1 $end
$var wire 1 kc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ad out $end
$var wire 1 ?d in1 $end
$var wire 1 ?d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bd out $end
$var wire 1 @d in1 $end
$var wire 1 Ad in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sc out $end
$var wire 1 Bd in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 vc Out $end
$var wire 1 ~3 S $end
$var wire 1 fc InpA $end
$var wire 1 jc InpB $end
$var wire 1 Cd notS $end
$var wire 1 Dd nand1 $end
$var wire 1 Ed nand2 $end
$var wire 1 Fd inputA $end
$var wire 1 Gd inputB $end
$var wire 1 Hd final_not $end

$scope module S_not $end
$var wire 1 Cd out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Dd out $end
$var wire 1 Cd in1 $end
$var wire 1 fc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fd out $end
$var wire 1 Dd in1 $end
$var wire 1 Dd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ed out $end
$var wire 1 ~3 in1 $end
$var wire 1 jc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gd out $end
$var wire 1 Ed in1 $end
$var wire 1 Ed in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hd out $end
$var wire 1 Fd in1 $end
$var wire 1 Gd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vc out $end
$var wire 1 Hd in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 V6 Out $end
$var wire 1 ec S $end
$var wire 1 nc InpA $end
$var wire 1 oc InpB $end
$var wire 1 Id notS $end
$var wire 1 Jd nand1 $end
$var wire 1 Kd nand2 $end
$var wire 1 Ld inputA $end
$var wire 1 Md inputB $end
$var wire 1 Nd final_not $end

$scope module S_not $end
$var wire 1 Id out $end
$var wire 1 ec in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jd out $end
$var wire 1 Id in1 $end
$var wire 1 nc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ld out $end
$var wire 1 Jd in1 $end
$var wire 1 Jd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Kd out $end
$var wire 1 ec in1 $end
$var wire 1 oc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Md out $end
$var wire 1 Kd in1 $end
$var wire 1 Kd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Nd out $end
$var wire 1 Ld in1 $end
$var wire 1 Md in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V6 out $end
$var wire 1 Nd in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 U6 Out $end
$var wire 1 ec S $end
$var wire 1 pc InpA $end
$var wire 1 qc InpB $end
$var wire 1 Od notS $end
$var wire 1 Pd nand1 $end
$var wire 1 Qd nand2 $end
$var wire 1 Rd inputA $end
$var wire 1 Sd inputB $end
$var wire 1 Td final_not $end

$scope module S_not $end
$var wire 1 Od out $end
$var wire 1 ec in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pd out $end
$var wire 1 Od in1 $end
$var wire 1 pc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rd out $end
$var wire 1 Pd in1 $end
$var wire 1 Pd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qd out $end
$var wire 1 ec in1 $end
$var wire 1 qc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Sd out $end
$var wire 1 Qd in1 $end
$var wire 1 Qd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Td out $end
$var wire 1 Rd in1 $end
$var wire 1 Sd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U6 out $end
$var wire 1 Td in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 T6 Out $end
$var wire 1 ec S $end
$var wire 1 rc InpA $end
$var wire 1 sc InpB $end
$var wire 1 Ud notS $end
$var wire 1 Vd nand1 $end
$var wire 1 Wd nand2 $end
$var wire 1 Xd inputA $end
$var wire 1 Yd inputB $end
$var wire 1 Zd final_not $end

$scope module S_not $end
$var wire 1 Ud out $end
$var wire 1 ec in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vd out $end
$var wire 1 Ud in1 $end
$var wire 1 rc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xd out $end
$var wire 1 Vd in1 $end
$var wire 1 Vd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wd out $end
$var wire 1 ec in1 $end
$var wire 1 sc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yd out $end
$var wire 1 Wd in1 $end
$var wire 1 Wd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zd out $end
$var wire 1 Xd in1 $end
$var wire 1 Yd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T6 out $end
$var wire 1 Zd in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 S6 Out $end
$var wire 1 ec S $end
$var wire 1 tc InpA $end
$var wire 1 vc InpB $end
$var wire 1 [d notS $end
$var wire 1 \d nand1 $end
$var wire 1 ]d nand2 $end
$var wire 1 ^d inputA $end
$var wire 1 _d inputB $end
$var wire 1 `d final_not $end

$scope module S_not $end
$var wire 1 [d out $end
$var wire 1 ec in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \d out $end
$var wire 1 [d in1 $end
$var wire 1 tc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^d out $end
$var wire 1 \d in1 $end
$var wire 1 \d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]d out $end
$var wire 1 ec in1 $end
$var wire 1 vc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _d out $end
$var wire 1 ]d in1 $end
$var wire 1 ]d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `d out $end
$var wire 1 ^d in1 $end
$var wire 1 _d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S6 out $end
$var wire 1 `d in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 O6 Out [3] $end
$var wire 1 P6 Out [2] $end
$var wire 1 Q6 Out [1] $end
$var wire 1 R6 Out [0] $end
$var wire 1 ad S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 )W InpA [3] $end
$var wire 1 *W InpA [2] $end
$var wire 1 +W InpA [1] $end
$var wire 1 ,W InpA [0] $end
$var wire 1 bd InpB [3] $end
$var wire 1 cd InpB [2] $end
$var wire 1 dd InpB [1] $end
$var wire 1 ed InpB [0] $end
$var wire 1 fd InpC [3] $end
$var wire 1 gd InpC [2] $end
$var wire 1 hd InpC [1] $end
$var wire 1 id InpC [0] $end
$var wire 1 jd InpD [3] $end
$var wire 1 kd InpD [2] $end
$var wire 1 ld InpD [1] $end
$var wire 1 md InpD [0] $end
$var wire 1 nd stage1_1_bit0 $end
$var wire 1 od stage1_2_bit0 $end
$var wire 1 pd stage1_1_bit1 $end
$var wire 1 qd stage1_2_bit1 $end
$var wire 1 rd stage1_1_bit2 $end
$var wire 1 sd stage1_2_bit2 $end
$var wire 1 td stage1_1_bit3 $end
$var wire 1 ud stage1_2_bit4 $end
$var wire 1 vd stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 nd Out $end
$var wire 1 ~3 S $end
$var wire 1 ,W InpA $end
$var wire 1 ed InpB $end
$var wire 1 wd notS $end
$var wire 1 xd nand1 $end
$var wire 1 yd nand2 $end
$var wire 1 zd inputA $end
$var wire 1 {d inputB $end
$var wire 1 |d final_not $end

$scope module S_not $end
$var wire 1 wd out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xd out $end
$var wire 1 wd in1 $end
$var wire 1 ,W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zd out $end
$var wire 1 xd in1 $end
$var wire 1 xd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yd out $end
$var wire 1 ~3 in1 $end
$var wire 1 ed in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {d out $end
$var wire 1 yd in1 $end
$var wire 1 yd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |d out $end
$var wire 1 zd in1 $end
$var wire 1 {d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nd out $end
$var wire 1 |d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 pd Out $end
$var wire 1 ~3 S $end
$var wire 1 +W InpA $end
$var wire 1 dd InpB $end
$var wire 1 }d notS $end
$var wire 1 ~d nand1 $end
$var wire 1 !e nand2 $end
$var wire 1 "e inputA $end
$var wire 1 #e inputB $end
$var wire 1 $e final_not $end

$scope module S_not $end
$var wire 1 }d out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~d out $end
$var wire 1 }d in1 $end
$var wire 1 +W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "e out $end
$var wire 1 ~d in1 $end
$var wire 1 ~d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !e out $end
$var wire 1 ~3 in1 $end
$var wire 1 dd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #e out $end
$var wire 1 !e in1 $end
$var wire 1 !e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $e out $end
$var wire 1 "e in1 $end
$var wire 1 #e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pd out $end
$var wire 1 $e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 rd Out $end
$var wire 1 ~3 S $end
$var wire 1 *W InpA $end
$var wire 1 cd InpB $end
$var wire 1 %e notS $end
$var wire 1 &e nand1 $end
$var wire 1 'e nand2 $end
$var wire 1 (e inputA $end
$var wire 1 )e inputB $end
$var wire 1 *e final_not $end

$scope module S_not $end
$var wire 1 %e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &e out $end
$var wire 1 %e in1 $end
$var wire 1 *W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (e out $end
$var wire 1 &e in1 $end
$var wire 1 &e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'e out $end
$var wire 1 ~3 in1 $end
$var wire 1 cd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )e out $end
$var wire 1 'e in1 $end
$var wire 1 'e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *e out $end
$var wire 1 (e in1 $end
$var wire 1 )e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rd out $end
$var wire 1 *e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 td Out $end
$var wire 1 ~3 S $end
$var wire 1 )W InpA $end
$var wire 1 bd InpB $end
$var wire 1 +e notS $end
$var wire 1 ,e nand1 $end
$var wire 1 -e nand2 $end
$var wire 1 .e inputA $end
$var wire 1 /e inputB $end
$var wire 1 0e final_not $end

$scope module S_not $end
$var wire 1 +e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,e out $end
$var wire 1 +e in1 $end
$var wire 1 )W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .e out $end
$var wire 1 ,e in1 $end
$var wire 1 ,e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -e out $end
$var wire 1 ~3 in1 $end
$var wire 1 bd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /e out $end
$var wire 1 -e in1 $end
$var wire 1 -e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0e out $end
$var wire 1 .e in1 $end
$var wire 1 /e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 td out $end
$var wire 1 0e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 od Out $end
$var wire 1 ~3 S $end
$var wire 1 id InpA $end
$var wire 1 md InpB $end
$var wire 1 1e notS $end
$var wire 1 2e nand1 $end
$var wire 1 3e nand2 $end
$var wire 1 4e inputA $end
$var wire 1 5e inputB $end
$var wire 1 6e final_not $end

$scope module S_not $end
$var wire 1 1e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2e out $end
$var wire 1 1e in1 $end
$var wire 1 id in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4e out $end
$var wire 1 2e in1 $end
$var wire 1 2e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3e out $end
$var wire 1 ~3 in1 $end
$var wire 1 md in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5e out $end
$var wire 1 3e in1 $end
$var wire 1 3e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6e out $end
$var wire 1 4e in1 $end
$var wire 1 5e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 od out $end
$var wire 1 6e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 qd Out $end
$var wire 1 ~3 S $end
$var wire 1 hd InpA $end
$var wire 1 ld InpB $end
$var wire 1 7e notS $end
$var wire 1 8e nand1 $end
$var wire 1 9e nand2 $end
$var wire 1 :e inputA $end
$var wire 1 ;e inputB $end
$var wire 1 <e final_not $end

$scope module S_not $end
$var wire 1 7e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8e out $end
$var wire 1 7e in1 $end
$var wire 1 hd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :e out $end
$var wire 1 8e in1 $end
$var wire 1 8e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9e out $end
$var wire 1 ~3 in1 $end
$var wire 1 ld in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;e out $end
$var wire 1 9e in1 $end
$var wire 1 9e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <e out $end
$var wire 1 :e in1 $end
$var wire 1 ;e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qd out $end
$var wire 1 <e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 sd Out $end
$var wire 1 ~3 S $end
$var wire 1 gd InpA $end
$var wire 1 kd InpB $end
$var wire 1 =e notS $end
$var wire 1 >e nand1 $end
$var wire 1 ?e nand2 $end
$var wire 1 @e inputA $end
$var wire 1 Ae inputB $end
$var wire 1 Be final_not $end

$scope module S_not $end
$var wire 1 =e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >e out $end
$var wire 1 =e in1 $end
$var wire 1 gd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @e out $end
$var wire 1 >e in1 $end
$var wire 1 >e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?e out $end
$var wire 1 ~3 in1 $end
$var wire 1 kd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ae out $end
$var wire 1 ?e in1 $end
$var wire 1 ?e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Be out $end
$var wire 1 @e in1 $end
$var wire 1 Ae in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sd out $end
$var wire 1 Be in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 vd Out $end
$var wire 1 ~3 S $end
$var wire 1 fd InpA $end
$var wire 1 jd InpB $end
$var wire 1 Ce notS $end
$var wire 1 De nand1 $end
$var wire 1 Ee nand2 $end
$var wire 1 Fe inputA $end
$var wire 1 Ge inputB $end
$var wire 1 He final_not $end

$scope module S_not $end
$var wire 1 Ce out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 De out $end
$var wire 1 Ce in1 $end
$var wire 1 fd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fe out $end
$var wire 1 De in1 $end
$var wire 1 De in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ee out $end
$var wire 1 ~3 in1 $end
$var wire 1 jd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ge out $end
$var wire 1 Ee in1 $end
$var wire 1 Ee in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 He out $end
$var wire 1 Fe in1 $end
$var wire 1 Ge in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vd out $end
$var wire 1 He in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 R6 Out $end
$var wire 1 ad S $end
$var wire 1 nd InpA $end
$var wire 1 od InpB $end
$var wire 1 Ie notS $end
$var wire 1 Je nand1 $end
$var wire 1 Ke nand2 $end
$var wire 1 Le inputA $end
$var wire 1 Me inputB $end
$var wire 1 Ne final_not $end

$scope module S_not $end
$var wire 1 Ie out $end
$var wire 1 ad in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Je out $end
$var wire 1 Ie in1 $end
$var wire 1 nd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Le out $end
$var wire 1 Je in1 $end
$var wire 1 Je in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ke out $end
$var wire 1 ad in1 $end
$var wire 1 od in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Me out $end
$var wire 1 Ke in1 $end
$var wire 1 Ke in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ne out $end
$var wire 1 Le in1 $end
$var wire 1 Me in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R6 out $end
$var wire 1 Ne in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Q6 Out $end
$var wire 1 ad S $end
$var wire 1 pd InpA $end
$var wire 1 qd InpB $end
$var wire 1 Oe notS $end
$var wire 1 Pe nand1 $end
$var wire 1 Qe nand2 $end
$var wire 1 Re inputA $end
$var wire 1 Se inputB $end
$var wire 1 Te final_not $end

$scope module S_not $end
$var wire 1 Oe out $end
$var wire 1 ad in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pe out $end
$var wire 1 Oe in1 $end
$var wire 1 pd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Re out $end
$var wire 1 Pe in1 $end
$var wire 1 Pe in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qe out $end
$var wire 1 ad in1 $end
$var wire 1 qd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Se out $end
$var wire 1 Qe in1 $end
$var wire 1 Qe in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Te out $end
$var wire 1 Re in1 $end
$var wire 1 Se in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q6 out $end
$var wire 1 Te in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 P6 Out $end
$var wire 1 ad S $end
$var wire 1 rd InpA $end
$var wire 1 sd InpB $end
$var wire 1 Ue notS $end
$var wire 1 Ve nand1 $end
$var wire 1 We nand2 $end
$var wire 1 Xe inputA $end
$var wire 1 Ye inputB $end
$var wire 1 Ze final_not $end

$scope module S_not $end
$var wire 1 Ue out $end
$var wire 1 ad in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ve out $end
$var wire 1 Ue in1 $end
$var wire 1 rd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xe out $end
$var wire 1 Ve in1 $end
$var wire 1 Ve in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 We out $end
$var wire 1 ad in1 $end
$var wire 1 sd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ye out $end
$var wire 1 We in1 $end
$var wire 1 We in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ze out $end
$var wire 1 Xe in1 $end
$var wire 1 Ye in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P6 out $end
$var wire 1 Ze in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 O6 Out $end
$var wire 1 ad S $end
$var wire 1 td InpA $end
$var wire 1 vd InpB $end
$var wire 1 [e notS $end
$var wire 1 \e nand1 $end
$var wire 1 ]e nand2 $end
$var wire 1 ^e inputA $end
$var wire 1 _e inputB $end
$var wire 1 `e final_not $end

$scope module S_not $end
$var wire 1 [e out $end
$var wire 1 ad in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \e out $end
$var wire 1 [e in1 $end
$var wire 1 td in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^e out $end
$var wire 1 \e in1 $end
$var wire 1 \e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]e out $end
$var wire 1 ad in1 $end
$var wire 1 vd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _e out $end
$var wire 1 ]e in1 $end
$var wire 1 ]e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `e out $end
$var wire 1 ^e in1 $end
$var wire 1 _e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O6 out $end
$var wire 1 `e in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 K6 Out [3] $end
$var wire 1 L6 Out [2] $end
$var wire 1 M6 Out [1] $end
$var wire 1 N6 Out [0] $end
$var wire 1 ae S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 %W InpA [3] $end
$var wire 1 &W InpA [2] $end
$var wire 1 'W InpA [1] $end
$var wire 1 (W InpA [0] $end
$var wire 1 be InpB [3] $end
$var wire 1 ce InpB [2] $end
$var wire 1 de InpB [1] $end
$var wire 1 ee InpB [0] $end
$var wire 1 fe InpC [3] $end
$var wire 1 ge InpC [2] $end
$var wire 1 he InpC [1] $end
$var wire 1 ie InpC [0] $end
$var wire 1 je InpD [3] $end
$var wire 1 ke InpD [2] $end
$var wire 1 le InpD [1] $end
$var wire 1 me InpD [0] $end
$var wire 1 ne stage1_1_bit0 $end
$var wire 1 oe stage1_2_bit0 $end
$var wire 1 pe stage1_1_bit1 $end
$var wire 1 qe stage1_2_bit1 $end
$var wire 1 re stage1_1_bit2 $end
$var wire 1 se stage1_2_bit2 $end
$var wire 1 te stage1_1_bit3 $end
$var wire 1 ue stage1_2_bit4 $end
$var wire 1 ve stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ne Out $end
$var wire 1 ~3 S $end
$var wire 1 (W InpA $end
$var wire 1 ee InpB $end
$var wire 1 we notS $end
$var wire 1 xe nand1 $end
$var wire 1 ye nand2 $end
$var wire 1 ze inputA $end
$var wire 1 {e inputB $end
$var wire 1 |e final_not $end

$scope module S_not $end
$var wire 1 we out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xe out $end
$var wire 1 we in1 $end
$var wire 1 (W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ze out $end
$var wire 1 xe in1 $end
$var wire 1 xe in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ye out $end
$var wire 1 ~3 in1 $end
$var wire 1 ee in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {e out $end
$var wire 1 ye in1 $end
$var wire 1 ye in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |e out $end
$var wire 1 ze in1 $end
$var wire 1 {e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ne out $end
$var wire 1 |e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 pe Out $end
$var wire 1 ~3 S $end
$var wire 1 'W InpA $end
$var wire 1 de InpB $end
$var wire 1 }e notS $end
$var wire 1 ~e nand1 $end
$var wire 1 !f nand2 $end
$var wire 1 "f inputA $end
$var wire 1 #f inputB $end
$var wire 1 $f final_not $end

$scope module S_not $end
$var wire 1 }e out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~e out $end
$var wire 1 }e in1 $end
$var wire 1 'W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "f out $end
$var wire 1 ~e in1 $end
$var wire 1 ~e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !f out $end
$var wire 1 ~3 in1 $end
$var wire 1 de in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #f out $end
$var wire 1 !f in1 $end
$var wire 1 !f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $f out $end
$var wire 1 "f in1 $end
$var wire 1 #f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pe out $end
$var wire 1 $f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 re Out $end
$var wire 1 ~3 S $end
$var wire 1 &W InpA $end
$var wire 1 ce InpB $end
$var wire 1 %f notS $end
$var wire 1 &f nand1 $end
$var wire 1 'f nand2 $end
$var wire 1 (f inputA $end
$var wire 1 )f inputB $end
$var wire 1 *f final_not $end

$scope module S_not $end
$var wire 1 %f out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &f out $end
$var wire 1 %f in1 $end
$var wire 1 &W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (f out $end
$var wire 1 &f in1 $end
$var wire 1 &f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'f out $end
$var wire 1 ~3 in1 $end
$var wire 1 ce in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )f out $end
$var wire 1 'f in1 $end
$var wire 1 'f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *f out $end
$var wire 1 (f in1 $end
$var wire 1 )f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 re out $end
$var wire 1 *f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 te Out $end
$var wire 1 ~3 S $end
$var wire 1 %W InpA $end
$var wire 1 be InpB $end
$var wire 1 +f notS $end
$var wire 1 ,f nand1 $end
$var wire 1 -f nand2 $end
$var wire 1 .f inputA $end
$var wire 1 /f inputB $end
$var wire 1 0f final_not $end

$scope module S_not $end
$var wire 1 +f out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,f out $end
$var wire 1 +f in1 $end
$var wire 1 %W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .f out $end
$var wire 1 ,f in1 $end
$var wire 1 ,f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -f out $end
$var wire 1 ~3 in1 $end
$var wire 1 be in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /f out $end
$var wire 1 -f in1 $end
$var wire 1 -f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0f out $end
$var wire 1 .f in1 $end
$var wire 1 /f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 te out $end
$var wire 1 0f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 oe Out $end
$var wire 1 ~3 S $end
$var wire 1 ie InpA $end
$var wire 1 me InpB $end
$var wire 1 1f notS $end
$var wire 1 2f nand1 $end
$var wire 1 3f nand2 $end
$var wire 1 4f inputA $end
$var wire 1 5f inputB $end
$var wire 1 6f final_not $end

$scope module S_not $end
$var wire 1 1f out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2f out $end
$var wire 1 1f in1 $end
$var wire 1 ie in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4f out $end
$var wire 1 2f in1 $end
$var wire 1 2f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3f out $end
$var wire 1 ~3 in1 $end
$var wire 1 me in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5f out $end
$var wire 1 3f in1 $end
$var wire 1 3f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6f out $end
$var wire 1 4f in1 $end
$var wire 1 5f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oe out $end
$var wire 1 6f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 qe Out $end
$var wire 1 ~3 S $end
$var wire 1 he InpA $end
$var wire 1 le InpB $end
$var wire 1 7f notS $end
$var wire 1 8f nand1 $end
$var wire 1 9f nand2 $end
$var wire 1 :f inputA $end
$var wire 1 ;f inputB $end
$var wire 1 <f final_not $end

$scope module S_not $end
$var wire 1 7f out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8f out $end
$var wire 1 7f in1 $end
$var wire 1 he in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :f out $end
$var wire 1 8f in1 $end
$var wire 1 8f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9f out $end
$var wire 1 ~3 in1 $end
$var wire 1 le in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;f out $end
$var wire 1 9f in1 $end
$var wire 1 9f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <f out $end
$var wire 1 :f in1 $end
$var wire 1 ;f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qe out $end
$var wire 1 <f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 se Out $end
$var wire 1 ~3 S $end
$var wire 1 ge InpA $end
$var wire 1 ke InpB $end
$var wire 1 =f notS $end
$var wire 1 >f nand1 $end
$var wire 1 ?f nand2 $end
$var wire 1 @f inputA $end
$var wire 1 Af inputB $end
$var wire 1 Bf final_not $end

$scope module S_not $end
$var wire 1 =f out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >f out $end
$var wire 1 =f in1 $end
$var wire 1 ge in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @f out $end
$var wire 1 >f in1 $end
$var wire 1 >f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?f out $end
$var wire 1 ~3 in1 $end
$var wire 1 ke in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Af out $end
$var wire 1 ?f in1 $end
$var wire 1 ?f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bf out $end
$var wire 1 @f in1 $end
$var wire 1 Af in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 se out $end
$var wire 1 Bf in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ve Out $end
$var wire 1 ~3 S $end
$var wire 1 fe InpA $end
$var wire 1 je InpB $end
$var wire 1 Cf notS $end
$var wire 1 Df nand1 $end
$var wire 1 Ef nand2 $end
$var wire 1 Ff inputA $end
$var wire 1 Gf inputB $end
$var wire 1 Hf final_not $end

$scope module S_not $end
$var wire 1 Cf out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Df out $end
$var wire 1 Cf in1 $end
$var wire 1 fe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ff out $end
$var wire 1 Df in1 $end
$var wire 1 Df in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ef out $end
$var wire 1 ~3 in1 $end
$var wire 1 je in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gf out $end
$var wire 1 Ef in1 $end
$var wire 1 Ef in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hf out $end
$var wire 1 Ff in1 $end
$var wire 1 Gf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ve out $end
$var wire 1 Hf in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 N6 Out $end
$var wire 1 ae S $end
$var wire 1 ne InpA $end
$var wire 1 oe InpB $end
$var wire 1 If notS $end
$var wire 1 Jf nand1 $end
$var wire 1 Kf nand2 $end
$var wire 1 Lf inputA $end
$var wire 1 Mf inputB $end
$var wire 1 Nf final_not $end

$scope module S_not $end
$var wire 1 If out $end
$var wire 1 ae in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jf out $end
$var wire 1 If in1 $end
$var wire 1 ne in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Lf out $end
$var wire 1 Jf in1 $end
$var wire 1 Jf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Kf out $end
$var wire 1 ae in1 $end
$var wire 1 oe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Mf out $end
$var wire 1 Kf in1 $end
$var wire 1 Kf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Nf out $end
$var wire 1 Lf in1 $end
$var wire 1 Mf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N6 out $end
$var wire 1 Nf in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 M6 Out $end
$var wire 1 ae S $end
$var wire 1 pe InpA $end
$var wire 1 qe InpB $end
$var wire 1 Of notS $end
$var wire 1 Pf nand1 $end
$var wire 1 Qf nand2 $end
$var wire 1 Rf inputA $end
$var wire 1 Sf inputB $end
$var wire 1 Tf final_not $end

$scope module S_not $end
$var wire 1 Of out $end
$var wire 1 ae in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pf out $end
$var wire 1 Of in1 $end
$var wire 1 pe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rf out $end
$var wire 1 Pf in1 $end
$var wire 1 Pf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qf out $end
$var wire 1 ae in1 $end
$var wire 1 qe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Sf out $end
$var wire 1 Qf in1 $end
$var wire 1 Qf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Tf out $end
$var wire 1 Rf in1 $end
$var wire 1 Sf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M6 out $end
$var wire 1 Tf in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 L6 Out $end
$var wire 1 ae S $end
$var wire 1 re InpA $end
$var wire 1 se InpB $end
$var wire 1 Uf notS $end
$var wire 1 Vf nand1 $end
$var wire 1 Wf nand2 $end
$var wire 1 Xf inputA $end
$var wire 1 Yf inputB $end
$var wire 1 Zf final_not $end

$scope module S_not $end
$var wire 1 Uf out $end
$var wire 1 ae in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vf out $end
$var wire 1 Uf in1 $end
$var wire 1 re in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xf out $end
$var wire 1 Vf in1 $end
$var wire 1 Vf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wf out $end
$var wire 1 ae in1 $end
$var wire 1 se in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yf out $end
$var wire 1 Wf in1 $end
$var wire 1 Wf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zf out $end
$var wire 1 Xf in1 $end
$var wire 1 Yf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L6 out $end
$var wire 1 Zf in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 K6 Out $end
$var wire 1 ae S $end
$var wire 1 te InpA $end
$var wire 1 ve InpB $end
$var wire 1 [f notS $end
$var wire 1 \f nand1 $end
$var wire 1 ]f nand2 $end
$var wire 1 ^f inputA $end
$var wire 1 _f inputB $end
$var wire 1 `f final_not $end

$scope module S_not $end
$var wire 1 [f out $end
$var wire 1 ae in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \f out $end
$var wire 1 [f in1 $end
$var wire 1 te in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^f out $end
$var wire 1 \f in1 $end
$var wire 1 \f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]f out $end
$var wire 1 ae in1 $end
$var wire 1 ve in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _f out $end
$var wire 1 ]f in1 $end
$var wire 1 ]f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `f out $end
$var wire 1 ^f in1 $end
$var wire 1 _f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K6 out $end
$var wire 1 `f in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_3 $end
$var parameter 32 af OPERAND_WIDTH $end
$var parameter 32 bf SHAMT_WIDTH $end
$var parameter 32 cf NUM_OPERATIONS $end
$var wire 1 b3 in [15] $end
$var wire 1 c3 in [14] $end
$var wire 1 d3 in [13] $end
$var wire 1 e3 in [12] $end
$var wire 1 f3 in [11] $end
$var wire 1 g3 in [10] $end
$var wire 1 h3 in [9] $end
$var wire 1 i3 in [8] $end
$var wire 1 j3 in [7] $end
$var wire 1 k3 in [6] $end
$var wire 1 l3 in [5] $end
$var wire 1 m3 in [4] $end
$var wire 1 n3 in [3] $end
$var wire 1 o3 in [2] $end
$var wire 1 p3 in [1] $end
$var wire 1 q3 in [0] $end
$var wire 1 ~3 shamt [3] $end
$var wire 1 !4 shamt [2] $end
$var wire 1 "4 shamt [1] $end
$var wire 1 #4 shamt [0] $end
$var wire 1 [6 out [15] $end
$var wire 1 \6 out [14] $end
$var wire 1 ]6 out [13] $end
$var wire 1 ^6 out [12] $end
$var wire 1 _6 out [11] $end
$var wire 1 `6 out [10] $end
$var wire 1 a6 out [9] $end
$var wire 1 b6 out [8] $end
$var wire 1 c6 out [7] $end
$var wire 1 d6 out [6] $end
$var wire 1 e6 out [5] $end
$var wire 1 f6 out [4] $end
$var wire 1 g6 out [3] $end
$var wire 1 h6 out [2] $end
$var wire 1 i6 out [1] $end
$var wire 1 j6 out [0] $end
$var wire 1 df shift1 [15] $end
$var wire 1 ef shift1 [14] $end
$var wire 1 ff shift1 [13] $end
$var wire 1 gf shift1 [12] $end
$var wire 1 hf shift1 [11] $end
$var wire 1 if shift1 [10] $end
$var wire 1 jf shift1 [9] $end
$var wire 1 kf shift1 [8] $end
$var wire 1 lf shift1 [7] $end
$var wire 1 mf shift1 [6] $end
$var wire 1 nf shift1 [5] $end
$var wire 1 of shift1 [4] $end
$var wire 1 pf shift1 [3] $end
$var wire 1 qf shift1 [2] $end
$var wire 1 rf shift1 [1] $end
$var wire 1 sf shift1 [0] $end
$var wire 1 tf shift2 [15] $end
$var wire 1 uf shift2 [14] $end
$var wire 1 vf shift2 [13] $end
$var wire 1 wf shift2 [12] $end
$var wire 1 xf shift2 [11] $end
$var wire 1 yf shift2 [10] $end
$var wire 1 zf shift2 [9] $end
$var wire 1 {f shift2 [8] $end
$var wire 1 |f shift2 [7] $end
$var wire 1 }f shift2 [6] $end
$var wire 1 ~f shift2 [5] $end
$var wire 1 !g shift2 [4] $end
$var wire 1 "g shift2 [3] $end
$var wire 1 #g shift2 [2] $end
$var wire 1 $g shift2 [1] $end
$var wire 1 %g shift2 [0] $end
$var wire 1 &g shift4 [15] $end
$var wire 1 'g shift4 [14] $end
$var wire 1 (g shift4 [13] $end
$var wire 1 )g shift4 [12] $end
$var wire 1 *g shift4 [11] $end
$var wire 1 +g shift4 [10] $end
$var wire 1 ,g shift4 [9] $end
$var wire 1 -g shift4 [8] $end
$var wire 1 .g shift4 [7] $end
$var wire 1 /g shift4 [6] $end
$var wire 1 0g shift4 [5] $end
$var wire 1 1g shift4 [4] $end
$var wire 1 2g shift4 [3] $end
$var wire 1 3g shift4 [2] $end
$var wire 1 4g shift4 [1] $end
$var wire 1 5g shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 pf Out [3] $end
$var wire 1 qf Out [2] $end
$var wire 1 rf Out [1] $end
$var wire 1 sf Out [0] $end
$var wire 1 6g S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 n3 InpA [3] $end
$var wire 1 o3 InpA [2] $end
$var wire 1 p3 InpA [1] $end
$var wire 1 q3 InpA [0] $end
$var wire 1 m3 InpB [3] $end
$var wire 1 n3 InpB [2] $end
$var wire 1 o3 InpB [1] $end
$var wire 1 p3 InpB [0] $end
$var wire 1 7g InpC [3] $end
$var wire 1 8g InpC [2] $end
$var wire 1 9g InpC [1] $end
$var wire 1 :g InpC [0] $end
$var wire 1 ;g InpD [3] $end
$var wire 1 <g InpD [2] $end
$var wire 1 =g InpD [1] $end
$var wire 1 >g InpD [0] $end
$var wire 1 ?g stage1_1_bit0 $end
$var wire 1 @g stage1_2_bit0 $end
$var wire 1 Ag stage1_1_bit1 $end
$var wire 1 Bg stage1_2_bit1 $end
$var wire 1 Cg stage1_1_bit2 $end
$var wire 1 Dg stage1_2_bit2 $end
$var wire 1 Eg stage1_1_bit3 $end
$var wire 1 Fg stage1_2_bit4 $end
$var wire 1 Gg stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ?g Out $end
$var wire 1 #4 S $end
$var wire 1 q3 InpA $end
$var wire 1 p3 InpB $end
$var wire 1 Hg notS $end
$var wire 1 Ig nand1 $end
$var wire 1 Jg nand2 $end
$var wire 1 Kg inputA $end
$var wire 1 Lg inputB $end
$var wire 1 Mg final_not $end

$scope module S_not $end
$var wire 1 Hg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ig out $end
$var wire 1 Hg in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kg out $end
$var wire 1 Ig in1 $end
$var wire 1 Ig in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jg out $end
$var wire 1 #4 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lg out $end
$var wire 1 Jg in1 $end
$var wire 1 Jg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mg out $end
$var wire 1 Kg in1 $end
$var wire 1 Lg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?g out $end
$var wire 1 Mg in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Ag Out $end
$var wire 1 #4 S $end
$var wire 1 p3 InpA $end
$var wire 1 o3 InpB $end
$var wire 1 Ng notS $end
$var wire 1 Og nand1 $end
$var wire 1 Pg nand2 $end
$var wire 1 Qg inputA $end
$var wire 1 Rg inputB $end
$var wire 1 Sg final_not $end

$scope module S_not $end
$var wire 1 Ng out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Og out $end
$var wire 1 Ng in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qg out $end
$var wire 1 Og in1 $end
$var wire 1 Og in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pg out $end
$var wire 1 #4 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rg out $end
$var wire 1 Pg in1 $end
$var wire 1 Pg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sg out $end
$var wire 1 Qg in1 $end
$var wire 1 Rg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ag out $end
$var wire 1 Sg in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Cg Out $end
$var wire 1 #4 S $end
$var wire 1 o3 InpA $end
$var wire 1 n3 InpB $end
$var wire 1 Tg notS $end
$var wire 1 Ug nand1 $end
$var wire 1 Vg nand2 $end
$var wire 1 Wg inputA $end
$var wire 1 Xg inputB $end
$var wire 1 Yg final_not $end

$scope module S_not $end
$var wire 1 Tg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ug out $end
$var wire 1 Tg in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wg out $end
$var wire 1 Ug in1 $end
$var wire 1 Ug in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vg out $end
$var wire 1 #4 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xg out $end
$var wire 1 Vg in1 $end
$var wire 1 Vg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yg out $end
$var wire 1 Wg in1 $end
$var wire 1 Xg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Cg out $end
$var wire 1 Yg in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Eg Out $end
$var wire 1 #4 S $end
$var wire 1 n3 InpA $end
$var wire 1 m3 InpB $end
$var wire 1 Zg notS $end
$var wire 1 [g nand1 $end
$var wire 1 \g nand2 $end
$var wire 1 ]g inputA $end
$var wire 1 ^g inputB $end
$var wire 1 _g final_not $end

$scope module S_not $end
$var wire 1 Zg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [g out $end
$var wire 1 Zg in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]g out $end
$var wire 1 [g in1 $end
$var wire 1 [g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \g out $end
$var wire 1 #4 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^g out $end
$var wire 1 \g in1 $end
$var wire 1 \g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _g out $end
$var wire 1 ]g in1 $end
$var wire 1 ^g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Eg out $end
$var wire 1 _g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 @g Out $end
$var wire 1 #4 S $end
$var wire 1 :g InpA $end
$var wire 1 >g InpB $end
$var wire 1 `g notS $end
$var wire 1 ag nand1 $end
$var wire 1 bg nand2 $end
$var wire 1 cg inputA $end
$var wire 1 dg inputB $end
$var wire 1 eg final_not $end

$scope module S_not $end
$var wire 1 `g out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ag out $end
$var wire 1 `g in1 $end
$var wire 1 :g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cg out $end
$var wire 1 ag in1 $end
$var wire 1 ag in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bg out $end
$var wire 1 #4 in1 $end
$var wire 1 >g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dg out $end
$var wire 1 bg in1 $end
$var wire 1 bg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eg out $end
$var wire 1 cg in1 $end
$var wire 1 dg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @g out $end
$var wire 1 eg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Bg Out $end
$var wire 1 #4 S $end
$var wire 1 9g InpA $end
$var wire 1 =g InpB $end
$var wire 1 fg notS $end
$var wire 1 gg nand1 $end
$var wire 1 hg nand2 $end
$var wire 1 ig inputA $end
$var wire 1 jg inputB $end
$var wire 1 kg final_not $end

$scope module S_not $end
$var wire 1 fg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gg out $end
$var wire 1 fg in1 $end
$var wire 1 9g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ig out $end
$var wire 1 gg in1 $end
$var wire 1 gg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hg out $end
$var wire 1 #4 in1 $end
$var wire 1 =g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jg out $end
$var wire 1 hg in1 $end
$var wire 1 hg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kg out $end
$var wire 1 ig in1 $end
$var wire 1 jg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Bg out $end
$var wire 1 kg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Dg Out $end
$var wire 1 #4 S $end
$var wire 1 8g InpA $end
$var wire 1 <g InpB $end
$var wire 1 lg notS $end
$var wire 1 mg nand1 $end
$var wire 1 ng nand2 $end
$var wire 1 og inputA $end
$var wire 1 pg inputB $end
$var wire 1 qg final_not $end

$scope module S_not $end
$var wire 1 lg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mg out $end
$var wire 1 lg in1 $end
$var wire 1 8g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 og out $end
$var wire 1 mg in1 $end
$var wire 1 mg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ng out $end
$var wire 1 #4 in1 $end
$var wire 1 <g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pg out $end
$var wire 1 ng in1 $end
$var wire 1 ng in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qg out $end
$var wire 1 og in1 $end
$var wire 1 pg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Dg out $end
$var wire 1 qg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Gg Out $end
$var wire 1 #4 S $end
$var wire 1 7g InpA $end
$var wire 1 ;g InpB $end
$var wire 1 rg notS $end
$var wire 1 sg nand1 $end
$var wire 1 tg nand2 $end
$var wire 1 ug inputA $end
$var wire 1 vg inputB $end
$var wire 1 wg final_not $end

$scope module S_not $end
$var wire 1 rg out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sg out $end
$var wire 1 rg in1 $end
$var wire 1 7g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ug out $end
$var wire 1 sg in1 $end
$var wire 1 sg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tg out $end
$var wire 1 #4 in1 $end
$var wire 1 ;g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vg out $end
$var wire 1 tg in1 $end
$var wire 1 tg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wg out $end
$var wire 1 ug in1 $end
$var wire 1 vg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Gg out $end
$var wire 1 wg in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 sf Out $end
$var wire 1 6g S $end
$var wire 1 ?g InpA $end
$var wire 1 @g InpB $end
$var wire 1 xg notS $end
$var wire 1 yg nand1 $end
$var wire 1 zg nand2 $end
$var wire 1 {g inputA $end
$var wire 1 |g inputB $end
$var wire 1 }g final_not $end

$scope module S_not $end
$var wire 1 xg out $end
$var wire 1 6g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yg out $end
$var wire 1 xg in1 $end
$var wire 1 ?g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {g out $end
$var wire 1 yg in1 $end
$var wire 1 yg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zg out $end
$var wire 1 6g in1 $end
$var wire 1 @g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |g out $end
$var wire 1 zg in1 $end
$var wire 1 zg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }g out $end
$var wire 1 {g in1 $end
$var wire 1 |g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sf out $end
$var wire 1 }g in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 rf Out $end
$var wire 1 6g S $end
$var wire 1 Ag InpA $end
$var wire 1 Bg InpB $end
$var wire 1 ~g notS $end
$var wire 1 !h nand1 $end
$var wire 1 "h nand2 $end
$var wire 1 #h inputA $end
$var wire 1 $h inputB $end
$var wire 1 %h final_not $end

$scope module S_not $end
$var wire 1 ~g out $end
$var wire 1 6g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !h out $end
$var wire 1 ~g in1 $end
$var wire 1 Ag in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #h out $end
$var wire 1 !h in1 $end
$var wire 1 !h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "h out $end
$var wire 1 6g in1 $end
$var wire 1 Bg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $h out $end
$var wire 1 "h in1 $end
$var wire 1 "h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %h out $end
$var wire 1 #h in1 $end
$var wire 1 $h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rf out $end
$var wire 1 %h in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 qf Out $end
$var wire 1 6g S $end
$var wire 1 Cg InpA $end
$var wire 1 Dg InpB $end
$var wire 1 &h notS $end
$var wire 1 'h nand1 $end
$var wire 1 (h nand2 $end
$var wire 1 )h inputA $end
$var wire 1 *h inputB $end
$var wire 1 +h final_not $end

$scope module S_not $end
$var wire 1 &h out $end
$var wire 1 6g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'h out $end
$var wire 1 &h in1 $end
$var wire 1 Cg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )h out $end
$var wire 1 'h in1 $end
$var wire 1 'h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (h out $end
$var wire 1 6g in1 $end
$var wire 1 Dg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *h out $end
$var wire 1 (h in1 $end
$var wire 1 (h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +h out $end
$var wire 1 )h in1 $end
$var wire 1 *h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qf out $end
$var wire 1 +h in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 pf Out $end
$var wire 1 6g S $end
$var wire 1 Eg InpA $end
$var wire 1 Gg InpB $end
$var wire 1 ,h notS $end
$var wire 1 -h nand1 $end
$var wire 1 .h nand2 $end
$var wire 1 /h inputA $end
$var wire 1 0h inputB $end
$var wire 1 1h final_not $end

$scope module S_not $end
$var wire 1 ,h out $end
$var wire 1 6g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -h out $end
$var wire 1 ,h in1 $end
$var wire 1 Eg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /h out $end
$var wire 1 -h in1 $end
$var wire 1 -h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .h out $end
$var wire 1 6g in1 $end
$var wire 1 Gg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0h out $end
$var wire 1 .h in1 $end
$var wire 1 .h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1h out $end
$var wire 1 /h in1 $end
$var wire 1 0h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pf out $end
$var wire 1 1h in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 lf Out [3] $end
$var wire 1 mf Out [2] $end
$var wire 1 nf Out [1] $end
$var wire 1 of Out [0] $end
$var wire 1 2h S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 j3 InpA [3] $end
$var wire 1 k3 InpA [2] $end
$var wire 1 l3 InpA [1] $end
$var wire 1 m3 InpA [0] $end
$var wire 1 i3 InpB [3] $end
$var wire 1 j3 InpB [2] $end
$var wire 1 k3 InpB [1] $end
$var wire 1 l3 InpB [0] $end
$var wire 1 3h InpC [3] $end
$var wire 1 4h InpC [2] $end
$var wire 1 5h InpC [1] $end
$var wire 1 6h InpC [0] $end
$var wire 1 7h InpD [3] $end
$var wire 1 8h InpD [2] $end
$var wire 1 9h InpD [1] $end
$var wire 1 :h InpD [0] $end
$var wire 1 ;h stage1_1_bit0 $end
$var wire 1 <h stage1_2_bit0 $end
$var wire 1 =h stage1_1_bit1 $end
$var wire 1 >h stage1_2_bit1 $end
$var wire 1 ?h stage1_1_bit2 $end
$var wire 1 @h stage1_2_bit2 $end
$var wire 1 Ah stage1_1_bit3 $end
$var wire 1 Bh stage1_2_bit4 $end
$var wire 1 Ch stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ;h Out $end
$var wire 1 #4 S $end
$var wire 1 m3 InpA $end
$var wire 1 l3 InpB $end
$var wire 1 Dh notS $end
$var wire 1 Eh nand1 $end
$var wire 1 Fh nand2 $end
$var wire 1 Gh inputA $end
$var wire 1 Hh inputB $end
$var wire 1 Ih final_not $end

$scope module S_not $end
$var wire 1 Dh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Eh out $end
$var wire 1 Dh in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gh out $end
$var wire 1 Eh in1 $end
$var wire 1 Eh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fh out $end
$var wire 1 #4 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hh out $end
$var wire 1 Fh in1 $end
$var wire 1 Fh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ih out $end
$var wire 1 Gh in1 $end
$var wire 1 Hh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;h out $end
$var wire 1 Ih in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 =h Out $end
$var wire 1 #4 S $end
$var wire 1 l3 InpA $end
$var wire 1 k3 InpB $end
$var wire 1 Jh notS $end
$var wire 1 Kh nand1 $end
$var wire 1 Lh nand2 $end
$var wire 1 Mh inputA $end
$var wire 1 Nh inputB $end
$var wire 1 Oh final_not $end

$scope module S_not $end
$var wire 1 Jh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kh out $end
$var wire 1 Jh in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mh out $end
$var wire 1 Kh in1 $end
$var wire 1 Kh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lh out $end
$var wire 1 #4 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nh out $end
$var wire 1 Lh in1 $end
$var wire 1 Lh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Oh out $end
$var wire 1 Mh in1 $end
$var wire 1 Nh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =h out $end
$var wire 1 Oh in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ?h Out $end
$var wire 1 #4 S $end
$var wire 1 k3 InpA $end
$var wire 1 j3 InpB $end
$var wire 1 Ph notS $end
$var wire 1 Qh nand1 $end
$var wire 1 Rh nand2 $end
$var wire 1 Sh inputA $end
$var wire 1 Th inputB $end
$var wire 1 Uh final_not $end

$scope module S_not $end
$var wire 1 Ph out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qh out $end
$var wire 1 Ph in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sh out $end
$var wire 1 Qh in1 $end
$var wire 1 Qh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rh out $end
$var wire 1 #4 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Th out $end
$var wire 1 Rh in1 $end
$var wire 1 Rh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Uh out $end
$var wire 1 Sh in1 $end
$var wire 1 Th in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?h out $end
$var wire 1 Uh in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Ah Out $end
$var wire 1 #4 S $end
$var wire 1 j3 InpA $end
$var wire 1 i3 InpB $end
$var wire 1 Vh notS $end
$var wire 1 Wh nand1 $end
$var wire 1 Xh nand2 $end
$var wire 1 Yh inputA $end
$var wire 1 Zh inputB $end
$var wire 1 [h final_not $end

$scope module S_not $end
$var wire 1 Vh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wh out $end
$var wire 1 Vh in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yh out $end
$var wire 1 Wh in1 $end
$var wire 1 Wh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xh out $end
$var wire 1 #4 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zh out $end
$var wire 1 Xh in1 $end
$var wire 1 Xh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [h out $end
$var wire 1 Yh in1 $end
$var wire 1 Zh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ah out $end
$var wire 1 [h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 <h Out $end
$var wire 1 #4 S $end
$var wire 1 6h InpA $end
$var wire 1 :h InpB $end
$var wire 1 \h notS $end
$var wire 1 ]h nand1 $end
$var wire 1 ^h nand2 $end
$var wire 1 _h inputA $end
$var wire 1 `h inputB $end
$var wire 1 ah final_not $end

$scope module S_not $end
$var wire 1 \h out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]h out $end
$var wire 1 \h in1 $end
$var wire 1 6h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _h out $end
$var wire 1 ]h in1 $end
$var wire 1 ]h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^h out $end
$var wire 1 #4 in1 $end
$var wire 1 :h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `h out $end
$var wire 1 ^h in1 $end
$var wire 1 ^h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ah out $end
$var wire 1 _h in1 $end
$var wire 1 `h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <h out $end
$var wire 1 ah in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 >h Out $end
$var wire 1 #4 S $end
$var wire 1 5h InpA $end
$var wire 1 9h InpB $end
$var wire 1 bh notS $end
$var wire 1 ch nand1 $end
$var wire 1 dh nand2 $end
$var wire 1 eh inputA $end
$var wire 1 fh inputB $end
$var wire 1 gh final_not $end

$scope module S_not $end
$var wire 1 bh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ch out $end
$var wire 1 bh in1 $end
$var wire 1 5h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eh out $end
$var wire 1 ch in1 $end
$var wire 1 ch in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dh out $end
$var wire 1 #4 in1 $end
$var wire 1 9h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fh out $end
$var wire 1 dh in1 $end
$var wire 1 dh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gh out $end
$var wire 1 eh in1 $end
$var wire 1 fh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >h out $end
$var wire 1 gh in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 @h Out $end
$var wire 1 #4 S $end
$var wire 1 4h InpA $end
$var wire 1 8h InpB $end
$var wire 1 hh notS $end
$var wire 1 ih nand1 $end
$var wire 1 jh nand2 $end
$var wire 1 kh inputA $end
$var wire 1 lh inputB $end
$var wire 1 mh final_not $end

$scope module S_not $end
$var wire 1 hh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ih out $end
$var wire 1 hh in1 $end
$var wire 1 4h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kh out $end
$var wire 1 ih in1 $end
$var wire 1 ih in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jh out $end
$var wire 1 #4 in1 $end
$var wire 1 8h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lh out $end
$var wire 1 jh in1 $end
$var wire 1 jh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mh out $end
$var wire 1 kh in1 $end
$var wire 1 lh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @h out $end
$var wire 1 mh in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Ch Out $end
$var wire 1 #4 S $end
$var wire 1 3h InpA $end
$var wire 1 7h InpB $end
$var wire 1 nh notS $end
$var wire 1 oh nand1 $end
$var wire 1 ph nand2 $end
$var wire 1 qh inputA $end
$var wire 1 rh inputB $end
$var wire 1 sh final_not $end

$scope module S_not $end
$var wire 1 nh out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oh out $end
$var wire 1 nh in1 $end
$var wire 1 3h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qh out $end
$var wire 1 oh in1 $end
$var wire 1 oh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ph out $end
$var wire 1 #4 in1 $end
$var wire 1 7h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rh out $end
$var wire 1 ph in1 $end
$var wire 1 ph in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sh out $end
$var wire 1 qh in1 $end
$var wire 1 rh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ch out $end
$var wire 1 sh in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 of Out $end
$var wire 1 2h S $end
$var wire 1 ;h InpA $end
$var wire 1 <h InpB $end
$var wire 1 th notS $end
$var wire 1 uh nand1 $end
$var wire 1 vh nand2 $end
$var wire 1 wh inputA $end
$var wire 1 xh inputB $end
$var wire 1 yh final_not $end

$scope module S_not $end
$var wire 1 th out $end
$var wire 1 2h in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uh out $end
$var wire 1 th in1 $end
$var wire 1 ;h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wh out $end
$var wire 1 uh in1 $end
$var wire 1 uh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vh out $end
$var wire 1 2h in1 $end
$var wire 1 <h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xh out $end
$var wire 1 vh in1 $end
$var wire 1 vh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yh out $end
$var wire 1 wh in1 $end
$var wire 1 xh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 of out $end
$var wire 1 yh in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 nf Out $end
$var wire 1 2h S $end
$var wire 1 =h InpA $end
$var wire 1 >h InpB $end
$var wire 1 zh notS $end
$var wire 1 {h nand1 $end
$var wire 1 |h nand2 $end
$var wire 1 }h inputA $end
$var wire 1 ~h inputB $end
$var wire 1 !i final_not $end

$scope module S_not $end
$var wire 1 zh out $end
$var wire 1 2h in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {h out $end
$var wire 1 zh in1 $end
$var wire 1 =h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }h out $end
$var wire 1 {h in1 $end
$var wire 1 {h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |h out $end
$var wire 1 2h in1 $end
$var wire 1 >h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~h out $end
$var wire 1 |h in1 $end
$var wire 1 |h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !i out $end
$var wire 1 }h in1 $end
$var wire 1 ~h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nf out $end
$var wire 1 !i in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 mf Out $end
$var wire 1 2h S $end
$var wire 1 ?h InpA $end
$var wire 1 @h InpB $end
$var wire 1 "i notS $end
$var wire 1 #i nand1 $end
$var wire 1 $i nand2 $end
$var wire 1 %i inputA $end
$var wire 1 &i inputB $end
$var wire 1 'i final_not $end

$scope module S_not $end
$var wire 1 "i out $end
$var wire 1 2h in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #i out $end
$var wire 1 "i in1 $end
$var wire 1 ?h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %i out $end
$var wire 1 #i in1 $end
$var wire 1 #i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $i out $end
$var wire 1 2h in1 $end
$var wire 1 @h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &i out $end
$var wire 1 $i in1 $end
$var wire 1 $i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'i out $end
$var wire 1 %i in1 $end
$var wire 1 &i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mf out $end
$var wire 1 'i in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 lf Out $end
$var wire 1 2h S $end
$var wire 1 Ah InpA $end
$var wire 1 Ch InpB $end
$var wire 1 (i notS $end
$var wire 1 )i nand1 $end
$var wire 1 *i nand2 $end
$var wire 1 +i inputA $end
$var wire 1 ,i inputB $end
$var wire 1 -i final_not $end

$scope module S_not $end
$var wire 1 (i out $end
$var wire 1 2h in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )i out $end
$var wire 1 (i in1 $end
$var wire 1 Ah in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +i out $end
$var wire 1 )i in1 $end
$var wire 1 )i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *i out $end
$var wire 1 2h in1 $end
$var wire 1 Ch in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,i out $end
$var wire 1 *i in1 $end
$var wire 1 *i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -i out $end
$var wire 1 +i in1 $end
$var wire 1 ,i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lf out $end
$var wire 1 -i in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 hf Out [3] $end
$var wire 1 if Out [2] $end
$var wire 1 jf Out [1] $end
$var wire 1 kf Out [0] $end
$var wire 1 .i S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 f3 InpA [3] $end
$var wire 1 g3 InpA [2] $end
$var wire 1 h3 InpA [1] $end
$var wire 1 i3 InpA [0] $end
$var wire 1 e3 InpB [3] $end
$var wire 1 f3 InpB [2] $end
$var wire 1 g3 InpB [1] $end
$var wire 1 h3 InpB [0] $end
$var wire 1 /i InpC [3] $end
$var wire 1 0i InpC [2] $end
$var wire 1 1i InpC [1] $end
$var wire 1 2i InpC [0] $end
$var wire 1 3i InpD [3] $end
$var wire 1 4i InpD [2] $end
$var wire 1 5i InpD [1] $end
$var wire 1 6i InpD [0] $end
$var wire 1 7i stage1_1_bit0 $end
$var wire 1 8i stage1_2_bit0 $end
$var wire 1 9i stage1_1_bit1 $end
$var wire 1 :i stage1_2_bit1 $end
$var wire 1 ;i stage1_1_bit2 $end
$var wire 1 <i stage1_2_bit2 $end
$var wire 1 =i stage1_1_bit3 $end
$var wire 1 >i stage1_2_bit4 $end
$var wire 1 ?i stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 7i Out $end
$var wire 1 #4 S $end
$var wire 1 i3 InpA $end
$var wire 1 h3 InpB $end
$var wire 1 @i notS $end
$var wire 1 Ai nand1 $end
$var wire 1 Bi nand2 $end
$var wire 1 Ci inputA $end
$var wire 1 Di inputB $end
$var wire 1 Ei final_not $end

$scope module S_not $end
$var wire 1 @i out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ai out $end
$var wire 1 @i in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ci out $end
$var wire 1 Ai in1 $end
$var wire 1 Ai in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bi out $end
$var wire 1 #4 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Di out $end
$var wire 1 Bi in1 $end
$var wire 1 Bi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ei out $end
$var wire 1 Ci in1 $end
$var wire 1 Di in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7i out $end
$var wire 1 Ei in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 9i Out $end
$var wire 1 #4 S $end
$var wire 1 h3 InpA $end
$var wire 1 g3 InpB $end
$var wire 1 Fi notS $end
$var wire 1 Gi nand1 $end
$var wire 1 Hi nand2 $end
$var wire 1 Ii inputA $end
$var wire 1 Ji inputB $end
$var wire 1 Ki final_not $end

$scope module S_not $end
$var wire 1 Fi out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gi out $end
$var wire 1 Fi in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ii out $end
$var wire 1 Gi in1 $end
$var wire 1 Gi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hi out $end
$var wire 1 #4 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ji out $end
$var wire 1 Hi in1 $end
$var wire 1 Hi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ki out $end
$var wire 1 Ii in1 $end
$var wire 1 Ji in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9i out $end
$var wire 1 Ki in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ;i Out $end
$var wire 1 #4 S $end
$var wire 1 g3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 Li notS $end
$var wire 1 Mi nand1 $end
$var wire 1 Ni nand2 $end
$var wire 1 Oi inputA $end
$var wire 1 Pi inputB $end
$var wire 1 Qi final_not $end

$scope module S_not $end
$var wire 1 Li out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mi out $end
$var wire 1 Li in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oi out $end
$var wire 1 Mi in1 $end
$var wire 1 Mi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ni out $end
$var wire 1 #4 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pi out $end
$var wire 1 Ni in1 $end
$var wire 1 Ni in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qi out $end
$var wire 1 Oi in1 $end
$var wire 1 Pi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;i out $end
$var wire 1 Qi in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 =i Out $end
$var wire 1 #4 S $end
$var wire 1 f3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 Ri notS $end
$var wire 1 Si nand1 $end
$var wire 1 Ti nand2 $end
$var wire 1 Ui inputA $end
$var wire 1 Vi inputB $end
$var wire 1 Wi final_not $end

$scope module S_not $end
$var wire 1 Ri out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Si out $end
$var wire 1 Ri in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ui out $end
$var wire 1 Si in1 $end
$var wire 1 Si in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ti out $end
$var wire 1 #4 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vi out $end
$var wire 1 Ti in1 $end
$var wire 1 Ti in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wi out $end
$var wire 1 Ui in1 $end
$var wire 1 Vi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =i out $end
$var wire 1 Wi in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 8i Out $end
$var wire 1 #4 S $end
$var wire 1 2i InpA $end
$var wire 1 6i InpB $end
$var wire 1 Xi notS $end
$var wire 1 Yi nand1 $end
$var wire 1 Zi nand2 $end
$var wire 1 [i inputA $end
$var wire 1 \i inputB $end
$var wire 1 ]i final_not $end

$scope module S_not $end
$var wire 1 Xi out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yi out $end
$var wire 1 Xi in1 $end
$var wire 1 2i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [i out $end
$var wire 1 Yi in1 $end
$var wire 1 Yi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zi out $end
$var wire 1 #4 in1 $end
$var wire 1 6i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \i out $end
$var wire 1 Zi in1 $end
$var wire 1 Zi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]i out $end
$var wire 1 [i in1 $end
$var wire 1 \i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8i out $end
$var wire 1 ]i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 :i Out $end
$var wire 1 #4 S $end
$var wire 1 1i InpA $end
$var wire 1 5i InpB $end
$var wire 1 ^i notS $end
$var wire 1 _i nand1 $end
$var wire 1 `i nand2 $end
$var wire 1 ai inputA $end
$var wire 1 bi inputB $end
$var wire 1 ci final_not $end

$scope module S_not $end
$var wire 1 ^i out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _i out $end
$var wire 1 ^i in1 $end
$var wire 1 1i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ai out $end
$var wire 1 _i in1 $end
$var wire 1 _i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `i out $end
$var wire 1 #4 in1 $end
$var wire 1 5i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bi out $end
$var wire 1 `i in1 $end
$var wire 1 `i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ci out $end
$var wire 1 ai in1 $end
$var wire 1 bi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :i out $end
$var wire 1 ci in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 <i Out $end
$var wire 1 #4 S $end
$var wire 1 0i InpA $end
$var wire 1 4i InpB $end
$var wire 1 di notS $end
$var wire 1 ei nand1 $end
$var wire 1 fi nand2 $end
$var wire 1 gi inputA $end
$var wire 1 hi inputB $end
$var wire 1 ii final_not $end

$scope module S_not $end
$var wire 1 di out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ei out $end
$var wire 1 di in1 $end
$var wire 1 0i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gi out $end
$var wire 1 ei in1 $end
$var wire 1 ei in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fi out $end
$var wire 1 #4 in1 $end
$var wire 1 4i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hi out $end
$var wire 1 fi in1 $end
$var wire 1 fi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ii out $end
$var wire 1 gi in1 $end
$var wire 1 hi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <i out $end
$var wire 1 ii in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ?i Out $end
$var wire 1 #4 S $end
$var wire 1 /i InpA $end
$var wire 1 3i InpB $end
$var wire 1 ji notS $end
$var wire 1 ki nand1 $end
$var wire 1 li nand2 $end
$var wire 1 mi inputA $end
$var wire 1 ni inputB $end
$var wire 1 oi final_not $end

$scope module S_not $end
$var wire 1 ji out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ki out $end
$var wire 1 ji in1 $end
$var wire 1 /i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mi out $end
$var wire 1 ki in1 $end
$var wire 1 ki in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 li out $end
$var wire 1 #4 in1 $end
$var wire 1 3i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ni out $end
$var wire 1 li in1 $end
$var wire 1 li in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oi out $end
$var wire 1 mi in1 $end
$var wire 1 ni in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?i out $end
$var wire 1 oi in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 kf Out $end
$var wire 1 .i S $end
$var wire 1 7i InpA $end
$var wire 1 8i InpB $end
$var wire 1 pi notS $end
$var wire 1 qi nand1 $end
$var wire 1 ri nand2 $end
$var wire 1 si inputA $end
$var wire 1 ti inputB $end
$var wire 1 ui final_not $end

$scope module S_not $end
$var wire 1 pi out $end
$var wire 1 .i in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qi out $end
$var wire 1 pi in1 $end
$var wire 1 7i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 si out $end
$var wire 1 qi in1 $end
$var wire 1 qi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ri out $end
$var wire 1 .i in1 $end
$var wire 1 8i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ti out $end
$var wire 1 ri in1 $end
$var wire 1 ri in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ui out $end
$var wire 1 si in1 $end
$var wire 1 ti in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kf out $end
$var wire 1 ui in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 jf Out $end
$var wire 1 .i S $end
$var wire 1 9i InpA $end
$var wire 1 :i InpB $end
$var wire 1 vi notS $end
$var wire 1 wi nand1 $end
$var wire 1 xi nand2 $end
$var wire 1 yi inputA $end
$var wire 1 zi inputB $end
$var wire 1 {i final_not $end

$scope module S_not $end
$var wire 1 vi out $end
$var wire 1 .i in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wi out $end
$var wire 1 vi in1 $end
$var wire 1 9i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yi out $end
$var wire 1 wi in1 $end
$var wire 1 wi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xi out $end
$var wire 1 .i in1 $end
$var wire 1 :i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zi out $end
$var wire 1 xi in1 $end
$var wire 1 xi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {i out $end
$var wire 1 yi in1 $end
$var wire 1 zi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jf out $end
$var wire 1 {i in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 if Out $end
$var wire 1 .i S $end
$var wire 1 ;i InpA $end
$var wire 1 <i InpB $end
$var wire 1 |i notS $end
$var wire 1 }i nand1 $end
$var wire 1 ~i nand2 $end
$var wire 1 !j inputA $end
$var wire 1 "j inputB $end
$var wire 1 #j final_not $end

$scope module S_not $end
$var wire 1 |i out $end
$var wire 1 .i in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }i out $end
$var wire 1 |i in1 $end
$var wire 1 ;i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !j out $end
$var wire 1 }i in1 $end
$var wire 1 }i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~i out $end
$var wire 1 .i in1 $end
$var wire 1 <i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "j out $end
$var wire 1 ~i in1 $end
$var wire 1 ~i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #j out $end
$var wire 1 !j in1 $end
$var wire 1 "j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 if out $end
$var wire 1 #j in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 hf Out $end
$var wire 1 .i S $end
$var wire 1 =i InpA $end
$var wire 1 ?i InpB $end
$var wire 1 $j notS $end
$var wire 1 %j nand1 $end
$var wire 1 &j nand2 $end
$var wire 1 'j inputA $end
$var wire 1 (j inputB $end
$var wire 1 )j final_not $end

$scope module S_not $end
$var wire 1 $j out $end
$var wire 1 .i in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %j out $end
$var wire 1 $j in1 $end
$var wire 1 =i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'j out $end
$var wire 1 %j in1 $end
$var wire 1 %j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &j out $end
$var wire 1 .i in1 $end
$var wire 1 ?i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (j out $end
$var wire 1 &j in1 $end
$var wire 1 &j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )j out $end
$var wire 1 'j in1 $end
$var wire 1 (j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hf out $end
$var wire 1 )j in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 df Out [3] $end
$var wire 1 ef Out [2] $end
$var wire 1 ff Out [1] $end
$var wire 1 gf Out [0] $end
$var wire 1 *j S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 b3 InpA [3] $end
$var wire 1 c3 InpA [2] $end
$var wire 1 d3 InpA [1] $end
$var wire 1 e3 InpA [0] $end
$var wire 1 +j InpB [3] $end
$var wire 1 b3 InpB [2] $end
$var wire 1 c3 InpB [1] $end
$var wire 1 d3 InpB [0] $end
$var wire 1 ,j InpC [3] $end
$var wire 1 -j InpC [2] $end
$var wire 1 .j InpC [1] $end
$var wire 1 /j InpC [0] $end
$var wire 1 0j InpD [3] $end
$var wire 1 1j InpD [2] $end
$var wire 1 2j InpD [1] $end
$var wire 1 3j InpD [0] $end
$var wire 1 4j stage1_1_bit0 $end
$var wire 1 5j stage1_2_bit0 $end
$var wire 1 6j stage1_1_bit1 $end
$var wire 1 7j stage1_2_bit1 $end
$var wire 1 8j stage1_1_bit2 $end
$var wire 1 9j stage1_2_bit2 $end
$var wire 1 :j stage1_1_bit3 $end
$var wire 1 ;j stage1_2_bit4 $end
$var wire 1 <j stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 4j Out $end
$var wire 1 #4 S $end
$var wire 1 e3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 =j notS $end
$var wire 1 >j nand1 $end
$var wire 1 ?j nand2 $end
$var wire 1 @j inputA $end
$var wire 1 Aj inputB $end
$var wire 1 Bj final_not $end

$scope module S_not $end
$var wire 1 =j out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >j out $end
$var wire 1 =j in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @j out $end
$var wire 1 >j in1 $end
$var wire 1 >j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?j out $end
$var wire 1 #4 in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Aj out $end
$var wire 1 ?j in1 $end
$var wire 1 ?j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bj out $end
$var wire 1 @j in1 $end
$var wire 1 Aj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4j out $end
$var wire 1 Bj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 6j Out $end
$var wire 1 #4 S $end
$var wire 1 d3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 Cj notS $end
$var wire 1 Dj nand1 $end
$var wire 1 Ej nand2 $end
$var wire 1 Fj inputA $end
$var wire 1 Gj inputB $end
$var wire 1 Hj final_not $end

$scope module S_not $end
$var wire 1 Cj out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Dj out $end
$var wire 1 Cj in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fj out $end
$var wire 1 Dj in1 $end
$var wire 1 Dj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ej out $end
$var wire 1 #4 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gj out $end
$var wire 1 Ej in1 $end
$var wire 1 Ej in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hj out $end
$var wire 1 Fj in1 $end
$var wire 1 Gj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6j out $end
$var wire 1 Hj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 8j Out $end
$var wire 1 #4 S $end
$var wire 1 c3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 Ij notS $end
$var wire 1 Jj nand1 $end
$var wire 1 Kj nand2 $end
$var wire 1 Lj inputA $end
$var wire 1 Mj inputB $end
$var wire 1 Nj final_not $end

$scope module S_not $end
$var wire 1 Ij out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jj out $end
$var wire 1 Ij in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Lj out $end
$var wire 1 Jj in1 $end
$var wire 1 Jj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Kj out $end
$var wire 1 #4 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Mj out $end
$var wire 1 Kj in1 $end
$var wire 1 Kj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Nj out $end
$var wire 1 Lj in1 $end
$var wire 1 Mj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8j out $end
$var wire 1 Nj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 :j Out $end
$var wire 1 #4 S $end
$var wire 1 b3 InpA $end
$var wire 1 +j InpB $end
$var wire 1 Oj notS $end
$var wire 1 Pj nand1 $end
$var wire 1 Qj nand2 $end
$var wire 1 Rj inputA $end
$var wire 1 Sj inputB $end
$var wire 1 Tj final_not $end

$scope module S_not $end
$var wire 1 Oj out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pj out $end
$var wire 1 Oj in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rj out $end
$var wire 1 Pj in1 $end
$var wire 1 Pj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qj out $end
$var wire 1 #4 in1 $end
$var wire 1 +j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Sj out $end
$var wire 1 Qj in1 $end
$var wire 1 Qj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Tj out $end
$var wire 1 Rj in1 $end
$var wire 1 Sj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :j out $end
$var wire 1 Tj in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 5j Out $end
$var wire 1 #4 S $end
$var wire 1 /j InpA $end
$var wire 1 3j InpB $end
$var wire 1 Uj notS $end
$var wire 1 Vj nand1 $end
$var wire 1 Wj nand2 $end
$var wire 1 Xj inputA $end
$var wire 1 Yj inputB $end
$var wire 1 Zj final_not $end

$scope module S_not $end
$var wire 1 Uj out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vj out $end
$var wire 1 Uj in1 $end
$var wire 1 /j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xj out $end
$var wire 1 Vj in1 $end
$var wire 1 Vj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wj out $end
$var wire 1 #4 in1 $end
$var wire 1 3j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yj out $end
$var wire 1 Wj in1 $end
$var wire 1 Wj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zj out $end
$var wire 1 Xj in1 $end
$var wire 1 Yj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5j out $end
$var wire 1 Zj in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 7j Out $end
$var wire 1 #4 S $end
$var wire 1 .j InpA $end
$var wire 1 2j InpB $end
$var wire 1 [j notS $end
$var wire 1 \j nand1 $end
$var wire 1 ]j nand2 $end
$var wire 1 ^j inputA $end
$var wire 1 _j inputB $end
$var wire 1 `j final_not $end

$scope module S_not $end
$var wire 1 [j out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \j out $end
$var wire 1 [j in1 $end
$var wire 1 .j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^j out $end
$var wire 1 \j in1 $end
$var wire 1 \j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]j out $end
$var wire 1 #4 in1 $end
$var wire 1 2j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _j out $end
$var wire 1 ]j in1 $end
$var wire 1 ]j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `j out $end
$var wire 1 ^j in1 $end
$var wire 1 _j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7j out $end
$var wire 1 `j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 9j Out $end
$var wire 1 #4 S $end
$var wire 1 -j InpA $end
$var wire 1 1j InpB $end
$var wire 1 aj notS $end
$var wire 1 bj nand1 $end
$var wire 1 cj nand2 $end
$var wire 1 dj inputA $end
$var wire 1 ej inputB $end
$var wire 1 fj final_not $end

$scope module S_not $end
$var wire 1 aj out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bj out $end
$var wire 1 aj in1 $end
$var wire 1 -j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dj out $end
$var wire 1 bj in1 $end
$var wire 1 bj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cj out $end
$var wire 1 #4 in1 $end
$var wire 1 1j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ej out $end
$var wire 1 cj in1 $end
$var wire 1 cj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fj out $end
$var wire 1 dj in1 $end
$var wire 1 ej in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9j out $end
$var wire 1 fj in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 <j Out $end
$var wire 1 #4 S $end
$var wire 1 ,j InpA $end
$var wire 1 0j InpB $end
$var wire 1 gj notS $end
$var wire 1 hj nand1 $end
$var wire 1 ij nand2 $end
$var wire 1 jj inputA $end
$var wire 1 kj inputB $end
$var wire 1 lj final_not $end

$scope module S_not $end
$var wire 1 gj out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hj out $end
$var wire 1 gj in1 $end
$var wire 1 ,j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jj out $end
$var wire 1 hj in1 $end
$var wire 1 hj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ij out $end
$var wire 1 #4 in1 $end
$var wire 1 0j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kj out $end
$var wire 1 ij in1 $end
$var wire 1 ij in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lj out $end
$var wire 1 jj in1 $end
$var wire 1 kj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <j out $end
$var wire 1 lj in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 gf Out $end
$var wire 1 *j S $end
$var wire 1 4j InpA $end
$var wire 1 5j InpB $end
$var wire 1 mj notS $end
$var wire 1 nj nand1 $end
$var wire 1 oj nand2 $end
$var wire 1 pj inputA $end
$var wire 1 qj inputB $end
$var wire 1 rj final_not $end

$scope module S_not $end
$var wire 1 mj out $end
$var wire 1 *j in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nj out $end
$var wire 1 mj in1 $end
$var wire 1 4j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pj out $end
$var wire 1 nj in1 $end
$var wire 1 nj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oj out $end
$var wire 1 *j in1 $end
$var wire 1 5j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qj out $end
$var wire 1 oj in1 $end
$var wire 1 oj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rj out $end
$var wire 1 pj in1 $end
$var wire 1 qj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gf out $end
$var wire 1 rj in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ff Out $end
$var wire 1 *j S $end
$var wire 1 6j InpA $end
$var wire 1 7j InpB $end
$var wire 1 sj notS $end
$var wire 1 tj nand1 $end
$var wire 1 uj nand2 $end
$var wire 1 vj inputA $end
$var wire 1 wj inputB $end
$var wire 1 xj final_not $end

$scope module S_not $end
$var wire 1 sj out $end
$var wire 1 *j in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tj out $end
$var wire 1 sj in1 $end
$var wire 1 6j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vj out $end
$var wire 1 tj in1 $end
$var wire 1 tj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uj out $end
$var wire 1 *j in1 $end
$var wire 1 7j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wj out $end
$var wire 1 uj in1 $end
$var wire 1 uj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xj out $end
$var wire 1 vj in1 $end
$var wire 1 wj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ff out $end
$var wire 1 xj in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ef Out $end
$var wire 1 *j S $end
$var wire 1 8j InpA $end
$var wire 1 9j InpB $end
$var wire 1 yj notS $end
$var wire 1 zj nand1 $end
$var wire 1 {j nand2 $end
$var wire 1 |j inputA $end
$var wire 1 }j inputB $end
$var wire 1 ~j final_not $end

$scope module S_not $end
$var wire 1 yj out $end
$var wire 1 *j in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zj out $end
$var wire 1 yj in1 $end
$var wire 1 8j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |j out $end
$var wire 1 zj in1 $end
$var wire 1 zj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {j out $end
$var wire 1 *j in1 $end
$var wire 1 9j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }j out $end
$var wire 1 {j in1 $end
$var wire 1 {j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~j out $end
$var wire 1 |j in1 $end
$var wire 1 }j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ef out $end
$var wire 1 ~j in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 df Out $end
$var wire 1 *j S $end
$var wire 1 :j InpA $end
$var wire 1 <j InpB $end
$var wire 1 !k notS $end
$var wire 1 "k nand1 $end
$var wire 1 #k nand2 $end
$var wire 1 $k inputA $end
$var wire 1 %k inputB $end
$var wire 1 &k final_not $end

$scope module S_not $end
$var wire 1 !k out $end
$var wire 1 *j in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "k out $end
$var wire 1 !k in1 $end
$var wire 1 :j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $k out $end
$var wire 1 "k in1 $end
$var wire 1 "k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #k out $end
$var wire 1 *j in1 $end
$var wire 1 <j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %k out $end
$var wire 1 #k in1 $end
$var wire 1 #k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &k out $end
$var wire 1 $k in1 $end
$var wire 1 %k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 df out $end
$var wire 1 &k in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 "g Out [3] $end
$var wire 1 #g Out [2] $end
$var wire 1 $g Out [1] $end
$var wire 1 %g Out [0] $end
$var wire 1 'k S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 pf InpA [3] $end
$var wire 1 qf InpA [2] $end
$var wire 1 rf InpA [1] $end
$var wire 1 sf InpA [0] $end
$var wire 1 nf InpB [3] $end
$var wire 1 of InpB [2] $end
$var wire 1 pf InpB [1] $end
$var wire 1 qf InpB [0] $end
$var wire 1 (k InpC [3] $end
$var wire 1 )k InpC [2] $end
$var wire 1 *k InpC [1] $end
$var wire 1 +k InpC [0] $end
$var wire 1 ,k InpD [3] $end
$var wire 1 -k InpD [2] $end
$var wire 1 .k InpD [1] $end
$var wire 1 /k InpD [0] $end
$var wire 1 0k stage1_1_bit0 $end
$var wire 1 1k stage1_2_bit0 $end
$var wire 1 2k stage1_1_bit1 $end
$var wire 1 3k stage1_2_bit1 $end
$var wire 1 4k stage1_1_bit2 $end
$var wire 1 5k stage1_2_bit2 $end
$var wire 1 6k stage1_1_bit3 $end
$var wire 1 7k stage1_2_bit4 $end
$var wire 1 8k stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 0k Out $end
$var wire 1 "4 S $end
$var wire 1 sf InpA $end
$var wire 1 qf InpB $end
$var wire 1 9k notS $end
$var wire 1 :k nand1 $end
$var wire 1 ;k nand2 $end
$var wire 1 <k inputA $end
$var wire 1 =k inputB $end
$var wire 1 >k final_not $end

$scope module S_not $end
$var wire 1 9k out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :k out $end
$var wire 1 9k in1 $end
$var wire 1 sf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <k out $end
$var wire 1 :k in1 $end
$var wire 1 :k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;k out $end
$var wire 1 "4 in1 $end
$var wire 1 qf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =k out $end
$var wire 1 ;k in1 $end
$var wire 1 ;k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >k out $end
$var wire 1 <k in1 $end
$var wire 1 =k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0k out $end
$var wire 1 >k in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 2k Out $end
$var wire 1 "4 S $end
$var wire 1 rf InpA $end
$var wire 1 pf InpB $end
$var wire 1 ?k notS $end
$var wire 1 @k nand1 $end
$var wire 1 Ak nand2 $end
$var wire 1 Bk inputA $end
$var wire 1 Ck inputB $end
$var wire 1 Dk final_not $end

$scope module S_not $end
$var wire 1 ?k out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @k out $end
$var wire 1 ?k in1 $end
$var wire 1 rf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bk out $end
$var wire 1 @k in1 $end
$var wire 1 @k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ak out $end
$var wire 1 "4 in1 $end
$var wire 1 pf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ck out $end
$var wire 1 Ak in1 $end
$var wire 1 Ak in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Dk out $end
$var wire 1 Bk in1 $end
$var wire 1 Ck in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2k out $end
$var wire 1 Dk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 4k Out $end
$var wire 1 "4 S $end
$var wire 1 qf InpA $end
$var wire 1 of InpB $end
$var wire 1 Ek notS $end
$var wire 1 Fk nand1 $end
$var wire 1 Gk nand2 $end
$var wire 1 Hk inputA $end
$var wire 1 Ik inputB $end
$var wire 1 Jk final_not $end

$scope module S_not $end
$var wire 1 Ek out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fk out $end
$var wire 1 Ek in1 $end
$var wire 1 qf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hk out $end
$var wire 1 Fk in1 $end
$var wire 1 Fk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gk out $end
$var wire 1 "4 in1 $end
$var wire 1 of in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ik out $end
$var wire 1 Gk in1 $end
$var wire 1 Gk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jk out $end
$var wire 1 Hk in1 $end
$var wire 1 Ik in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4k out $end
$var wire 1 Jk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 6k Out $end
$var wire 1 "4 S $end
$var wire 1 pf InpA $end
$var wire 1 nf InpB $end
$var wire 1 Kk notS $end
$var wire 1 Lk nand1 $end
$var wire 1 Mk nand2 $end
$var wire 1 Nk inputA $end
$var wire 1 Ok inputB $end
$var wire 1 Pk final_not $end

$scope module S_not $end
$var wire 1 Kk out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lk out $end
$var wire 1 Kk in1 $end
$var wire 1 pf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Nk out $end
$var wire 1 Lk in1 $end
$var wire 1 Lk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mk out $end
$var wire 1 "4 in1 $end
$var wire 1 nf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ok out $end
$var wire 1 Mk in1 $end
$var wire 1 Mk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pk out $end
$var wire 1 Nk in1 $end
$var wire 1 Ok in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6k out $end
$var wire 1 Pk in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 1k Out $end
$var wire 1 "4 S $end
$var wire 1 +k InpA $end
$var wire 1 /k InpB $end
$var wire 1 Qk notS $end
$var wire 1 Rk nand1 $end
$var wire 1 Sk nand2 $end
$var wire 1 Tk inputA $end
$var wire 1 Uk inputB $end
$var wire 1 Vk final_not $end

$scope module S_not $end
$var wire 1 Qk out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rk out $end
$var wire 1 Qk in1 $end
$var wire 1 +k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tk out $end
$var wire 1 Rk in1 $end
$var wire 1 Rk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sk out $end
$var wire 1 "4 in1 $end
$var wire 1 /k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Uk out $end
$var wire 1 Sk in1 $end
$var wire 1 Sk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vk out $end
$var wire 1 Tk in1 $end
$var wire 1 Uk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1k out $end
$var wire 1 Vk in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 3k Out $end
$var wire 1 "4 S $end
$var wire 1 *k InpA $end
$var wire 1 .k InpB $end
$var wire 1 Wk notS $end
$var wire 1 Xk nand1 $end
$var wire 1 Yk nand2 $end
$var wire 1 Zk inputA $end
$var wire 1 [k inputB $end
$var wire 1 \k final_not $end

$scope module S_not $end
$var wire 1 Wk out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xk out $end
$var wire 1 Wk in1 $end
$var wire 1 *k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zk out $end
$var wire 1 Xk in1 $end
$var wire 1 Xk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yk out $end
$var wire 1 "4 in1 $end
$var wire 1 .k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [k out $end
$var wire 1 Yk in1 $end
$var wire 1 Yk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \k out $end
$var wire 1 Zk in1 $end
$var wire 1 [k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3k out $end
$var wire 1 \k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 5k Out $end
$var wire 1 "4 S $end
$var wire 1 )k InpA $end
$var wire 1 -k InpB $end
$var wire 1 ]k notS $end
$var wire 1 ^k nand1 $end
$var wire 1 _k nand2 $end
$var wire 1 `k inputA $end
$var wire 1 ak inputB $end
$var wire 1 bk final_not $end

$scope module S_not $end
$var wire 1 ]k out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^k out $end
$var wire 1 ]k in1 $end
$var wire 1 )k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `k out $end
$var wire 1 ^k in1 $end
$var wire 1 ^k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _k out $end
$var wire 1 "4 in1 $end
$var wire 1 -k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ak out $end
$var wire 1 _k in1 $end
$var wire 1 _k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bk out $end
$var wire 1 `k in1 $end
$var wire 1 ak in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5k out $end
$var wire 1 bk in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 8k Out $end
$var wire 1 "4 S $end
$var wire 1 (k InpA $end
$var wire 1 ,k InpB $end
$var wire 1 ck notS $end
$var wire 1 dk nand1 $end
$var wire 1 ek nand2 $end
$var wire 1 fk inputA $end
$var wire 1 gk inputB $end
$var wire 1 hk final_not $end

$scope module S_not $end
$var wire 1 ck out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dk out $end
$var wire 1 ck in1 $end
$var wire 1 (k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fk out $end
$var wire 1 dk in1 $end
$var wire 1 dk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ek out $end
$var wire 1 "4 in1 $end
$var wire 1 ,k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gk out $end
$var wire 1 ek in1 $end
$var wire 1 ek in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hk out $end
$var wire 1 fk in1 $end
$var wire 1 gk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8k out $end
$var wire 1 hk in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 %g Out $end
$var wire 1 'k S $end
$var wire 1 0k InpA $end
$var wire 1 1k InpB $end
$var wire 1 ik notS $end
$var wire 1 jk nand1 $end
$var wire 1 kk nand2 $end
$var wire 1 lk inputA $end
$var wire 1 mk inputB $end
$var wire 1 nk final_not $end

$scope module S_not $end
$var wire 1 ik out $end
$var wire 1 'k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jk out $end
$var wire 1 ik in1 $end
$var wire 1 0k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lk out $end
$var wire 1 jk in1 $end
$var wire 1 jk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kk out $end
$var wire 1 'k in1 $end
$var wire 1 1k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mk out $end
$var wire 1 kk in1 $end
$var wire 1 kk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nk out $end
$var wire 1 lk in1 $end
$var wire 1 mk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %g out $end
$var wire 1 nk in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 $g Out $end
$var wire 1 'k S $end
$var wire 1 2k InpA $end
$var wire 1 3k InpB $end
$var wire 1 ok notS $end
$var wire 1 pk nand1 $end
$var wire 1 qk nand2 $end
$var wire 1 rk inputA $end
$var wire 1 sk inputB $end
$var wire 1 tk final_not $end

$scope module S_not $end
$var wire 1 ok out $end
$var wire 1 'k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pk out $end
$var wire 1 ok in1 $end
$var wire 1 2k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rk out $end
$var wire 1 pk in1 $end
$var wire 1 pk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qk out $end
$var wire 1 'k in1 $end
$var wire 1 3k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sk out $end
$var wire 1 qk in1 $end
$var wire 1 qk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tk out $end
$var wire 1 rk in1 $end
$var wire 1 sk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $g out $end
$var wire 1 tk in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 #g Out $end
$var wire 1 'k S $end
$var wire 1 4k InpA $end
$var wire 1 5k InpB $end
$var wire 1 uk notS $end
$var wire 1 vk nand1 $end
$var wire 1 wk nand2 $end
$var wire 1 xk inputA $end
$var wire 1 yk inputB $end
$var wire 1 zk final_not $end

$scope module S_not $end
$var wire 1 uk out $end
$var wire 1 'k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vk out $end
$var wire 1 uk in1 $end
$var wire 1 4k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xk out $end
$var wire 1 vk in1 $end
$var wire 1 vk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wk out $end
$var wire 1 'k in1 $end
$var wire 1 5k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yk out $end
$var wire 1 wk in1 $end
$var wire 1 wk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zk out $end
$var wire 1 xk in1 $end
$var wire 1 yk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #g out $end
$var wire 1 zk in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 "g Out $end
$var wire 1 'k S $end
$var wire 1 6k InpA $end
$var wire 1 8k InpB $end
$var wire 1 {k notS $end
$var wire 1 |k nand1 $end
$var wire 1 }k nand2 $end
$var wire 1 ~k inputA $end
$var wire 1 !l inputB $end
$var wire 1 "l final_not $end

$scope module S_not $end
$var wire 1 {k out $end
$var wire 1 'k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |k out $end
$var wire 1 {k in1 $end
$var wire 1 6k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~k out $end
$var wire 1 |k in1 $end
$var wire 1 |k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }k out $end
$var wire 1 'k in1 $end
$var wire 1 8k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !l out $end
$var wire 1 }k in1 $end
$var wire 1 }k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "l out $end
$var wire 1 ~k in1 $end
$var wire 1 !l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "g out $end
$var wire 1 "l in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 |f Out [3] $end
$var wire 1 }f Out [2] $end
$var wire 1 ~f Out [1] $end
$var wire 1 !g Out [0] $end
$var wire 1 #l S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 lf InpA [3] $end
$var wire 1 mf InpA [2] $end
$var wire 1 nf InpA [1] $end
$var wire 1 of InpA [0] $end
$var wire 1 jf InpB [3] $end
$var wire 1 kf InpB [2] $end
$var wire 1 lf InpB [1] $end
$var wire 1 mf InpB [0] $end
$var wire 1 $l InpC [3] $end
$var wire 1 %l InpC [2] $end
$var wire 1 &l InpC [1] $end
$var wire 1 'l InpC [0] $end
$var wire 1 (l InpD [3] $end
$var wire 1 )l InpD [2] $end
$var wire 1 *l InpD [1] $end
$var wire 1 +l InpD [0] $end
$var wire 1 ,l stage1_1_bit0 $end
$var wire 1 -l stage1_2_bit0 $end
$var wire 1 .l stage1_1_bit1 $end
$var wire 1 /l stage1_2_bit1 $end
$var wire 1 0l stage1_1_bit2 $end
$var wire 1 1l stage1_2_bit2 $end
$var wire 1 2l stage1_1_bit3 $end
$var wire 1 3l stage1_2_bit4 $end
$var wire 1 4l stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ,l Out $end
$var wire 1 "4 S $end
$var wire 1 of InpA $end
$var wire 1 mf InpB $end
$var wire 1 5l notS $end
$var wire 1 6l nand1 $end
$var wire 1 7l nand2 $end
$var wire 1 8l inputA $end
$var wire 1 9l inputB $end
$var wire 1 :l final_not $end

$scope module S_not $end
$var wire 1 5l out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6l out $end
$var wire 1 5l in1 $end
$var wire 1 of in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8l out $end
$var wire 1 6l in1 $end
$var wire 1 6l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7l out $end
$var wire 1 "4 in1 $end
$var wire 1 mf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9l out $end
$var wire 1 7l in1 $end
$var wire 1 7l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :l out $end
$var wire 1 8l in1 $end
$var wire 1 9l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,l out $end
$var wire 1 :l in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 .l Out $end
$var wire 1 "4 S $end
$var wire 1 nf InpA $end
$var wire 1 lf InpB $end
$var wire 1 ;l notS $end
$var wire 1 <l nand1 $end
$var wire 1 =l nand2 $end
$var wire 1 >l inputA $end
$var wire 1 ?l inputB $end
$var wire 1 @l final_not $end

$scope module S_not $end
$var wire 1 ;l out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <l out $end
$var wire 1 ;l in1 $end
$var wire 1 nf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >l out $end
$var wire 1 <l in1 $end
$var wire 1 <l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =l out $end
$var wire 1 "4 in1 $end
$var wire 1 lf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?l out $end
$var wire 1 =l in1 $end
$var wire 1 =l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @l out $end
$var wire 1 >l in1 $end
$var wire 1 ?l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .l out $end
$var wire 1 @l in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 0l Out $end
$var wire 1 "4 S $end
$var wire 1 mf InpA $end
$var wire 1 kf InpB $end
$var wire 1 Al notS $end
$var wire 1 Bl nand1 $end
$var wire 1 Cl nand2 $end
$var wire 1 Dl inputA $end
$var wire 1 El inputB $end
$var wire 1 Fl final_not $end

$scope module S_not $end
$var wire 1 Al out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bl out $end
$var wire 1 Al in1 $end
$var wire 1 mf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dl out $end
$var wire 1 Bl in1 $end
$var wire 1 Bl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cl out $end
$var wire 1 "4 in1 $end
$var wire 1 kf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 El out $end
$var wire 1 Cl in1 $end
$var wire 1 Cl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fl out $end
$var wire 1 Dl in1 $end
$var wire 1 El in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0l out $end
$var wire 1 Fl in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 2l Out $end
$var wire 1 "4 S $end
$var wire 1 lf InpA $end
$var wire 1 jf InpB $end
$var wire 1 Gl notS $end
$var wire 1 Hl nand1 $end
$var wire 1 Il nand2 $end
$var wire 1 Jl inputA $end
$var wire 1 Kl inputB $end
$var wire 1 Ll final_not $end

$scope module S_not $end
$var wire 1 Gl out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hl out $end
$var wire 1 Gl in1 $end
$var wire 1 lf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jl out $end
$var wire 1 Hl in1 $end
$var wire 1 Hl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Il out $end
$var wire 1 "4 in1 $end
$var wire 1 jf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kl out $end
$var wire 1 Il in1 $end
$var wire 1 Il in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ll out $end
$var wire 1 Jl in1 $end
$var wire 1 Kl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2l out $end
$var wire 1 Ll in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 -l Out $end
$var wire 1 "4 S $end
$var wire 1 'l InpA $end
$var wire 1 +l InpB $end
$var wire 1 Ml notS $end
$var wire 1 Nl nand1 $end
$var wire 1 Ol nand2 $end
$var wire 1 Pl inputA $end
$var wire 1 Ql inputB $end
$var wire 1 Rl final_not $end

$scope module S_not $end
$var wire 1 Ml out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nl out $end
$var wire 1 Ml in1 $end
$var wire 1 'l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pl out $end
$var wire 1 Nl in1 $end
$var wire 1 Nl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ol out $end
$var wire 1 "4 in1 $end
$var wire 1 +l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ql out $end
$var wire 1 Ol in1 $end
$var wire 1 Ol in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rl out $end
$var wire 1 Pl in1 $end
$var wire 1 Ql in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -l out $end
$var wire 1 Rl in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 /l Out $end
$var wire 1 "4 S $end
$var wire 1 &l InpA $end
$var wire 1 *l InpB $end
$var wire 1 Sl notS $end
$var wire 1 Tl nand1 $end
$var wire 1 Ul nand2 $end
$var wire 1 Vl inputA $end
$var wire 1 Wl inputB $end
$var wire 1 Xl final_not $end

$scope module S_not $end
$var wire 1 Sl out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tl out $end
$var wire 1 Sl in1 $end
$var wire 1 &l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vl out $end
$var wire 1 Tl in1 $end
$var wire 1 Tl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ul out $end
$var wire 1 "4 in1 $end
$var wire 1 *l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wl out $end
$var wire 1 Ul in1 $end
$var wire 1 Ul in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xl out $end
$var wire 1 Vl in1 $end
$var wire 1 Wl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /l out $end
$var wire 1 Xl in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 1l Out $end
$var wire 1 "4 S $end
$var wire 1 %l InpA $end
$var wire 1 )l InpB $end
$var wire 1 Yl notS $end
$var wire 1 Zl nand1 $end
$var wire 1 [l nand2 $end
$var wire 1 \l inputA $end
$var wire 1 ]l inputB $end
$var wire 1 ^l final_not $end

$scope module S_not $end
$var wire 1 Yl out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zl out $end
$var wire 1 Yl in1 $end
$var wire 1 %l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \l out $end
$var wire 1 Zl in1 $end
$var wire 1 Zl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [l out $end
$var wire 1 "4 in1 $end
$var wire 1 )l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]l out $end
$var wire 1 [l in1 $end
$var wire 1 [l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^l out $end
$var wire 1 \l in1 $end
$var wire 1 ]l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1l out $end
$var wire 1 ^l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 4l Out $end
$var wire 1 "4 S $end
$var wire 1 $l InpA $end
$var wire 1 (l InpB $end
$var wire 1 _l notS $end
$var wire 1 `l nand1 $end
$var wire 1 al nand2 $end
$var wire 1 bl inputA $end
$var wire 1 cl inputB $end
$var wire 1 dl final_not $end

$scope module S_not $end
$var wire 1 _l out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `l out $end
$var wire 1 _l in1 $end
$var wire 1 $l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bl out $end
$var wire 1 `l in1 $end
$var wire 1 `l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 al out $end
$var wire 1 "4 in1 $end
$var wire 1 (l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cl out $end
$var wire 1 al in1 $end
$var wire 1 al in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dl out $end
$var wire 1 bl in1 $end
$var wire 1 cl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4l out $end
$var wire 1 dl in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 !g Out $end
$var wire 1 #l S $end
$var wire 1 ,l InpA $end
$var wire 1 -l InpB $end
$var wire 1 el notS $end
$var wire 1 fl nand1 $end
$var wire 1 gl nand2 $end
$var wire 1 hl inputA $end
$var wire 1 il inputB $end
$var wire 1 jl final_not $end

$scope module S_not $end
$var wire 1 el out $end
$var wire 1 #l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fl out $end
$var wire 1 el in1 $end
$var wire 1 ,l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hl out $end
$var wire 1 fl in1 $end
$var wire 1 fl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gl out $end
$var wire 1 #l in1 $end
$var wire 1 -l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 il out $end
$var wire 1 gl in1 $end
$var wire 1 gl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jl out $end
$var wire 1 hl in1 $end
$var wire 1 il in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !g out $end
$var wire 1 jl in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ~f Out $end
$var wire 1 #l S $end
$var wire 1 .l InpA $end
$var wire 1 /l InpB $end
$var wire 1 kl notS $end
$var wire 1 ll nand1 $end
$var wire 1 ml nand2 $end
$var wire 1 nl inputA $end
$var wire 1 ol inputB $end
$var wire 1 pl final_not $end

$scope module S_not $end
$var wire 1 kl out $end
$var wire 1 #l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ll out $end
$var wire 1 kl in1 $end
$var wire 1 .l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nl out $end
$var wire 1 ll in1 $end
$var wire 1 ll in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ml out $end
$var wire 1 #l in1 $end
$var wire 1 /l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ol out $end
$var wire 1 ml in1 $end
$var wire 1 ml in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pl out $end
$var wire 1 nl in1 $end
$var wire 1 ol in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~f out $end
$var wire 1 pl in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 }f Out $end
$var wire 1 #l S $end
$var wire 1 0l InpA $end
$var wire 1 1l InpB $end
$var wire 1 ql notS $end
$var wire 1 rl nand1 $end
$var wire 1 sl nand2 $end
$var wire 1 tl inputA $end
$var wire 1 ul inputB $end
$var wire 1 vl final_not $end

$scope module S_not $end
$var wire 1 ql out $end
$var wire 1 #l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rl out $end
$var wire 1 ql in1 $end
$var wire 1 0l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tl out $end
$var wire 1 rl in1 $end
$var wire 1 rl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sl out $end
$var wire 1 #l in1 $end
$var wire 1 1l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ul out $end
$var wire 1 sl in1 $end
$var wire 1 sl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vl out $end
$var wire 1 tl in1 $end
$var wire 1 ul in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }f out $end
$var wire 1 vl in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 |f Out $end
$var wire 1 #l S $end
$var wire 1 2l InpA $end
$var wire 1 4l InpB $end
$var wire 1 wl notS $end
$var wire 1 xl nand1 $end
$var wire 1 yl nand2 $end
$var wire 1 zl inputA $end
$var wire 1 {l inputB $end
$var wire 1 |l final_not $end

$scope module S_not $end
$var wire 1 wl out $end
$var wire 1 #l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xl out $end
$var wire 1 wl in1 $end
$var wire 1 2l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zl out $end
$var wire 1 xl in1 $end
$var wire 1 xl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yl out $end
$var wire 1 #l in1 $end
$var wire 1 4l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {l out $end
$var wire 1 yl in1 $end
$var wire 1 yl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |l out $end
$var wire 1 zl in1 $end
$var wire 1 {l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |f out $end
$var wire 1 |l in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 xf Out [3] $end
$var wire 1 yf Out [2] $end
$var wire 1 zf Out [1] $end
$var wire 1 {f Out [0] $end
$var wire 1 }l S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 hf InpA [3] $end
$var wire 1 if InpA [2] $end
$var wire 1 jf InpA [1] $end
$var wire 1 kf InpA [0] $end
$var wire 1 ff InpB [3] $end
$var wire 1 gf InpB [2] $end
$var wire 1 hf InpB [1] $end
$var wire 1 if InpB [0] $end
$var wire 1 ~l InpC [3] $end
$var wire 1 !m InpC [2] $end
$var wire 1 "m InpC [1] $end
$var wire 1 #m InpC [0] $end
$var wire 1 $m InpD [3] $end
$var wire 1 %m InpD [2] $end
$var wire 1 &m InpD [1] $end
$var wire 1 'm InpD [0] $end
$var wire 1 (m stage1_1_bit0 $end
$var wire 1 )m stage1_2_bit0 $end
$var wire 1 *m stage1_1_bit1 $end
$var wire 1 +m stage1_2_bit1 $end
$var wire 1 ,m stage1_1_bit2 $end
$var wire 1 -m stage1_2_bit2 $end
$var wire 1 .m stage1_1_bit3 $end
$var wire 1 /m stage1_2_bit4 $end
$var wire 1 0m stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 (m Out $end
$var wire 1 "4 S $end
$var wire 1 kf InpA $end
$var wire 1 if InpB $end
$var wire 1 1m notS $end
$var wire 1 2m nand1 $end
$var wire 1 3m nand2 $end
$var wire 1 4m inputA $end
$var wire 1 5m inputB $end
$var wire 1 6m final_not $end

$scope module S_not $end
$var wire 1 1m out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2m out $end
$var wire 1 1m in1 $end
$var wire 1 kf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4m out $end
$var wire 1 2m in1 $end
$var wire 1 2m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3m out $end
$var wire 1 "4 in1 $end
$var wire 1 if in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5m out $end
$var wire 1 3m in1 $end
$var wire 1 3m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6m out $end
$var wire 1 4m in1 $end
$var wire 1 5m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (m out $end
$var wire 1 6m in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 *m Out $end
$var wire 1 "4 S $end
$var wire 1 jf InpA $end
$var wire 1 hf InpB $end
$var wire 1 7m notS $end
$var wire 1 8m nand1 $end
$var wire 1 9m nand2 $end
$var wire 1 :m inputA $end
$var wire 1 ;m inputB $end
$var wire 1 <m final_not $end

$scope module S_not $end
$var wire 1 7m out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8m out $end
$var wire 1 7m in1 $end
$var wire 1 jf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :m out $end
$var wire 1 8m in1 $end
$var wire 1 8m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9m out $end
$var wire 1 "4 in1 $end
$var wire 1 hf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;m out $end
$var wire 1 9m in1 $end
$var wire 1 9m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <m out $end
$var wire 1 :m in1 $end
$var wire 1 ;m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *m out $end
$var wire 1 <m in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ,m Out $end
$var wire 1 "4 S $end
$var wire 1 if InpA $end
$var wire 1 gf InpB $end
$var wire 1 =m notS $end
$var wire 1 >m nand1 $end
$var wire 1 ?m nand2 $end
$var wire 1 @m inputA $end
$var wire 1 Am inputB $end
$var wire 1 Bm final_not $end

$scope module S_not $end
$var wire 1 =m out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >m out $end
$var wire 1 =m in1 $end
$var wire 1 if in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @m out $end
$var wire 1 >m in1 $end
$var wire 1 >m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?m out $end
$var wire 1 "4 in1 $end
$var wire 1 gf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Am out $end
$var wire 1 ?m in1 $end
$var wire 1 ?m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bm out $end
$var wire 1 @m in1 $end
$var wire 1 Am in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,m out $end
$var wire 1 Bm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 .m Out $end
$var wire 1 "4 S $end
$var wire 1 hf InpA $end
$var wire 1 ff InpB $end
$var wire 1 Cm notS $end
$var wire 1 Dm nand1 $end
$var wire 1 Em nand2 $end
$var wire 1 Fm inputA $end
$var wire 1 Gm inputB $end
$var wire 1 Hm final_not $end

$scope module S_not $end
$var wire 1 Cm out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Dm out $end
$var wire 1 Cm in1 $end
$var wire 1 hf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fm out $end
$var wire 1 Dm in1 $end
$var wire 1 Dm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Em out $end
$var wire 1 "4 in1 $end
$var wire 1 ff in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gm out $end
$var wire 1 Em in1 $end
$var wire 1 Em in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hm out $end
$var wire 1 Fm in1 $end
$var wire 1 Gm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .m out $end
$var wire 1 Hm in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 )m Out $end
$var wire 1 "4 S $end
$var wire 1 #m InpA $end
$var wire 1 'm InpB $end
$var wire 1 Im notS $end
$var wire 1 Jm nand1 $end
$var wire 1 Km nand2 $end
$var wire 1 Lm inputA $end
$var wire 1 Mm inputB $end
$var wire 1 Nm final_not $end

$scope module S_not $end
$var wire 1 Im out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jm out $end
$var wire 1 Im in1 $end
$var wire 1 #m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Lm out $end
$var wire 1 Jm in1 $end
$var wire 1 Jm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Km out $end
$var wire 1 "4 in1 $end
$var wire 1 'm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Mm out $end
$var wire 1 Km in1 $end
$var wire 1 Km in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Nm out $end
$var wire 1 Lm in1 $end
$var wire 1 Mm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )m out $end
$var wire 1 Nm in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 +m Out $end
$var wire 1 "4 S $end
$var wire 1 "m InpA $end
$var wire 1 &m InpB $end
$var wire 1 Om notS $end
$var wire 1 Pm nand1 $end
$var wire 1 Qm nand2 $end
$var wire 1 Rm inputA $end
$var wire 1 Sm inputB $end
$var wire 1 Tm final_not $end

$scope module S_not $end
$var wire 1 Om out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pm out $end
$var wire 1 Om in1 $end
$var wire 1 "m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rm out $end
$var wire 1 Pm in1 $end
$var wire 1 Pm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qm out $end
$var wire 1 "4 in1 $end
$var wire 1 &m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Sm out $end
$var wire 1 Qm in1 $end
$var wire 1 Qm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Tm out $end
$var wire 1 Rm in1 $end
$var wire 1 Sm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +m out $end
$var wire 1 Tm in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 -m Out $end
$var wire 1 "4 S $end
$var wire 1 !m InpA $end
$var wire 1 %m InpB $end
$var wire 1 Um notS $end
$var wire 1 Vm nand1 $end
$var wire 1 Wm nand2 $end
$var wire 1 Xm inputA $end
$var wire 1 Ym inputB $end
$var wire 1 Zm final_not $end

$scope module S_not $end
$var wire 1 Um out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vm out $end
$var wire 1 Um in1 $end
$var wire 1 !m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xm out $end
$var wire 1 Vm in1 $end
$var wire 1 Vm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wm out $end
$var wire 1 "4 in1 $end
$var wire 1 %m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ym out $end
$var wire 1 Wm in1 $end
$var wire 1 Wm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zm out $end
$var wire 1 Xm in1 $end
$var wire 1 Ym in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -m out $end
$var wire 1 Zm in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 0m Out $end
$var wire 1 "4 S $end
$var wire 1 ~l InpA $end
$var wire 1 $m InpB $end
$var wire 1 [m notS $end
$var wire 1 \m nand1 $end
$var wire 1 ]m nand2 $end
$var wire 1 ^m inputA $end
$var wire 1 _m inputB $end
$var wire 1 `m final_not $end

$scope module S_not $end
$var wire 1 [m out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \m out $end
$var wire 1 [m in1 $end
$var wire 1 ~l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^m out $end
$var wire 1 \m in1 $end
$var wire 1 \m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]m out $end
$var wire 1 "4 in1 $end
$var wire 1 $m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _m out $end
$var wire 1 ]m in1 $end
$var wire 1 ]m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `m out $end
$var wire 1 ^m in1 $end
$var wire 1 _m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0m out $end
$var wire 1 `m in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 {f Out $end
$var wire 1 }l S $end
$var wire 1 (m InpA $end
$var wire 1 )m InpB $end
$var wire 1 am notS $end
$var wire 1 bm nand1 $end
$var wire 1 cm nand2 $end
$var wire 1 dm inputA $end
$var wire 1 em inputB $end
$var wire 1 fm final_not $end

$scope module S_not $end
$var wire 1 am out $end
$var wire 1 }l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bm out $end
$var wire 1 am in1 $end
$var wire 1 (m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dm out $end
$var wire 1 bm in1 $end
$var wire 1 bm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cm out $end
$var wire 1 }l in1 $end
$var wire 1 )m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 em out $end
$var wire 1 cm in1 $end
$var wire 1 cm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fm out $end
$var wire 1 dm in1 $end
$var wire 1 em in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {f out $end
$var wire 1 fm in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 zf Out $end
$var wire 1 }l S $end
$var wire 1 *m InpA $end
$var wire 1 +m InpB $end
$var wire 1 gm notS $end
$var wire 1 hm nand1 $end
$var wire 1 im nand2 $end
$var wire 1 jm inputA $end
$var wire 1 km inputB $end
$var wire 1 lm final_not $end

$scope module S_not $end
$var wire 1 gm out $end
$var wire 1 }l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hm out $end
$var wire 1 gm in1 $end
$var wire 1 *m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jm out $end
$var wire 1 hm in1 $end
$var wire 1 hm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 im out $end
$var wire 1 }l in1 $end
$var wire 1 +m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 km out $end
$var wire 1 im in1 $end
$var wire 1 im in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lm out $end
$var wire 1 jm in1 $end
$var wire 1 km in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zf out $end
$var wire 1 lm in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 yf Out $end
$var wire 1 }l S $end
$var wire 1 ,m InpA $end
$var wire 1 -m InpB $end
$var wire 1 mm notS $end
$var wire 1 nm nand1 $end
$var wire 1 om nand2 $end
$var wire 1 pm inputA $end
$var wire 1 qm inputB $end
$var wire 1 rm final_not $end

$scope module S_not $end
$var wire 1 mm out $end
$var wire 1 }l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nm out $end
$var wire 1 mm in1 $end
$var wire 1 ,m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pm out $end
$var wire 1 nm in1 $end
$var wire 1 nm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 om out $end
$var wire 1 }l in1 $end
$var wire 1 -m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qm out $end
$var wire 1 om in1 $end
$var wire 1 om in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rm out $end
$var wire 1 pm in1 $end
$var wire 1 qm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yf out $end
$var wire 1 rm in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 xf Out $end
$var wire 1 }l S $end
$var wire 1 .m InpA $end
$var wire 1 0m InpB $end
$var wire 1 sm notS $end
$var wire 1 tm nand1 $end
$var wire 1 um nand2 $end
$var wire 1 vm inputA $end
$var wire 1 wm inputB $end
$var wire 1 xm final_not $end

$scope module S_not $end
$var wire 1 sm out $end
$var wire 1 }l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tm out $end
$var wire 1 sm in1 $end
$var wire 1 .m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vm out $end
$var wire 1 tm in1 $end
$var wire 1 tm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 um out $end
$var wire 1 }l in1 $end
$var wire 1 0m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wm out $end
$var wire 1 um in1 $end
$var wire 1 um in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xm out $end
$var wire 1 vm in1 $end
$var wire 1 wm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xf out $end
$var wire 1 xm in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 tf Out [3] $end
$var wire 1 uf Out [2] $end
$var wire 1 vf Out [1] $end
$var wire 1 wf Out [0] $end
$var wire 1 ym S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 df InpA [3] $end
$var wire 1 ef InpA [2] $end
$var wire 1 ff InpA [1] $end
$var wire 1 gf InpA [0] $end
$var wire 1 zm InpB [3] $end
$var wire 1 {m InpB [2] $end
$var wire 1 df InpB [1] $end
$var wire 1 ef InpB [0] $end
$var wire 1 |m InpC [3] $end
$var wire 1 }m InpC [2] $end
$var wire 1 ~m InpC [1] $end
$var wire 1 !n InpC [0] $end
$var wire 1 "n InpD [3] $end
$var wire 1 #n InpD [2] $end
$var wire 1 $n InpD [1] $end
$var wire 1 %n InpD [0] $end
$var wire 1 &n stage1_1_bit0 $end
$var wire 1 'n stage1_2_bit0 $end
$var wire 1 (n stage1_1_bit1 $end
$var wire 1 )n stage1_2_bit1 $end
$var wire 1 *n stage1_1_bit2 $end
$var wire 1 +n stage1_2_bit2 $end
$var wire 1 ,n stage1_1_bit3 $end
$var wire 1 -n stage1_2_bit4 $end
$var wire 1 .n stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 &n Out $end
$var wire 1 "4 S $end
$var wire 1 gf InpA $end
$var wire 1 ef InpB $end
$var wire 1 /n notS $end
$var wire 1 0n nand1 $end
$var wire 1 1n nand2 $end
$var wire 1 2n inputA $end
$var wire 1 3n inputB $end
$var wire 1 4n final_not $end

$scope module S_not $end
$var wire 1 /n out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0n out $end
$var wire 1 /n in1 $end
$var wire 1 gf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2n out $end
$var wire 1 0n in1 $end
$var wire 1 0n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1n out $end
$var wire 1 "4 in1 $end
$var wire 1 ef in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3n out $end
$var wire 1 1n in1 $end
$var wire 1 1n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4n out $end
$var wire 1 2n in1 $end
$var wire 1 3n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &n out $end
$var wire 1 4n in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 (n Out $end
$var wire 1 "4 S $end
$var wire 1 ff InpA $end
$var wire 1 df InpB $end
$var wire 1 5n notS $end
$var wire 1 6n nand1 $end
$var wire 1 7n nand2 $end
$var wire 1 8n inputA $end
$var wire 1 9n inputB $end
$var wire 1 :n final_not $end

$scope module S_not $end
$var wire 1 5n out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6n out $end
$var wire 1 5n in1 $end
$var wire 1 ff in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8n out $end
$var wire 1 6n in1 $end
$var wire 1 6n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7n out $end
$var wire 1 "4 in1 $end
$var wire 1 df in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9n out $end
$var wire 1 7n in1 $end
$var wire 1 7n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :n out $end
$var wire 1 8n in1 $end
$var wire 1 9n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (n out $end
$var wire 1 :n in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 *n Out $end
$var wire 1 "4 S $end
$var wire 1 ef InpA $end
$var wire 1 {m InpB $end
$var wire 1 ;n notS $end
$var wire 1 <n nand1 $end
$var wire 1 =n nand2 $end
$var wire 1 >n inputA $end
$var wire 1 ?n inputB $end
$var wire 1 @n final_not $end

$scope module S_not $end
$var wire 1 ;n out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <n out $end
$var wire 1 ;n in1 $end
$var wire 1 ef in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >n out $end
$var wire 1 <n in1 $end
$var wire 1 <n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =n out $end
$var wire 1 "4 in1 $end
$var wire 1 {m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?n out $end
$var wire 1 =n in1 $end
$var wire 1 =n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @n out $end
$var wire 1 >n in1 $end
$var wire 1 ?n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *n out $end
$var wire 1 @n in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ,n Out $end
$var wire 1 "4 S $end
$var wire 1 df InpA $end
$var wire 1 zm InpB $end
$var wire 1 An notS $end
$var wire 1 Bn nand1 $end
$var wire 1 Cn nand2 $end
$var wire 1 Dn inputA $end
$var wire 1 En inputB $end
$var wire 1 Fn final_not $end

$scope module S_not $end
$var wire 1 An out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bn out $end
$var wire 1 An in1 $end
$var wire 1 df in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dn out $end
$var wire 1 Bn in1 $end
$var wire 1 Bn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cn out $end
$var wire 1 "4 in1 $end
$var wire 1 zm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 En out $end
$var wire 1 Cn in1 $end
$var wire 1 Cn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fn out $end
$var wire 1 Dn in1 $end
$var wire 1 En in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,n out $end
$var wire 1 Fn in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 'n Out $end
$var wire 1 "4 S $end
$var wire 1 !n InpA $end
$var wire 1 %n InpB $end
$var wire 1 Gn notS $end
$var wire 1 Hn nand1 $end
$var wire 1 In nand2 $end
$var wire 1 Jn inputA $end
$var wire 1 Kn inputB $end
$var wire 1 Ln final_not $end

$scope module S_not $end
$var wire 1 Gn out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hn out $end
$var wire 1 Gn in1 $end
$var wire 1 !n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jn out $end
$var wire 1 Hn in1 $end
$var wire 1 Hn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 In out $end
$var wire 1 "4 in1 $end
$var wire 1 %n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kn out $end
$var wire 1 In in1 $end
$var wire 1 In in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ln out $end
$var wire 1 Jn in1 $end
$var wire 1 Kn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'n out $end
$var wire 1 Ln in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 )n Out $end
$var wire 1 "4 S $end
$var wire 1 ~m InpA $end
$var wire 1 $n InpB $end
$var wire 1 Mn notS $end
$var wire 1 Nn nand1 $end
$var wire 1 On nand2 $end
$var wire 1 Pn inputA $end
$var wire 1 Qn inputB $end
$var wire 1 Rn final_not $end

$scope module S_not $end
$var wire 1 Mn out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nn out $end
$var wire 1 Mn in1 $end
$var wire 1 ~m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pn out $end
$var wire 1 Nn in1 $end
$var wire 1 Nn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 On out $end
$var wire 1 "4 in1 $end
$var wire 1 $n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qn out $end
$var wire 1 On in1 $end
$var wire 1 On in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rn out $end
$var wire 1 Pn in1 $end
$var wire 1 Qn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )n out $end
$var wire 1 Rn in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 +n Out $end
$var wire 1 "4 S $end
$var wire 1 }m InpA $end
$var wire 1 #n InpB $end
$var wire 1 Sn notS $end
$var wire 1 Tn nand1 $end
$var wire 1 Un nand2 $end
$var wire 1 Vn inputA $end
$var wire 1 Wn inputB $end
$var wire 1 Xn final_not $end

$scope module S_not $end
$var wire 1 Sn out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tn out $end
$var wire 1 Sn in1 $end
$var wire 1 }m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vn out $end
$var wire 1 Tn in1 $end
$var wire 1 Tn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Un out $end
$var wire 1 "4 in1 $end
$var wire 1 #n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wn out $end
$var wire 1 Un in1 $end
$var wire 1 Un in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xn out $end
$var wire 1 Vn in1 $end
$var wire 1 Wn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +n out $end
$var wire 1 Xn in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 .n Out $end
$var wire 1 "4 S $end
$var wire 1 |m InpA $end
$var wire 1 "n InpB $end
$var wire 1 Yn notS $end
$var wire 1 Zn nand1 $end
$var wire 1 [n nand2 $end
$var wire 1 \n inputA $end
$var wire 1 ]n inputB $end
$var wire 1 ^n final_not $end

$scope module S_not $end
$var wire 1 Yn out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zn out $end
$var wire 1 Yn in1 $end
$var wire 1 |m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \n out $end
$var wire 1 Zn in1 $end
$var wire 1 Zn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [n out $end
$var wire 1 "4 in1 $end
$var wire 1 "n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]n out $end
$var wire 1 [n in1 $end
$var wire 1 [n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^n out $end
$var wire 1 \n in1 $end
$var wire 1 ]n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .n out $end
$var wire 1 ^n in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 wf Out $end
$var wire 1 ym S $end
$var wire 1 &n InpA $end
$var wire 1 'n InpB $end
$var wire 1 _n notS $end
$var wire 1 `n nand1 $end
$var wire 1 an nand2 $end
$var wire 1 bn inputA $end
$var wire 1 cn inputB $end
$var wire 1 dn final_not $end

$scope module S_not $end
$var wire 1 _n out $end
$var wire 1 ym in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `n out $end
$var wire 1 _n in1 $end
$var wire 1 &n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bn out $end
$var wire 1 `n in1 $end
$var wire 1 `n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 an out $end
$var wire 1 ym in1 $end
$var wire 1 'n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cn out $end
$var wire 1 an in1 $end
$var wire 1 an in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dn out $end
$var wire 1 bn in1 $end
$var wire 1 cn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wf out $end
$var wire 1 dn in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 vf Out $end
$var wire 1 ym S $end
$var wire 1 (n InpA $end
$var wire 1 )n InpB $end
$var wire 1 en notS $end
$var wire 1 fn nand1 $end
$var wire 1 gn nand2 $end
$var wire 1 hn inputA $end
$var wire 1 in inputB $end
$var wire 1 jn final_not $end

$scope module S_not $end
$var wire 1 en out $end
$var wire 1 ym in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fn out $end
$var wire 1 en in1 $end
$var wire 1 (n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hn out $end
$var wire 1 fn in1 $end
$var wire 1 fn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gn out $end
$var wire 1 ym in1 $end
$var wire 1 )n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 in out $end
$var wire 1 gn in1 $end
$var wire 1 gn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jn out $end
$var wire 1 hn in1 $end
$var wire 1 in in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vf out $end
$var wire 1 jn in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 uf Out $end
$var wire 1 ym S $end
$var wire 1 *n InpA $end
$var wire 1 +n InpB $end
$var wire 1 kn notS $end
$var wire 1 ln nand1 $end
$var wire 1 mn nand2 $end
$var wire 1 nn inputA $end
$var wire 1 on inputB $end
$var wire 1 pn final_not $end

$scope module S_not $end
$var wire 1 kn out $end
$var wire 1 ym in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ln out $end
$var wire 1 kn in1 $end
$var wire 1 *n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nn out $end
$var wire 1 ln in1 $end
$var wire 1 ln in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mn out $end
$var wire 1 ym in1 $end
$var wire 1 +n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 on out $end
$var wire 1 mn in1 $end
$var wire 1 mn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pn out $end
$var wire 1 nn in1 $end
$var wire 1 on in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uf out $end
$var wire 1 pn in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 tf Out $end
$var wire 1 ym S $end
$var wire 1 ,n InpA $end
$var wire 1 .n InpB $end
$var wire 1 qn notS $end
$var wire 1 rn nand1 $end
$var wire 1 sn nand2 $end
$var wire 1 tn inputA $end
$var wire 1 un inputB $end
$var wire 1 vn final_not $end

$scope module S_not $end
$var wire 1 qn out $end
$var wire 1 ym in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rn out $end
$var wire 1 qn in1 $end
$var wire 1 ,n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tn out $end
$var wire 1 rn in1 $end
$var wire 1 rn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sn out $end
$var wire 1 ym in1 $end
$var wire 1 .n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 un out $end
$var wire 1 sn in1 $end
$var wire 1 sn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vn out $end
$var wire 1 tn in1 $end
$var wire 1 un in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tf out $end
$var wire 1 vn in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 2g Out [3] $end
$var wire 1 3g Out [2] $end
$var wire 1 4g Out [1] $end
$var wire 1 5g Out [0] $end
$var wire 1 wn S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 "g InpA [3] $end
$var wire 1 #g InpA [2] $end
$var wire 1 $g InpA [1] $end
$var wire 1 %g InpA [0] $end
$var wire 1 |f InpB [3] $end
$var wire 1 }f InpB [2] $end
$var wire 1 ~f InpB [1] $end
$var wire 1 !g InpB [0] $end
$var wire 1 xn InpC [3] $end
$var wire 1 yn InpC [2] $end
$var wire 1 zn InpC [1] $end
$var wire 1 {n InpC [0] $end
$var wire 1 |n InpD [3] $end
$var wire 1 }n InpD [2] $end
$var wire 1 ~n InpD [1] $end
$var wire 1 !o InpD [0] $end
$var wire 1 "o stage1_1_bit0 $end
$var wire 1 #o stage1_2_bit0 $end
$var wire 1 $o stage1_1_bit1 $end
$var wire 1 %o stage1_2_bit1 $end
$var wire 1 &o stage1_1_bit2 $end
$var wire 1 'o stage1_2_bit2 $end
$var wire 1 (o stage1_1_bit3 $end
$var wire 1 )o stage1_2_bit4 $end
$var wire 1 *o stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 "o Out $end
$var wire 1 !4 S $end
$var wire 1 %g InpA $end
$var wire 1 !g InpB $end
$var wire 1 +o notS $end
$var wire 1 ,o nand1 $end
$var wire 1 -o nand2 $end
$var wire 1 .o inputA $end
$var wire 1 /o inputB $end
$var wire 1 0o final_not $end

$scope module S_not $end
$var wire 1 +o out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,o out $end
$var wire 1 +o in1 $end
$var wire 1 %g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .o out $end
$var wire 1 ,o in1 $end
$var wire 1 ,o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -o out $end
$var wire 1 !4 in1 $end
$var wire 1 !g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /o out $end
$var wire 1 -o in1 $end
$var wire 1 -o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0o out $end
$var wire 1 .o in1 $end
$var wire 1 /o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "o out $end
$var wire 1 0o in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 $o Out $end
$var wire 1 !4 S $end
$var wire 1 $g InpA $end
$var wire 1 ~f InpB $end
$var wire 1 1o notS $end
$var wire 1 2o nand1 $end
$var wire 1 3o nand2 $end
$var wire 1 4o inputA $end
$var wire 1 5o inputB $end
$var wire 1 6o final_not $end

$scope module S_not $end
$var wire 1 1o out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2o out $end
$var wire 1 1o in1 $end
$var wire 1 $g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4o out $end
$var wire 1 2o in1 $end
$var wire 1 2o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3o out $end
$var wire 1 !4 in1 $end
$var wire 1 ~f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5o out $end
$var wire 1 3o in1 $end
$var wire 1 3o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6o out $end
$var wire 1 4o in1 $end
$var wire 1 5o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $o out $end
$var wire 1 6o in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 &o Out $end
$var wire 1 !4 S $end
$var wire 1 #g InpA $end
$var wire 1 }f InpB $end
$var wire 1 7o notS $end
$var wire 1 8o nand1 $end
$var wire 1 9o nand2 $end
$var wire 1 :o inputA $end
$var wire 1 ;o inputB $end
$var wire 1 <o final_not $end

$scope module S_not $end
$var wire 1 7o out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8o out $end
$var wire 1 7o in1 $end
$var wire 1 #g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :o out $end
$var wire 1 8o in1 $end
$var wire 1 8o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9o out $end
$var wire 1 !4 in1 $end
$var wire 1 }f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;o out $end
$var wire 1 9o in1 $end
$var wire 1 9o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <o out $end
$var wire 1 :o in1 $end
$var wire 1 ;o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &o out $end
$var wire 1 <o in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 (o Out $end
$var wire 1 !4 S $end
$var wire 1 "g InpA $end
$var wire 1 |f InpB $end
$var wire 1 =o notS $end
$var wire 1 >o nand1 $end
$var wire 1 ?o nand2 $end
$var wire 1 @o inputA $end
$var wire 1 Ao inputB $end
$var wire 1 Bo final_not $end

$scope module S_not $end
$var wire 1 =o out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >o out $end
$var wire 1 =o in1 $end
$var wire 1 "g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @o out $end
$var wire 1 >o in1 $end
$var wire 1 >o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?o out $end
$var wire 1 !4 in1 $end
$var wire 1 |f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ao out $end
$var wire 1 ?o in1 $end
$var wire 1 ?o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bo out $end
$var wire 1 @o in1 $end
$var wire 1 Ao in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (o out $end
$var wire 1 Bo in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 #o Out $end
$var wire 1 !4 S $end
$var wire 1 {n InpA $end
$var wire 1 !o InpB $end
$var wire 1 Co notS $end
$var wire 1 Do nand1 $end
$var wire 1 Eo nand2 $end
$var wire 1 Fo inputA $end
$var wire 1 Go inputB $end
$var wire 1 Ho final_not $end

$scope module S_not $end
$var wire 1 Co out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Do out $end
$var wire 1 Co in1 $end
$var wire 1 {n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fo out $end
$var wire 1 Do in1 $end
$var wire 1 Do in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Eo out $end
$var wire 1 !4 in1 $end
$var wire 1 !o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Go out $end
$var wire 1 Eo in1 $end
$var wire 1 Eo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ho out $end
$var wire 1 Fo in1 $end
$var wire 1 Go in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #o out $end
$var wire 1 Ho in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 %o Out $end
$var wire 1 !4 S $end
$var wire 1 zn InpA $end
$var wire 1 ~n InpB $end
$var wire 1 Io notS $end
$var wire 1 Jo nand1 $end
$var wire 1 Ko nand2 $end
$var wire 1 Lo inputA $end
$var wire 1 Mo inputB $end
$var wire 1 No final_not $end

$scope module S_not $end
$var wire 1 Io out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jo out $end
$var wire 1 Io in1 $end
$var wire 1 zn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Lo out $end
$var wire 1 Jo in1 $end
$var wire 1 Jo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ko out $end
$var wire 1 !4 in1 $end
$var wire 1 ~n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Mo out $end
$var wire 1 Ko in1 $end
$var wire 1 Ko in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 No out $end
$var wire 1 Lo in1 $end
$var wire 1 Mo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %o out $end
$var wire 1 No in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 'o Out $end
$var wire 1 !4 S $end
$var wire 1 yn InpA $end
$var wire 1 }n InpB $end
$var wire 1 Oo notS $end
$var wire 1 Po nand1 $end
$var wire 1 Qo nand2 $end
$var wire 1 Ro inputA $end
$var wire 1 So inputB $end
$var wire 1 To final_not $end

$scope module S_not $end
$var wire 1 Oo out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Po out $end
$var wire 1 Oo in1 $end
$var wire 1 yn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ro out $end
$var wire 1 Po in1 $end
$var wire 1 Po in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qo out $end
$var wire 1 !4 in1 $end
$var wire 1 }n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 So out $end
$var wire 1 Qo in1 $end
$var wire 1 Qo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 To out $end
$var wire 1 Ro in1 $end
$var wire 1 So in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'o out $end
$var wire 1 To in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 *o Out $end
$var wire 1 !4 S $end
$var wire 1 xn InpA $end
$var wire 1 |n InpB $end
$var wire 1 Uo notS $end
$var wire 1 Vo nand1 $end
$var wire 1 Wo nand2 $end
$var wire 1 Xo inputA $end
$var wire 1 Yo inputB $end
$var wire 1 Zo final_not $end

$scope module S_not $end
$var wire 1 Uo out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vo out $end
$var wire 1 Uo in1 $end
$var wire 1 xn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xo out $end
$var wire 1 Vo in1 $end
$var wire 1 Vo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wo out $end
$var wire 1 !4 in1 $end
$var wire 1 |n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yo out $end
$var wire 1 Wo in1 $end
$var wire 1 Wo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zo out $end
$var wire 1 Xo in1 $end
$var wire 1 Yo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *o out $end
$var wire 1 Zo in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 5g Out $end
$var wire 1 wn S $end
$var wire 1 "o InpA $end
$var wire 1 #o InpB $end
$var wire 1 [o notS $end
$var wire 1 \o nand1 $end
$var wire 1 ]o nand2 $end
$var wire 1 ^o inputA $end
$var wire 1 _o inputB $end
$var wire 1 `o final_not $end

$scope module S_not $end
$var wire 1 [o out $end
$var wire 1 wn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \o out $end
$var wire 1 [o in1 $end
$var wire 1 "o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^o out $end
$var wire 1 \o in1 $end
$var wire 1 \o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]o out $end
$var wire 1 wn in1 $end
$var wire 1 #o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _o out $end
$var wire 1 ]o in1 $end
$var wire 1 ]o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `o out $end
$var wire 1 ^o in1 $end
$var wire 1 _o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5g out $end
$var wire 1 `o in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 4g Out $end
$var wire 1 wn S $end
$var wire 1 $o InpA $end
$var wire 1 %o InpB $end
$var wire 1 ao notS $end
$var wire 1 bo nand1 $end
$var wire 1 co nand2 $end
$var wire 1 do inputA $end
$var wire 1 eo inputB $end
$var wire 1 fo final_not $end

$scope module S_not $end
$var wire 1 ao out $end
$var wire 1 wn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bo out $end
$var wire 1 ao in1 $end
$var wire 1 $o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 do out $end
$var wire 1 bo in1 $end
$var wire 1 bo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 co out $end
$var wire 1 wn in1 $end
$var wire 1 %o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eo out $end
$var wire 1 co in1 $end
$var wire 1 co in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fo out $end
$var wire 1 do in1 $end
$var wire 1 eo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4g out $end
$var wire 1 fo in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 3g Out $end
$var wire 1 wn S $end
$var wire 1 &o InpA $end
$var wire 1 'o InpB $end
$var wire 1 go notS $end
$var wire 1 ho nand1 $end
$var wire 1 io nand2 $end
$var wire 1 jo inputA $end
$var wire 1 ko inputB $end
$var wire 1 lo final_not $end

$scope module S_not $end
$var wire 1 go out $end
$var wire 1 wn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ho out $end
$var wire 1 go in1 $end
$var wire 1 &o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jo out $end
$var wire 1 ho in1 $end
$var wire 1 ho in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 io out $end
$var wire 1 wn in1 $end
$var wire 1 'o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ko out $end
$var wire 1 io in1 $end
$var wire 1 io in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lo out $end
$var wire 1 jo in1 $end
$var wire 1 ko in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3g out $end
$var wire 1 lo in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 2g Out $end
$var wire 1 wn S $end
$var wire 1 (o InpA $end
$var wire 1 *o InpB $end
$var wire 1 mo notS $end
$var wire 1 no nand1 $end
$var wire 1 oo nand2 $end
$var wire 1 po inputA $end
$var wire 1 qo inputB $end
$var wire 1 ro final_not $end

$scope module S_not $end
$var wire 1 mo out $end
$var wire 1 wn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 no out $end
$var wire 1 mo in1 $end
$var wire 1 (o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 po out $end
$var wire 1 no in1 $end
$var wire 1 no in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oo out $end
$var wire 1 wn in1 $end
$var wire 1 *o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qo out $end
$var wire 1 oo in1 $end
$var wire 1 oo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ro out $end
$var wire 1 po in1 $end
$var wire 1 qo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2g out $end
$var wire 1 ro in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 .g Out [3] $end
$var wire 1 /g Out [2] $end
$var wire 1 0g Out [1] $end
$var wire 1 1g Out [0] $end
$var wire 1 so S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 |f InpA [3] $end
$var wire 1 }f InpA [2] $end
$var wire 1 ~f InpA [1] $end
$var wire 1 !g InpA [0] $end
$var wire 1 xf InpB [3] $end
$var wire 1 yf InpB [2] $end
$var wire 1 zf InpB [1] $end
$var wire 1 {f InpB [0] $end
$var wire 1 to InpC [3] $end
$var wire 1 uo InpC [2] $end
$var wire 1 vo InpC [1] $end
$var wire 1 wo InpC [0] $end
$var wire 1 xo InpD [3] $end
$var wire 1 yo InpD [2] $end
$var wire 1 zo InpD [1] $end
$var wire 1 {o InpD [0] $end
$var wire 1 |o stage1_1_bit0 $end
$var wire 1 }o stage1_2_bit0 $end
$var wire 1 ~o stage1_1_bit1 $end
$var wire 1 !p stage1_2_bit1 $end
$var wire 1 "p stage1_1_bit2 $end
$var wire 1 #p stage1_2_bit2 $end
$var wire 1 $p stage1_1_bit3 $end
$var wire 1 %p stage1_2_bit4 $end
$var wire 1 &p stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 |o Out $end
$var wire 1 !4 S $end
$var wire 1 !g InpA $end
$var wire 1 {f InpB $end
$var wire 1 'p notS $end
$var wire 1 (p nand1 $end
$var wire 1 )p nand2 $end
$var wire 1 *p inputA $end
$var wire 1 +p inputB $end
$var wire 1 ,p final_not $end

$scope module S_not $end
$var wire 1 'p out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (p out $end
$var wire 1 'p in1 $end
$var wire 1 !g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *p out $end
$var wire 1 (p in1 $end
$var wire 1 (p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )p out $end
$var wire 1 !4 in1 $end
$var wire 1 {f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +p out $end
$var wire 1 )p in1 $end
$var wire 1 )p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,p out $end
$var wire 1 *p in1 $end
$var wire 1 +p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |o out $end
$var wire 1 ,p in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ~o Out $end
$var wire 1 !4 S $end
$var wire 1 ~f InpA $end
$var wire 1 zf InpB $end
$var wire 1 -p notS $end
$var wire 1 .p nand1 $end
$var wire 1 /p nand2 $end
$var wire 1 0p inputA $end
$var wire 1 1p inputB $end
$var wire 1 2p final_not $end

$scope module S_not $end
$var wire 1 -p out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .p out $end
$var wire 1 -p in1 $end
$var wire 1 ~f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0p out $end
$var wire 1 .p in1 $end
$var wire 1 .p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /p out $end
$var wire 1 !4 in1 $end
$var wire 1 zf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1p out $end
$var wire 1 /p in1 $end
$var wire 1 /p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2p out $end
$var wire 1 0p in1 $end
$var wire 1 1p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~o out $end
$var wire 1 2p in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 "p Out $end
$var wire 1 !4 S $end
$var wire 1 }f InpA $end
$var wire 1 yf InpB $end
$var wire 1 3p notS $end
$var wire 1 4p nand1 $end
$var wire 1 5p nand2 $end
$var wire 1 6p inputA $end
$var wire 1 7p inputB $end
$var wire 1 8p final_not $end

$scope module S_not $end
$var wire 1 3p out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4p out $end
$var wire 1 3p in1 $end
$var wire 1 }f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6p out $end
$var wire 1 4p in1 $end
$var wire 1 4p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5p out $end
$var wire 1 !4 in1 $end
$var wire 1 yf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7p out $end
$var wire 1 5p in1 $end
$var wire 1 5p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8p out $end
$var wire 1 6p in1 $end
$var wire 1 7p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "p out $end
$var wire 1 8p in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 $p Out $end
$var wire 1 !4 S $end
$var wire 1 |f InpA $end
$var wire 1 xf InpB $end
$var wire 1 9p notS $end
$var wire 1 :p nand1 $end
$var wire 1 ;p nand2 $end
$var wire 1 <p inputA $end
$var wire 1 =p inputB $end
$var wire 1 >p final_not $end

$scope module S_not $end
$var wire 1 9p out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :p out $end
$var wire 1 9p in1 $end
$var wire 1 |f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <p out $end
$var wire 1 :p in1 $end
$var wire 1 :p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;p out $end
$var wire 1 !4 in1 $end
$var wire 1 xf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =p out $end
$var wire 1 ;p in1 $end
$var wire 1 ;p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >p out $end
$var wire 1 <p in1 $end
$var wire 1 =p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $p out $end
$var wire 1 >p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 }o Out $end
$var wire 1 !4 S $end
$var wire 1 wo InpA $end
$var wire 1 {o InpB $end
$var wire 1 ?p notS $end
$var wire 1 @p nand1 $end
$var wire 1 Ap nand2 $end
$var wire 1 Bp inputA $end
$var wire 1 Cp inputB $end
$var wire 1 Dp final_not $end

$scope module S_not $end
$var wire 1 ?p out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @p out $end
$var wire 1 ?p in1 $end
$var wire 1 wo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bp out $end
$var wire 1 @p in1 $end
$var wire 1 @p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ap out $end
$var wire 1 !4 in1 $end
$var wire 1 {o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Cp out $end
$var wire 1 Ap in1 $end
$var wire 1 Ap in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Dp out $end
$var wire 1 Bp in1 $end
$var wire 1 Cp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }o out $end
$var wire 1 Dp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 !p Out $end
$var wire 1 !4 S $end
$var wire 1 vo InpA $end
$var wire 1 zo InpB $end
$var wire 1 Ep notS $end
$var wire 1 Fp nand1 $end
$var wire 1 Gp nand2 $end
$var wire 1 Hp inputA $end
$var wire 1 Ip inputB $end
$var wire 1 Jp final_not $end

$scope module S_not $end
$var wire 1 Ep out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fp out $end
$var wire 1 Ep in1 $end
$var wire 1 vo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hp out $end
$var wire 1 Fp in1 $end
$var wire 1 Fp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gp out $end
$var wire 1 !4 in1 $end
$var wire 1 zo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ip out $end
$var wire 1 Gp in1 $end
$var wire 1 Gp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jp out $end
$var wire 1 Hp in1 $end
$var wire 1 Ip in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !p out $end
$var wire 1 Jp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 #p Out $end
$var wire 1 !4 S $end
$var wire 1 uo InpA $end
$var wire 1 yo InpB $end
$var wire 1 Kp notS $end
$var wire 1 Lp nand1 $end
$var wire 1 Mp nand2 $end
$var wire 1 Np inputA $end
$var wire 1 Op inputB $end
$var wire 1 Pp final_not $end

$scope module S_not $end
$var wire 1 Kp out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lp out $end
$var wire 1 Kp in1 $end
$var wire 1 uo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Np out $end
$var wire 1 Lp in1 $end
$var wire 1 Lp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mp out $end
$var wire 1 !4 in1 $end
$var wire 1 yo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Op out $end
$var wire 1 Mp in1 $end
$var wire 1 Mp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pp out $end
$var wire 1 Np in1 $end
$var wire 1 Op in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #p out $end
$var wire 1 Pp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 &p Out $end
$var wire 1 !4 S $end
$var wire 1 to InpA $end
$var wire 1 xo InpB $end
$var wire 1 Qp notS $end
$var wire 1 Rp nand1 $end
$var wire 1 Sp nand2 $end
$var wire 1 Tp inputA $end
$var wire 1 Up inputB $end
$var wire 1 Vp final_not $end

$scope module S_not $end
$var wire 1 Qp out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rp out $end
$var wire 1 Qp in1 $end
$var wire 1 to in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tp out $end
$var wire 1 Rp in1 $end
$var wire 1 Rp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sp out $end
$var wire 1 !4 in1 $end
$var wire 1 xo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Up out $end
$var wire 1 Sp in1 $end
$var wire 1 Sp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vp out $end
$var wire 1 Tp in1 $end
$var wire 1 Up in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &p out $end
$var wire 1 Vp in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 1g Out $end
$var wire 1 so S $end
$var wire 1 |o InpA $end
$var wire 1 }o InpB $end
$var wire 1 Wp notS $end
$var wire 1 Xp nand1 $end
$var wire 1 Yp nand2 $end
$var wire 1 Zp inputA $end
$var wire 1 [p inputB $end
$var wire 1 \p final_not $end

$scope module S_not $end
$var wire 1 Wp out $end
$var wire 1 so in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xp out $end
$var wire 1 Wp in1 $end
$var wire 1 |o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zp out $end
$var wire 1 Xp in1 $end
$var wire 1 Xp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yp out $end
$var wire 1 so in1 $end
$var wire 1 }o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [p out $end
$var wire 1 Yp in1 $end
$var wire 1 Yp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \p out $end
$var wire 1 Zp in1 $end
$var wire 1 [p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1g out $end
$var wire 1 \p in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 0g Out $end
$var wire 1 so S $end
$var wire 1 ~o InpA $end
$var wire 1 !p InpB $end
$var wire 1 ]p notS $end
$var wire 1 ^p nand1 $end
$var wire 1 _p nand2 $end
$var wire 1 `p inputA $end
$var wire 1 ap inputB $end
$var wire 1 bp final_not $end

$scope module S_not $end
$var wire 1 ]p out $end
$var wire 1 so in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^p out $end
$var wire 1 ]p in1 $end
$var wire 1 ~o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `p out $end
$var wire 1 ^p in1 $end
$var wire 1 ^p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _p out $end
$var wire 1 so in1 $end
$var wire 1 !p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ap out $end
$var wire 1 _p in1 $end
$var wire 1 _p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bp out $end
$var wire 1 `p in1 $end
$var wire 1 ap in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0g out $end
$var wire 1 bp in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 /g Out $end
$var wire 1 so S $end
$var wire 1 "p InpA $end
$var wire 1 #p InpB $end
$var wire 1 cp notS $end
$var wire 1 dp nand1 $end
$var wire 1 ep nand2 $end
$var wire 1 fp inputA $end
$var wire 1 gp inputB $end
$var wire 1 hp final_not $end

$scope module S_not $end
$var wire 1 cp out $end
$var wire 1 so in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dp out $end
$var wire 1 cp in1 $end
$var wire 1 "p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fp out $end
$var wire 1 dp in1 $end
$var wire 1 dp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ep out $end
$var wire 1 so in1 $end
$var wire 1 #p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gp out $end
$var wire 1 ep in1 $end
$var wire 1 ep in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hp out $end
$var wire 1 fp in1 $end
$var wire 1 gp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /g out $end
$var wire 1 hp in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 .g Out $end
$var wire 1 so S $end
$var wire 1 $p InpA $end
$var wire 1 &p InpB $end
$var wire 1 ip notS $end
$var wire 1 jp nand1 $end
$var wire 1 kp nand2 $end
$var wire 1 lp inputA $end
$var wire 1 mp inputB $end
$var wire 1 np final_not $end

$scope module S_not $end
$var wire 1 ip out $end
$var wire 1 so in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jp out $end
$var wire 1 ip in1 $end
$var wire 1 $p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lp out $end
$var wire 1 jp in1 $end
$var wire 1 jp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kp out $end
$var wire 1 so in1 $end
$var wire 1 &p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mp out $end
$var wire 1 kp in1 $end
$var wire 1 kp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 np out $end
$var wire 1 lp in1 $end
$var wire 1 mp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .g out $end
$var wire 1 np in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 *g Out [3] $end
$var wire 1 +g Out [2] $end
$var wire 1 ,g Out [1] $end
$var wire 1 -g Out [0] $end
$var wire 1 op S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 xf InpA [3] $end
$var wire 1 yf InpA [2] $end
$var wire 1 zf InpA [1] $end
$var wire 1 {f InpA [0] $end
$var wire 1 tf InpB [3] $end
$var wire 1 uf InpB [2] $end
$var wire 1 vf InpB [1] $end
$var wire 1 wf InpB [0] $end
$var wire 1 pp InpC [3] $end
$var wire 1 qp InpC [2] $end
$var wire 1 rp InpC [1] $end
$var wire 1 sp InpC [0] $end
$var wire 1 tp InpD [3] $end
$var wire 1 up InpD [2] $end
$var wire 1 vp InpD [1] $end
$var wire 1 wp InpD [0] $end
$var wire 1 xp stage1_1_bit0 $end
$var wire 1 yp stage1_2_bit0 $end
$var wire 1 zp stage1_1_bit1 $end
$var wire 1 {p stage1_2_bit1 $end
$var wire 1 |p stage1_1_bit2 $end
$var wire 1 }p stage1_2_bit2 $end
$var wire 1 ~p stage1_1_bit3 $end
$var wire 1 !q stage1_2_bit4 $end
$var wire 1 "q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 xp Out $end
$var wire 1 !4 S $end
$var wire 1 {f InpA $end
$var wire 1 wf InpB $end
$var wire 1 #q notS $end
$var wire 1 $q nand1 $end
$var wire 1 %q nand2 $end
$var wire 1 &q inputA $end
$var wire 1 'q inputB $end
$var wire 1 (q final_not $end

$scope module S_not $end
$var wire 1 #q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $q out $end
$var wire 1 #q in1 $end
$var wire 1 {f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &q out $end
$var wire 1 $q in1 $end
$var wire 1 $q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %q out $end
$var wire 1 !4 in1 $end
$var wire 1 wf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'q out $end
$var wire 1 %q in1 $end
$var wire 1 %q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (q out $end
$var wire 1 &q in1 $end
$var wire 1 'q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xp out $end
$var wire 1 (q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 zp Out $end
$var wire 1 !4 S $end
$var wire 1 zf InpA $end
$var wire 1 vf InpB $end
$var wire 1 )q notS $end
$var wire 1 *q nand1 $end
$var wire 1 +q nand2 $end
$var wire 1 ,q inputA $end
$var wire 1 -q inputB $end
$var wire 1 .q final_not $end

$scope module S_not $end
$var wire 1 )q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *q out $end
$var wire 1 )q in1 $end
$var wire 1 zf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,q out $end
$var wire 1 *q in1 $end
$var wire 1 *q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +q out $end
$var wire 1 !4 in1 $end
$var wire 1 vf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -q out $end
$var wire 1 +q in1 $end
$var wire 1 +q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .q out $end
$var wire 1 ,q in1 $end
$var wire 1 -q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zp out $end
$var wire 1 .q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |p Out $end
$var wire 1 !4 S $end
$var wire 1 yf InpA $end
$var wire 1 uf InpB $end
$var wire 1 /q notS $end
$var wire 1 0q nand1 $end
$var wire 1 1q nand2 $end
$var wire 1 2q inputA $end
$var wire 1 3q inputB $end
$var wire 1 4q final_not $end

$scope module S_not $end
$var wire 1 /q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0q out $end
$var wire 1 /q in1 $end
$var wire 1 yf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2q out $end
$var wire 1 0q in1 $end
$var wire 1 0q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1q out $end
$var wire 1 !4 in1 $end
$var wire 1 uf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3q out $end
$var wire 1 1q in1 $end
$var wire 1 1q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4q out $end
$var wire 1 2q in1 $end
$var wire 1 3q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |p out $end
$var wire 1 4q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~p Out $end
$var wire 1 !4 S $end
$var wire 1 xf InpA $end
$var wire 1 tf InpB $end
$var wire 1 5q notS $end
$var wire 1 6q nand1 $end
$var wire 1 7q nand2 $end
$var wire 1 8q inputA $end
$var wire 1 9q inputB $end
$var wire 1 :q final_not $end

$scope module S_not $end
$var wire 1 5q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6q out $end
$var wire 1 5q in1 $end
$var wire 1 xf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8q out $end
$var wire 1 6q in1 $end
$var wire 1 6q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7q out $end
$var wire 1 !4 in1 $end
$var wire 1 tf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9q out $end
$var wire 1 7q in1 $end
$var wire 1 7q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :q out $end
$var wire 1 8q in1 $end
$var wire 1 9q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~p out $end
$var wire 1 :q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 yp Out $end
$var wire 1 !4 S $end
$var wire 1 sp InpA $end
$var wire 1 wp InpB $end
$var wire 1 ;q notS $end
$var wire 1 <q nand1 $end
$var wire 1 =q nand2 $end
$var wire 1 >q inputA $end
$var wire 1 ?q inputB $end
$var wire 1 @q final_not $end

$scope module S_not $end
$var wire 1 ;q out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <q out $end
$var wire 1 ;q in1 $end
$var wire 1 sp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >q out $end
$var wire 1 <q in1 $end
$var wire 1 <q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =q out $end
$var wire 1 !4 in1 $end
$var wire 1 wp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?q out $end
$var wire 1 =q in1 $end
$var wire 1 =q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @q out $end
$var wire 1 >q in1 $end
$var wire 1 ?q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yp out $end
$var wire 1 @q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {p Out $end
$var wire 1 !4 S $end
$var wire 1 rp InpA $end
$var wire 1 vp InpB $end
$var wire 1 Aq notS $end
$var wire 1 Bq nand1 $end
$var wire 1 Cq nand2 $end
$var wire 1 Dq inputA $end
$var wire 1 Eq inputB $end
$var wire 1 Fq final_not $end

$scope module S_not $end
$var wire 1 Aq out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bq out $end
$var wire 1 Aq in1 $end
$var wire 1 rp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dq out $end
$var wire 1 Bq in1 $end
$var wire 1 Bq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cq out $end
$var wire 1 !4 in1 $end
$var wire 1 vp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Eq out $end
$var wire 1 Cq in1 $end
$var wire 1 Cq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fq out $end
$var wire 1 Dq in1 $end
$var wire 1 Eq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {p out $end
$var wire 1 Fq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }p Out $end
$var wire 1 !4 S $end
$var wire 1 qp InpA $end
$var wire 1 up InpB $end
$var wire 1 Gq notS $end
$var wire 1 Hq nand1 $end
$var wire 1 Iq nand2 $end
$var wire 1 Jq inputA $end
$var wire 1 Kq inputB $end
$var wire 1 Lq final_not $end

$scope module S_not $end
$var wire 1 Gq out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hq out $end
$var wire 1 Gq in1 $end
$var wire 1 qp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jq out $end
$var wire 1 Hq in1 $end
$var wire 1 Hq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Iq out $end
$var wire 1 !4 in1 $end
$var wire 1 up in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kq out $end
$var wire 1 Iq in1 $end
$var wire 1 Iq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lq out $end
$var wire 1 Jq in1 $end
$var wire 1 Kq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }p out $end
$var wire 1 Lq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "q Out $end
$var wire 1 !4 S $end
$var wire 1 pp InpA $end
$var wire 1 tp InpB $end
$var wire 1 Mq notS $end
$var wire 1 Nq nand1 $end
$var wire 1 Oq nand2 $end
$var wire 1 Pq inputA $end
$var wire 1 Qq inputB $end
$var wire 1 Rq final_not $end

$scope module S_not $end
$var wire 1 Mq out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nq out $end
$var wire 1 Mq in1 $end
$var wire 1 pp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pq out $end
$var wire 1 Nq in1 $end
$var wire 1 Nq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Oq out $end
$var wire 1 !4 in1 $end
$var wire 1 tp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qq out $end
$var wire 1 Oq in1 $end
$var wire 1 Oq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rq out $end
$var wire 1 Pq in1 $end
$var wire 1 Qq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "q out $end
$var wire 1 Rq in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 -g Out $end
$var wire 1 op S $end
$var wire 1 xp InpA $end
$var wire 1 yp InpB $end
$var wire 1 Sq notS $end
$var wire 1 Tq nand1 $end
$var wire 1 Uq nand2 $end
$var wire 1 Vq inputA $end
$var wire 1 Wq inputB $end
$var wire 1 Xq final_not $end

$scope module S_not $end
$var wire 1 Sq out $end
$var wire 1 op in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tq out $end
$var wire 1 Sq in1 $end
$var wire 1 xp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vq out $end
$var wire 1 Tq in1 $end
$var wire 1 Tq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Uq out $end
$var wire 1 op in1 $end
$var wire 1 yp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wq out $end
$var wire 1 Uq in1 $end
$var wire 1 Uq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xq out $end
$var wire 1 Vq in1 $end
$var wire 1 Wq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -g out $end
$var wire 1 Xq in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ,g Out $end
$var wire 1 op S $end
$var wire 1 zp InpA $end
$var wire 1 {p InpB $end
$var wire 1 Yq notS $end
$var wire 1 Zq nand1 $end
$var wire 1 [q nand2 $end
$var wire 1 \q inputA $end
$var wire 1 ]q inputB $end
$var wire 1 ^q final_not $end

$scope module S_not $end
$var wire 1 Yq out $end
$var wire 1 op in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zq out $end
$var wire 1 Yq in1 $end
$var wire 1 zp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \q out $end
$var wire 1 Zq in1 $end
$var wire 1 Zq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [q out $end
$var wire 1 op in1 $end
$var wire 1 {p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]q out $end
$var wire 1 [q in1 $end
$var wire 1 [q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^q out $end
$var wire 1 \q in1 $end
$var wire 1 ]q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,g out $end
$var wire 1 ^q in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 +g Out $end
$var wire 1 op S $end
$var wire 1 |p InpA $end
$var wire 1 }p InpB $end
$var wire 1 _q notS $end
$var wire 1 `q nand1 $end
$var wire 1 aq nand2 $end
$var wire 1 bq inputA $end
$var wire 1 cq inputB $end
$var wire 1 dq final_not $end

$scope module S_not $end
$var wire 1 _q out $end
$var wire 1 op in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `q out $end
$var wire 1 _q in1 $end
$var wire 1 |p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bq out $end
$var wire 1 `q in1 $end
$var wire 1 `q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aq out $end
$var wire 1 op in1 $end
$var wire 1 }p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cq out $end
$var wire 1 aq in1 $end
$var wire 1 aq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dq out $end
$var wire 1 bq in1 $end
$var wire 1 cq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +g out $end
$var wire 1 dq in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 *g Out $end
$var wire 1 op S $end
$var wire 1 ~p InpA $end
$var wire 1 "q InpB $end
$var wire 1 eq notS $end
$var wire 1 fq nand1 $end
$var wire 1 gq nand2 $end
$var wire 1 hq inputA $end
$var wire 1 iq inputB $end
$var wire 1 jq final_not $end

$scope module S_not $end
$var wire 1 eq out $end
$var wire 1 op in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fq out $end
$var wire 1 eq in1 $end
$var wire 1 ~p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hq out $end
$var wire 1 fq in1 $end
$var wire 1 fq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gq out $end
$var wire 1 op in1 $end
$var wire 1 "q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iq out $end
$var wire 1 gq in1 $end
$var wire 1 gq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jq out $end
$var wire 1 hq in1 $end
$var wire 1 iq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *g out $end
$var wire 1 jq in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 &g Out [3] $end
$var wire 1 'g Out [2] $end
$var wire 1 (g Out [1] $end
$var wire 1 )g Out [0] $end
$var wire 1 kq S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 tf InpA [3] $end
$var wire 1 uf InpA [2] $end
$var wire 1 vf InpA [1] $end
$var wire 1 wf InpA [0] $end
$var wire 1 lq InpB [3] $end
$var wire 1 mq InpB [2] $end
$var wire 1 nq InpB [1] $end
$var wire 1 oq InpB [0] $end
$var wire 1 pq InpC [3] $end
$var wire 1 qq InpC [2] $end
$var wire 1 rq InpC [1] $end
$var wire 1 sq InpC [0] $end
$var wire 1 tq InpD [3] $end
$var wire 1 uq InpD [2] $end
$var wire 1 vq InpD [1] $end
$var wire 1 wq InpD [0] $end
$var wire 1 xq stage1_1_bit0 $end
$var wire 1 yq stage1_2_bit0 $end
$var wire 1 zq stage1_1_bit1 $end
$var wire 1 {q stage1_2_bit1 $end
$var wire 1 |q stage1_1_bit2 $end
$var wire 1 }q stage1_2_bit2 $end
$var wire 1 ~q stage1_1_bit3 $end
$var wire 1 !r stage1_2_bit4 $end
$var wire 1 "r stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 xq Out $end
$var wire 1 !4 S $end
$var wire 1 wf InpA $end
$var wire 1 oq InpB $end
$var wire 1 #r notS $end
$var wire 1 $r nand1 $end
$var wire 1 %r nand2 $end
$var wire 1 &r inputA $end
$var wire 1 'r inputB $end
$var wire 1 (r final_not $end

$scope module S_not $end
$var wire 1 #r out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $r out $end
$var wire 1 #r in1 $end
$var wire 1 wf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &r out $end
$var wire 1 $r in1 $end
$var wire 1 $r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %r out $end
$var wire 1 !4 in1 $end
$var wire 1 oq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'r out $end
$var wire 1 %r in1 $end
$var wire 1 %r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (r out $end
$var wire 1 &r in1 $end
$var wire 1 'r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xq out $end
$var wire 1 (r in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 zq Out $end
$var wire 1 !4 S $end
$var wire 1 vf InpA $end
$var wire 1 nq InpB $end
$var wire 1 )r notS $end
$var wire 1 *r nand1 $end
$var wire 1 +r nand2 $end
$var wire 1 ,r inputA $end
$var wire 1 -r inputB $end
$var wire 1 .r final_not $end

$scope module S_not $end
$var wire 1 )r out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *r out $end
$var wire 1 )r in1 $end
$var wire 1 vf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,r out $end
$var wire 1 *r in1 $end
$var wire 1 *r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +r out $end
$var wire 1 !4 in1 $end
$var wire 1 nq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -r out $end
$var wire 1 +r in1 $end
$var wire 1 +r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .r out $end
$var wire 1 ,r in1 $end
$var wire 1 -r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zq out $end
$var wire 1 .r in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |q Out $end
$var wire 1 !4 S $end
$var wire 1 uf InpA $end
$var wire 1 mq InpB $end
$var wire 1 /r notS $end
$var wire 1 0r nand1 $end
$var wire 1 1r nand2 $end
$var wire 1 2r inputA $end
$var wire 1 3r inputB $end
$var wire 1 4r final_not $end

$scope module S_not $end
$var wire 1 /r out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0r out $end
$var wire 1 /r in1 $end
$var wire 1 uf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2r out $end
$var wire 1 0r in1 $end
$var wire 1 0r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1r out $end
$var wire 1 !4 in1 $end
$var wire 1 mq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3r out $end
$var wire 1 1r in1 $end
$var wire 1 1r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4r out $end
$var wire 1 2r in1 $end
$var wire 1 3r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |q out $end
$var wire 1 4r in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~q Out $end
$var wire 1 !4 S $end
$var wire 1 tf InpA $end
$var wire 1 lq InpB $end
$var wire 1 5r notS $end
$var wire 1 6r nand1 $end
$var wire 1 7r nand2 $end
$var wire 1 8r inputA $end
$var wire 1 9r inputB $end
$var wire 1 :r final_not $end

$scope module S_not $end
$var wire 1 5r out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6r out $end
$var wire 1 5r in1 $end
$var wire 1 tf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8r out $end
$var wire 1 6r in1 $end
$var wire 1 6r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7r out $end
$var wire 1 !4 in1 $end
$var wire 1 lq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9r out $end
$var wire 1 7r in1 $end
$var wire 1 7r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :r out $end
$var wire 1 8r in1 $end
$var wire 1 9r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~q out $end
$var wire 1 :r in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 yq Out $end
$var wire 1 !4 S $end
$var wire 1 sq InpA $end
$var wire 1 wq InpB $end
$var wire 1 ;r notS $end
$var wire 1 <r nand1 $end
$var wire 1 =r nand2 $end
$var wire 1 >r inputA $end
$var wire 1 ?r inputB $end
$var wire 1 @r final_not $end

$scope module S_not $end
$var wire 1 ;r out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <r out $end
$var wire 1 ;r in1 $end
$var wire 1 sq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >r out $end
$var wire 1 <r in1 $end
$var wire 1 <r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =r out $end
$var wire 1 !4 in1 $end
$var wire 1 wq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?r out $end
$var wire 1 =r in1 $end
$var wire 1 =r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @r out $end
$var wire 1 >r in1 $end
$var wire 1 ?r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yq out $end
$var wire 1 @r in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {q Out $end
$var wire 1 !4 S $end
$var wire 1 rq InpA $end
$var wire 1 vq InpB $end
$var wire 1 Ar notS $end
$var wire 1 Br nand1 $end
$var wire 1 Cr nand2 $end
$var wire 1 Dr inputA $end
$var wire 1 Er inputB $end
$var wire 1 Fr final_not $end

$scope module S_not $end
$var wire 1 Ar out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Br out $end
$var wire 1 Ar in1 $end
$var wire 1 rq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dr out $end
$var wire 1 Br in1 $end
$var wire 1 Br in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cr out $end
$var wire 1 !4 in1 $end
$var wire 1 vq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Er out $end
$var wire 1 Cr in1 $end
$var wire 1 Cr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fr out $end
$var wire 1 Dr in1 $end
$var wire 1 Er in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {q out $end
$var wire 1 Fr in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }q Out $end
$var wire 1 !4 S $end
$var wire 1 qq InpA $end
$var wire 1 uq InpB $end
$var wire 1 Gr notS $end
$var wire 1 Hr nand1 $end
$var wire 1 Ir nand2 $end
$var wire 1 Jr inputA $end
$var wire 1 Kr inputB $end
$var wire 1 Lr final_not $end

$scope module S_not $end
$var wire 1 Gr out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hr out $end
$var wire 1 Gr in1 $end
$var wire 1 qq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jr out $end
$var wire 1 Hr in1 $end
$var wire 1 Hr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ir out $end
$var wire 1 !4 in1 $end
$var wire 1 uq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kr out $end
$var wire 1 Ir in1 $end
$var wire 1 Ir in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lr out $end
$var wire 1 Jr in1 $end
$var wire 1 Kr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }q out $end
$var wire 1 Lr in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "r Out $end
$var wire 1 !4 S $end
$var wire 1 pq InpA $end
$var wire 1 tq InpB $end
$var wire 1 Mr notS $end
$var wire 1 Nr nand1 $end
$var wire 1 Or nand2 $end
$var wire 1 Pr inputA $end
$var wire 1 Qr inputB $end
$var wire 1 Rr final_not $end

$scope module S_not $end
$var wire 1 Mr out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nr out $end
$var wire 1 Mr in1 $end
$var wire 1 pq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pr out $end
$var wire 1 Nr in1 $end
$var wire 1 Nr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Or out $end
$var wire 1 !4 in1 $end
$var wire 1 tq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qr out $end
$var wire 1 Or in1 $end
$var wire 1 Or in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rr out $end
$var wire 1 Pr in1 $end
$var wire 1 Qr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "r out $end
$var wire 1 Rr in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 )g Out $end
$var wire 1 kq S $end
$var wire 1 xq InpA $end
$var wire 1 yq InpB $end
$var wire 1 Sr notS $end
$var wire 1 Tr nand1 $end
$var wire 1 Ur nand2 $end
$var wire 1 Vr inputA $end
$var wire 1 Wr inputB $end
$var wire 1 Xr final_not $end

$scope module S_not $end
$var wire 1 Sr out $end
$var wire 1 kq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tr out $end
$var wire 1 Sr in1 $end
$var wire 1 xq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vr out $end
$var wire 1 Tr in1 $end
$var wire 1 Tr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ur out $end
$var wire 1 kq in1 $end
$var wire 1 yq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wr out $end
$var wire 1 Ur in1 $end
$var wire 1 Ur in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xr out $end
$var wire 1 Vr in1 $end
$var wire 1 Wr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )g out $end
$var wire 1 Xr in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 (g Out $end
$var wire 1 kq S $end
$var wire 1 zq InpA $end
$var wire 1 {q InpB $end
$var wire 1 Yr notS $end
$var wire 1 Zr nand1 $end
$var wire 1 [r nand2 $end
$var wire 1 \r inputA $end
$var wire 1 ]r inputB $end
$var wire 1 ^r final_not $end

$scope module S_not $end
$var wire 1 Yr out $end
$var wire 1 kq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zr out $end
$var wire 1 Yr in1 $end
$var wire 1 zq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \r out $end
$var wire 1 Zr in1 $end
$var wire 1 Zr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [r out $end
$var wire 1 kq in1 $end
$var wire 1 {q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]r out $end
$var wire 1 [r in1 $end
$var wire 1 [r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^r out $end
$var wire 1 \r in1 $end
$var wire 1 ]r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (g out $end
$var wire 1 ^r in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 'g Out $end
$var wire 1 kq S $end
$var wire 1 |q InpA $end
$var wire 1 }q InpB $end
$var wire 1 _r notS $end
$var wire 1 `r nand1 $end
$var wire 1 ar nand2 $end
$var wire 1 br inputA $end
$var wire 1 cr inputB $end
$var wire 1 dr final_not $end

$scope module S_not $end
$var wire 1 _r out $end
$var wire 1 kq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `r out $end
$var wire 1 _r in1 $end
$var wire 1 |q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 br out $end
$var wire 1 `r in1 $end
$var wire 1 `r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ar out $end
$var wire 1 kq in1 $end
$var wire 1 }q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cr out $end
$var wire 1 ar in1 $end
$var wire 1 ar in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dr out $end
$var wire 1 br in1 $end
$var wire 1 cr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'g out $end
$var wire 1 dr in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 &g Out $end
$var wire 1 kq S $end
$var wire 1 ~q InpA $end
$var wire 1 "r InpB $end
$var wire 1 er notS $end
$var wire 1 fr nand1 $end
$var wire 1 gr nand2 $end
$var wire 1 hr inputA $end
$var wire 1 ir inputB $end
$var wire 1 jr final_not $end

$scope module S_not $end
$var wire 1 er out $end
$var wire 1 kq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fr out $end
$var wire 1 er in1 $end
$var wire 1 ~q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hr out $end
$var wire 1 fr in1 $end
$var wire 1 fr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gr out $end
$var wire 1 kq in1 $end
$var wire 1 "r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ir out $end
$var wire 1 gr in1 $end
$var wire 1 gr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jr out $end
$var wire 1 hr in1 $end
$var wire 1 ir in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &g out $end
$var wire 1 jr in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 g6 Out [3] $end
$var wire 1 h6 Out [2] $end
$var wire 1 i6 Out [1] $end
$var wire 1 j6 Out [0] $end
$var wire 1 kr S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 2g InpA [3] $end
$var wire 1 3g InpA [2] $end
$var wire 1 4g InpA [1] $end
$var wire 1 5g InpA [0] $end
$var wire 1 *g InpB [3] $end
$var wire 1 +g InpB [2] $end
$var wire 1 ,g InpB [1] $end
$var wire 1 -g InpB [0] $end
$var wire 1 lr InpC [3] $end
$var wire 1 mr InpC [2] $end
$var wire 1 nr InpC [1] $end
$var wire 1 or InpC [0] $end
$var wire 1 pr InpD [3] $end
$var wire 1 qr InpD [2] $end
$var wire 1 rr InpD [1] $end
$var wire 1 sr InpD [0] $end
$var wire 1 tr stage1_1_bit0 $end
$var wire 1 ur stage1_2_bit0 $end
$var wire 1 vr stage1_1_bit1 $end
$var wire 1 wr stage1_2_bit1 $end
$var wire 1 xr stage1_1_bit2 $end
$var wire 1 yr stage1_2_bit2 $end
$var wire 1 zr stage1_1_bit3 $end
$var wire 1 {r stage1_2_bit4 $end
$var wire 1 |r stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 tr Out $end
$var wire 1 ~3 S $end
$var wire 1 5g InpA $end
$var wire 1 -g InpB $end
$var wire 1 }r notS $end
$var wire 1 ~r nand1 $end
$var wire 1 !s nand2 $end
$var wire 1 "s inputA $end
$var wire 1 #s inputB $end
$var wire 1 $s final_not $end

$scope module S_not $end
$var wire 1 }r out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~r out $end
$var wire 1 }r in1 $end
$var wire 1 5g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "s out $end
$var wire 1 ~r in1 $end
$var wire 1 ~r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !s out $end
$var wire 1 ~3 in1 $end
$var wire 1 -g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #s out $end
$var wire 1 !s in1 $end
$var wire 1 !s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $s out $end
$var wire 1 "s in1 $end
$var wire 1 #s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tr out $end
$var wire 1 $s in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 vr Out $end
$var wire 1 ~3 S $end
$var wire 1 4g InpA $end
$var wire 1 ,g InpB $end
$var wire 1 %s notS $end
$var wire 1 &s nand1 $end
$var wire 1 's nand2 $end
$var wire 1 (s inputA $end
$var wire 1 )s inputB $end
$var wire 1 *s final_not $end

$scope module S_not $end
$var wire 1 %s out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &s out $end
$var wire 1 %s in1 $end
$var wire 1 4g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (s out $end
$var wire 1 &s in1 $end
$var wire 1 &s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 's out $end
$var wire 1 ~3 in1 $end
$var wire 1 ,g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )s out $end
$var wire 1 's in1 $end
$var wire 1 's in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *s out $end
$var wire 1 (s in1 $end
$var wire 1 )s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vr out $end
$var wire 1 *s in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 xr Out $end
$var wire 1 ~3 S $end
$var wire 1 3g InpA $end
$var wire 1 +g InpB $end
$var wire 1 +s notS $end
$var wire 1 ,s nand1 $end
$var wire 1 -s nand2 $end
$var wire 1 .s inputA $end
$var wire 1 /s inputB $end
$var wire 1 0s final_not $end

$scope module S_not $end
$var wire 1 +s out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,s out $end
$var wire 1 +s in1 $end
$var wire 1 3g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .s out $end
$var wire 1 ,s in1 $end
$var wire 1 ,s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -s out $end
$var wire 1 ~3 in1 $end
$var wire 1 +g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /s out $end
$var wire 1 -s in1 $end
$var wire 1 -s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0s out $end
$var wire 1 .s in1 $end
$var wire 1 /s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xr out $end
$var wire 1 0s in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 zr Out $end
$var wire 1 ~3 S $end
$var wire 1 2g InpA $end
$var wire 1 *g InpB $end
$var wire 1 1s notS $end
$var wire 1 2s nand1 $end
$var wire 1 3s nand2 $end
$var wire 1 4s inputA $end
$var wire 1 5s inputB $end
$var wire 1 6s final_not $end

$scope module S_not $end
$var wire 1 1s out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2s out $end
$var wire 1 1s in1 $end
$var wire 1 2g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4s out $end
$var wire 1 2s in1 $end
$var wire 1 2s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3s out $end
$var wire 1 ~3 in1 $end
$var wire 1 *g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5s out $end
$var wire 1 3s in1 $end
$var wire 1 3s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6s out $end
$var wire 1 4s in1 $end
$var wire 1 5s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zr out $end
$var wire 1 6s in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ur Out $end
$var wire 1 ~3 S $end
$var wire 1 or InpA $end
$var wire 1 sr InpB $end
$var wire 1 7s notS $end
$var wire 1 8s nand1 $end
$var wire 1 9s nand2 $end
$var wire 1 :s inputA $end
$var wire 1 ;s inputB $end
$var wire 1 <s final_not $end

$scope module S_not $end
$var wire 1 7s out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8s out $end
$var wire 1 7s in1 $end
$var wire 1 or in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :s out $end
$var wire 1 8s in1 $end
$var wire 1 8s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9s out $end
$var wire 1 ~3 in1 $end
$var wire 1 sr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;s out $end
$var wire 1 9s in1 $end
$var wire 1 9s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <s out $end
$var wire 1 :s in1 $end
$var wire 1 ;s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ur out $end
$var wire 1 <s in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 wr Out $end
$var wire 1 ~3 S $end
$var wire 1 nr InpA $end
$var wire 1 rr InpB $end
$var wire 1 =s notS $end
$var wire 1 >s nand1 $end
$var wire 1 ?s nand2 $end
$var wire 1 @s inputA $end
$var wire 1 As inputB $end
$var wire 1 Bs final_not $end

$scope module S_not $end
$var wire 1 =s out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >s out $end
$var wire 1 =s in1 $end
$var wire 1 nr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @s out $end
$var wire 1 >s in1 $end
$var wire 1 >s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?s out $end
$var wire 1 ~3 in1 $end
$var wire 1 rr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 As out $end
$var wire 1 ?s in1 $end
$var wire 1 ?s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bs out $end
$var wire 1 @s in1 $end
$var wire 1 As in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wr out $end
$var wire 1 Bs in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 yr Out $end
$var wire 1 ~3 S $end
$var wire 1 mr InpA $end
$var wire 1 qr InpB $end
$var wire 1 Cs notS $end
$var wire 1 Ds nand1 $end
$var wire 1 Es nand2 $end
$var wire 1 Fs inputA $end
$var wire 1 Gs inputB $end
$var wire 1 Hs final_not $end

$scope module S_not $end
$var wire 1 Cs out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ds out $end
$var wire 1 Cs in1 $end
$var wire 1 mr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fs out $end
$var wire 1 Ds in1 $end
$var wire 1 Ds in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Es out $end
$var wire 1 ~3 in1 $end
$var wire 1 qr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gs out $end
$var wire 1 Es in1 $end
$var wire 1 Es in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hs out $end
$var wire 1 Fs in1 $end
$var wire 1 Gs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yr out $end
$var wire 1 Hs in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 |r Out $end
$var wire 1 ~3 S $end
$var wire 1 lr InpA $end
$var wire 1 pr InpB $end
$var wire 1 Is notS $end
$var wire 1 Js nand1 $end
$var wire 1 Ks nand2 $end
$var wire 1 Ls inputA $end
$var wire 1 Ms inputB $end
$var wire 1 Ns final_not $end

$scope module S_not $end
$var wire 1 Is out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Js out $end
$var wire 1 Is in1 $end
$var wire 1 lr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ls out $end
$var wire 1 Js in1 $end
$var wire 1 Js in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ks out $end
$var wire 1 ~3 in1 $end
$var wire 1 pr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ms out $end
$var wire 1 Ks in1 $end
$var wire 1 Ks in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ns out $end
$var wire 1 Ls in1 $end
$var wire 1 Ms in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |r out $end
$var wire 1 Ns in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 j6 Out $end
$var wire 1 kr S $end
$var wire 1 tr InpA $end
$var wire 1 ur InpB $end
$var wire 1 Os notS $end
$var wire 1 Ps nand1 $end
$var wire 1 Qs nand2 $end
$var wire 1 Rs inputA $end
$var wire 1 Ss inputB $end
$var wire 1 Ts final_not $end

$scope module S_not $end
$var wire 1 Os out $end
$var wire 1 kr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ps out $end
$var wire 1 Os in1 $end
$var wire 1 tr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rs out $end
$var wire 1 Ps in1 $end
$var wire 1 Ps in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qs out $end
$var wire 1 kr in1 $end
$var wire 1 ur in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ss out $end
$var wire 1 Qs in1 $end
$var wire 1 Qs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ts out $end
$var wire 1 Rs in1 $end
$var wire 1 Ss in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j6 out $end
$var wire 1 Ts in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 i6 Out $end
$var wire 1 kr S $end
$var wire 1 vr InpA $end
$var wire 1 wr InpB $end
$var wire 1 Us notS $end
$var wire 1 Vs nand1 $end
$var wire 1 Ws nand2 $end
$var wire 1 Xs inputA $end
$var wire 1 Ys inputB $end
$var wire 1 Zs final_not $end

$scope module S_not $end
$var wire 1 Us out $end
$var wire 1 kr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vs out $end
$var wire 1 Us in1 $end
$var wire 1 vr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xs out $end
$var wire 1 Vs in1 $end
$var wire 1 Vs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ws out $end
$var wire 1 kr in1 $end
$var wire 1 wr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ys out $end
$var wire 1 Ws in1 $end
$var wire 1 Ws in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zs out $end
$var wire 1 Xs in1 $end
$var wire 1 Ys in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i6 out $end
$var wire 1 Zs in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 h6 Out $end
$var wire 1 kr S $end
$var wire 1 xr InpA $end
$var wire 1 yr InpB $end
$var wire 1 [s notS $end
$var wire 1 \s nand1 $end
$var wire 1 ]s nand2 $end
$var wire 1 ^s inputA $end
$var wire 1 _s inputB $end
$var wire 1 `s final_not $end

$scope module S_not $end
$var wire 1 [s out $end
$var wire 1 kr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \s out $end
$var wire 1 [s in1 $end
$var wire 1 xr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^s out $end
$var wire 1 \s in1 $end
$var wire 1 \s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]s out $end
$var wire 1 kr in1 $end
$var wire 1 yr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _s out $end
$var wire 1 ]s in1 $end
$var wire 1 ]s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `s out $end
$var wire 1 ^s in1 $end
$var wire 1 _s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h6 out $end
$var wire 1 `s in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 g6 Out $end
$var wire 1 kr S $end
$var wire 1 zr InpA $end
$var wire 1 |r InpB $end
$var wire 1 as notS $end
$var wire 1 bs nand1 $end
$var wire 1 cs nand2 $end
$var wire 1 ds inputA $end
$var wire 1 es inputB $end
$var wire 1 fs final_not $end

$scope module S_not $end
$var wire 1 as out $end
$var wire 1 kr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bs out $end
$var wire 1 as in1 $end
$var wire 1 zr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ds out $end
$var wire 1 bs in1 $end
$var wire 1 bs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cs out $end
$var wire 1 kr in1 $end
$var wire 1 |r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 es out $end
$var wire 1 cs in1 $end
$var wire 1 cs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fs out $end
$var wire 1 ds in1 $end
$var wire 1 es in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g6 out $end
$var wire 1 fs in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 c6 Out [3] $end
$var wire 1 d6 Out [2] $end
$var wire 1 e6 Out [1] $end
$var wire 1 f6 Out [0] $end
$var wire 1 gs S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 .g InpA [3] $end
$var wire 1 /g InpA [2] $end
$var wire 1 0g InpA [1] $end
$var wire 1 1g InpA [0] $end
$var wire 1 &g InpB [3] $end
$var wire 1 'g InpB [2] $end
$var wire 1 (g InpB [1] $end
$var wire 1 )g InpB [0] $end
$var wire 1 hs InpC [3] $end
$var wire 1 is InpC [2] $end
$var wire 1 js InpC [1] $end
$var wire 1 ks InpC [0] $end
$var wire 1 ls InpD [3] $end
$var wire 1 ms InpD [2] $end
$var wire 1 ns InpD [1] $end
$var wire 1 os InpD [0] $end
$var wire 1 ps stage1_1_bit0 $end
$var wire 1 qs stage1_2_bit0 $end
$var wire 1 rs stage1_1_bit1 $end
$var wire 1 ss stage1_2_bit1 $end
$var wire 1 ts stage1_1_bit2 $end
$var wire 1 us stage1_2_bit2 $end
$var wire 1 vs stage1_1_bit3 $end
$var wire 1 ws stage1_2_bit4 $end
$var wire 1 xs stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ps Out $end
$var wire 1 ~3 S $end
$var wire 1 1g InpA $end
$var wire 1 )g InpB $end
$var wire 1 ys notS $end
$var wire 1 zs nand1 $end
$var wire 1 {s nand2 $end
$var wire 1 |s inputA $end
$var wire 1 }s inputB $end
$var wire 1 ~s final_not $end

$scope module S_not $end
$var wire 1 ys out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zs out $end
$var wire 1 ys in1 $end
$var wire 1 1g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |s out $end
$var wire 1 zs in1 $end
$var wire 1 zs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {s out $end
$var wire 1 ~3 in1 $end
$var wire 1 )g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }s out $end
$var wire 1 {s in1 $end
$var wire 1 {s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~s out $end
$var wire 1 |s in1 $end
$var wire 1 }s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ps out $end
$var wire 1 ~s in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 rs Out $end
$var wire 1 ~3 S $end
$var wire 1 0g InpA $end
$var wire 1 (g InpB $end
$var wire 1 !t notS $end
$var wire 1 "t nand1 $end
$var wire 1 #t nand2 $end
$var wire 1 $t inputA $end
$var wire 1 %t inputB $end
$var wire 1 &t final_not $end

$scope module S_not $end
$var wire 1 !t out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "t out $end
$var wire 1 !t in1 $end
$var wire 1 0g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $t out $end
$var wire 1 "t in1 $end
$var wire 1 "t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #t out $end
$var wire 1 ~3 in1 $end
$var wire 1 (g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %t out $end
$var wire 1 #t in1 $end
$var wire 1 #t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &t out $end
$var wire 1 $t in1 $end
$var wire 1 %t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rs out $end
$var wire 1 &t in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ts Out $end
$var wire 1 ~3 S $end
$var wire 1 /g InpA $end
$var wire 1 'g InpB $end
$var wire 1 't notS $end
$var wire 1 (t nand1 $end
$var wire 1 )t nand2 $end
$var wire 1 *t inputA $end
$var wire 1 +t inputB $end
$var wire 1 ,t final_not $end

$scope module S_not $end
$var wire 1 't out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (t out $end
$var wire 1 't in1 $end
$var wire 1 /g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *t out $end
$var wire 1 (t in1 $end
$var wire 1 (t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )t out $end
$var wire 1 ~3 in1 $end
$var wire 1 'g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +t out $end
$var wire 1 )t in1 $end
$var wire 1 )t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,t out $end
$var wire 1 *t in1 $end
$var wire 1 +t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ts out $end
$var wire 1 ,t in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 vs Out $end
$var wire 1 ~3 S $end
$var wire 1 .g InpA $end
$var wire 1 &g InpB $end
$var wire 1 -t notS $end
$var wire 1 .t nand1 $end
$var wire 1 /t nand2 $end
$var wire 1 0t inputA $end
$var wire 1 1t inputB $end
$var wire 1 2t final_not $end

$scope module S_not $end
$var wire 1 -t out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .t out $end
$var wire 1 -t in1 $end
$var wire 1 .g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0t out $end
$var wire 1 .t in1 $end
$var wire 1 .t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /t out $end
$var wire 1 ~3 in1 $end
$var wire 1 &g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1t out $end
$var wire 1 /t in1 $end
$var wire 1 /t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2t out $end
$var wire 1 0t in1 $end
$var wire 1 1t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vs out $end
$var wire 1 2t in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 qs Out $end
$var wire 1 ~3 S $end
$var wire 1 ks InpA $end
$var wire 1 os InpB $end
$var wire 1 3t notS $end
$var wire 1 4t nand1 $end
$var wire 1 5t nand2 $end
$var wire 1 6t inputA $end
$var wire 1 7t inputB $end
$var wire 1 8t final_not $end

$scope module S_not $end
$var wire 1 3t out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4t out $end
$var wire 1 3t in1 $end
$var wire 1 ks in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6t out $end
$var wire 1 4t in1 $end
$var wire 1 4t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5t out $end
$var wire 1 ~3 in1 $end
$var wire 1 os in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7t out $end
$var wire 1 5t in1 $end
$var wire 1 5t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8t out $end
$var wire 1 6t in1 $end
$var wire 1 7t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qs out $end
$var wire 1 8t in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ss Out $end
$var wire 1 ~3 S $end
$var wire 1 js InpA $end
$var wire 1 ns InpB $end
$var wire 1 9t notS $end
$var wire 1 :t nand1 $end
$var wire 1 ;t nand2 $end
$var wire 1 <t inputA $end
$var wire 1 =t inputB $end
$var wire 1 >t final_not $end

$scope module S_not $end
$var wire 1 9t out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :t out $end
$var wire 1 9t in1 $end
$var wire 1 js in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <t out $end
$var wire 1 :t in1 $end
$var wire 1 :t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;t out $end
$var wire 1 ~3 in1 $end
$var wire 1 ns in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =t out $end
$var wire 1 ;t in1 $end
$var wire 1 ;t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >t out $end
$var wire 1 <t in1 $end
$var wire 1 =t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ss out $end
$var wire 1 >t in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 us Out $end
$var wire 1 ~3 S $end
$var wire 1 is InpA $end
$var wire 1 ms InpB $end
$var wire 1 ?t notS $end
$var wire 1 @t nand1 $end
$var wire 1 At nand2 $end
$var wire 1 Bt inputA $end
$var wire 1 Ct inputB $end
$var wire 1 Dt final_not $end

$scope module S_not $end
$var wire 1 ?t out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @t out $end
$var wire 1 ?t in1 $end
$var wire 1 is in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bt out $end
$var wire 1 @t in1 $end
$var wire 1 @t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 At out $end
$var wire 1 ~3 in1 $end
$var wire 1 ms in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ct out $end
$var wire 1 At in1 $end
$var wire 1 At in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Dt out $end
$var wire 1 Bt in1 $end
$var wire 1 Ct in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 us out $end
$var wire 1 Dt in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 xs Out $end
$var wire 1 ~3 S $end
$var wire 1 hs InpA $end
$var wire 1 ls InpB $end
$var wire 1 Et notS $end
$var wire 1 Ft nand1 $end
$var wire 1 Gt nand2 $end
$var wire 1 Ht inputA $end
$var wire 1 It inputB $end
$var wire 1 Jt final_not $end

$scope module S_not $end
$var wire 1 Et out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ft out $end
$var wire 1 Et in1 $end
$var wire 1 hs in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ht out $end
$var wire 1 Ft in1 $end
$var wire 1 Ft in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gt out $end
$var wire 1 ~3 in1 $end
$var wire 1 ls in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 It out $end
$var wire 1 Gt in1 $end
$var wire 1 Gt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jt out $end
$var wire 1 Ht in1 $end
$var wire 1 It in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xs out $end
$var wire 1 Jt in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 f6 Out $end
$var wire 1 gs S $end
$var wire 1 ps InpA $end
$var wire 1 qs InpB $end
$var wire 1 Kt notS $end
$var wire 1 Lt nand1 $end
$var wire 1 Mt nand2 $end
$var wire 1 Nt inputA $end
$var wire 1 Ot inputB $end
$var wire 1 Pt final_not $end

$scope module S_not $end
$var wire 1 Kt out $end
$var wire 1 gs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lt out $end
$var wire 1 Kt in1 $end
$var wire 1 ps in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Nt out $end
$var wire 1 Lt in1 $end
$var wire 1 Lt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mt out $end
$var wire 1 gs in1 $end
$var wire 1 qs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ot out $end
$var wire 1 Mt in1 $end
$var wire 1 Mt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pt out $end
$var wire 1 Nt in1 $end
$var wire 1 Ot in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f6 out $end
$var wire 1 Pt in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 e6 Out $end
$var wire 1 gs S $end
$var wire 1 rs InpA $end
$var wire 1 ss InpB $end
$var wire 1 Qt notS $end
$var wire 1 Rt nand1 $end
$var wire 1 St nand2 $end
$var wire 1 Tt inputA $end
$var wire 1 Ut inputB $end
$var wire 1 Vt final_not $end

$scope module S_not $end
$var wire 1 Qt out $end
$var wire 1 gs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rt out $end
$var wire 1 Qt in1 $end
$var wire 1 rs in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tt out $end
$var wire 1 Rt in1 $end
$var wire 1 Rt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 St out $end
$var wire 1 gs in1 $end
$var wire 1 ss in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ut out $end
$var wire 1 St in1 $end
$var wire 1 St in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vt out $end
$var wire 1 Tt in1 $end
$var wire 1 Ut in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e6 out $end
$var wire 1 Vt in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 d6 Out $end
$var wire 1 gs S $end
$var wire 1 ts InpA $end
$var wire 1 us InpB $end
$var wire 1 Wt notS $end
$var wire 1 Xt nand1 $end
$var wire 1 Yt nand2 $end
$var wire 1 Zt inputA $end
$var wire 1 [t inputB $end
$var wire 1 \t final_not $end

$scope module S_not $end
$var wire 1 Wt out $end
$var wire 1 gs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xt out $end
$var wire 1 Wt in1 $end
$var wire 1 ts in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zt out $end
$var wire 1 Xt in1 $end
$var wire 1 Xt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yt out $end
$var wire 1 gs in1 $end
$var wire 1 us in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [t out $end
$var wire 1 Yt in1 $end
$var wire 1 Yt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \t out $end
$var wire 1 Zt in1 $end
$var wire 1 [t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d6 out $end
$var wire 1 \t in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 c6 Out $end
$var wire 1 gs S $end
$var wire 1 vs InpA $end
$var wire 1 xs InpB $end
$var wire 1 ]t notS $end
$var wire 1 ^t nand1 $end
$var wire 1 _t nand2 $end
$var wire 1 `t inputA $end
$var wire 1 at inputB $end
$var wire 1 bt final_not $end

$scope module S_not $end
$var wire 1 ]t out $end
$var wire 1 gs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^t out $end
$var wire 1 ]t in1 $end
$var wire 1 vs in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `t out $end
$var wire 1 ^t in1 $end
$var wire 1 ^t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _t out $end
$var wire 1 gs in1 $end
$var wire 1 xs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 at out $end
$var wire 1 _t in1 $end
$var wire 1 _t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bt out $end
$var wire 1 `t in1 $end
$var wire 1 at in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c6 out $end
$var wire 1 bt in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 _6 Out [3] $end
$var wire 1 `6 Out [2] $end
$var wire 1 a6 Out [1] $end
$var wire 1 b6 Out [0] $end
$var wire 1 ct S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 *g InpA [3] $end
$var wire 1 +g InpA [2] $end
$var wire 1 ,g InpA [1] $end
$var wire 1 -g InpA [0] $end
$var wire 1 dt InpB [3] $end
$var wire 1 et InpB [2] $end
$var wire 1 ft InpB [1] $end
$var wire 1 gt InpB [0] $end
$var wire 1 ht InpC [3] $end
$var wire 1 it InpC [2] $end
$var wire 1 jt InpC [1] $end
$var wire 1 kt InpC [0] $end
$var wire 1 lt InpD [3] $end
$var wire 1 mt InpD [2] $end
$var wire 1 nt InpD [1] $end
$var wire 1 ot InpD [0] $end
$var wire 1 pt stage1_1_bit0 $end
$var wire 1 qt stage1_2_bit0 $end
$var wire 1 rt stage1_1_bit1 $end
$var wire 1 st stage1_2_bit1 $end
$var wire 1 tt stage1_1_bit2 $end
$var wire 1 ut stage1_2_bit2 $end
$var wire 1 vt stage1_1_bit3 $end
$var wire 1 wt stage1_2_bit4 $end
$var wire 1 xt stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 pt Out $end
$var wire 1 ~3 S $end
$var wire 1 -g InpA $end
$var wire 1 gt InpB $end
$var wire 1 yt notS $end
$var wire 1 zt nand1 $end
$var wire 1 {t nand2 $end
$var wire 1 |t inputA $end
$var wire 1 }t inputB $end
$var wire 1 ~t final_not $end

$scope module S_not $end
$var wire 1 yt out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zt out $end
$var wire 1 yt in1 $end
$var wire 1 -g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |t out $end
$var wire 1 zt in1 $end
$var wire 1 zt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {t out $end
$var wire 1 ~3 in1 $end
$var wire 1 gt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }t out $end
$var wire 1 {t in1 $end
$var wire 1 {t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~t out $end
$var wire 1 |t in1 $end
$var wire 1 }t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pt out $end
$var wire 1 ~t in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 rt Out $end
$var wire 1 ~3 S $end
$var wire 1 ,g InpA $end
$var wire 1 ft InpB $end
$var wire 1 !u notS $end
$var wire 1 "u nand1 $end
$var wire 1 #u nand2 $end
$var wire 1 $u inputA $end
$var wire 1 %u inputB $end
$var wire 1 &u final_not $end

$scope module S_not $end
$var wire 1 !u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "u out $end
$var wire 1 !u in1 $end
$var wire 1 ,g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $u out $end
$var wire 1 "u in1 $end
$var wire 1 "u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #u out $end
$var wire 1 ~3 in1 $end
$var wire 1 ft in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %u out $end
$var wire 1 #u in1 $end
$var wire 1 #u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &u out $end
$var wire 1 $u in1 $end
$var wire 1 %u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rt out $end
$var wire 1 &u in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 tt Out $end
$var wire 1 ~3 S $end
$var wire 1 +g InpA $end
$var wire 1 et InpB $end
$var wire 1 'u notS $end
$var wire 1 (u nand1 $end
$var wire 1 )u nand2 $end
$var wire 1 *u inputA $end
$var wire 1 +u inputB $end
$var wire 1 ,u final_not $end

$scope module S_not $end
$var wire 1 'u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (u out $end
$var wire 1 'u in1 $end
$var wire 1 +g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *u out $end
$var wire 1 (u in1 $end
$var wire 1 (u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )u out $end
$var wire 1 ~3 in1 $end
$var wire 1 et in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +u out $end
$var wire 1 )u in1 $end
$var wire 1 )u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,u out $end
$var wire 1 *u in1 $end
$var wire 1 +u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tt out $end
$var wire 1 ,u in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 vt Out $end
$var wire 1 ~3 S $end
$var wire 1 *g InpA $end
$var wire 1 dt InpB $end
$var wire 1 -u notS $end
$var wire 1 .u nand1 $end
$var wire 1 /u nand2 $end
$var wire 1 0u inputA $end
$var wire 1 1u inputB $end
$var wire 1 2u final_not $end

$scope module S_not $end
$var wire 1 -u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .u out $end
$var wire 1 -u in1 $end
$var wire 1 *g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0u out $end
$var wire 1 .u in1 $end
$var wire 1 .u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /u out $end
$var wire 1 ~3 in1 $end
$var wire 1 dt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1u out $end
$var wire 1 /u in1 $end
$var wire 1 /u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2u out $end
$var wire 1 0u in1 $end
$var wire 1 1u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vt out $end
$var wire 1 2u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 qt Out $end
$var wire 1 ~3 S $end
$var wire 1 kt InpA $end
$var wire 1 ot InpB $end
$var wire 1 3u notS $end
$var wire 1 4u nand1 $end
$var wire 1 5u nand2 $end
$var wire 1 6u inputA $end
$var wire 1 7u inputB $end
$var wire 1 8u final_not $end

$scope module S_not $end
$var wire 1 3u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4u out $end
$var wire 1 3u in1 $end
$var wire 1 kt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6u out $end
$var wire 1 4u in1 $end
$var wire 1 4u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5u out $end
$var wire 1 ~3 in1 $end
$var wire 1 ot in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7u out $end
$var wire 1 5u in1 $end
$var wire 1 5u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8u out $end
$var wire 1 6u in1 $end
$var wire 1 7u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qt out $end
$var wire 1 8u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 st Out $end
$var wire 1 ~3 S $end
$var wire 1 jt InpA $end
$var wire 1 nt InpB $end
$var wire 1 9u notS $end
$var wire 1 :u nand1 $end
$var wire 1 ;u nand2 $end
$var wire 1 <u inputA $end
$var wire 1 =u inputB $end
$var wire 1 >u final_not $end

$scope module S_not $end
$var wire 1 9u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :u out $end
$var wire 1 9u in1 $end
$var wire 1 jt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <u out $end
$var wire 1 :u in1 $end
$var wire 1 :u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;u out $end
$var wire 1 ~3 in1 $end
$var wire 1 nt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =u out $end
$var wire 1 ;u in1 $end
$var wire 1 ;u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >u out $end
$var wire 1 <u in1 $end
$var wire 1 =u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 st out $end
$var wire 1 >u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ut Out $end
$var wire 1 ~3 S $end
$var wire 1 it InpA $end
$var wire 1 mt InpB $end
$var wire 1 ?u notS $end
$var wire 1 @u nand1 $end
$var wire 1 Au nand2 $end
$var wire 1 Bu inputA $end
$var wire 1 Cu inputB $end
$var wire 1 Du final_not $end

$scope module S_not $end
$var wire 1 ?u out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @u out $end
$var wire 1 ?u in1 $end
$var wire 1 it in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bu out $end
$var wire 1 @u in1 $end
$var wire 1 @u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Au out $end
$var wire 1 ~3 in1 $end
$var wire 1 mt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Cu out $end
$var wire 1 Au in1 $end
$var wire 1 Au in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Du out $end
$var wire 1 Bu in1 $end
$var wire 1 Cu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ut out $end
$var wire 1 Du in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 xt Out $end
$var wire 1 ~3 S $end
$var wire 1 ht InpA $end
$var wire 1 lt InpB $end
$var wire 1 Eu notS $end
$var wire 1 Fu nand1 $end
$var wire 1 Gu nand2 $end
$var wire 1 Hu inputA $end
$var wire 1 Iu inputB $end
$var wire 1 Ju final_not $end

$scope module S_not $end
$var wire 1 Eu out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fu out $end
$var wire 1 Eu in1 $end
$var wire 1 ht in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hu out $end
$var wire 1 Fu in1 $end
$var wire 1 Fu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gu out $end
$var wire 1 ~3 in1 $end
$var wire 1 lt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Iu out $end
$var wire 1 Gu in1 $end
$var wire 1 Gu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ju out $end
$var wire 1 Hu in1 $end
$var wire 1 Iu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xt out $end
$var wire 1 Ju in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 b6 Out $end
$var wire 1 ct S $end
$var wire 1 pt InpA $end
$var wire 1 qt InpB $end
$var wire 1 Ku notS $end
$var wire 1 Lu nand1 $end
$var wire 1 Mu nand2 $end
$var wire 1 Nu inputA $end
$var wire 1 Ou inputB $end
$var wire 1 Pu final_not $end

$scope module S_not $end
$var wire 1 Ku out $end
$var wire 1 ct in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lu out $end
$var wire 1 Ku in1 $end
$var wire 1 pt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Nu out $end
$var wire 1 Lu in1 $end
$var wire 1 Lu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mu out $end
$var wire 1 ct in1 $end
$var wire 1 qt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ou out $end
$var wire 1 Mu in1 $end
$var wire 1 Mu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pu out $end
$var wire 1 Nu in1 $end
$var wire 1 Ou in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b6 out $end
$var wire 1 Pu in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 a6 Out $end
$var wire 1 ct S $end
$var wire 1 rt InpA $end
$var wire 1 st InpB $end
$var wire 1 Qu notS $end
$var wire 1 Ru nand1 $end
$var wire 1 Su nand2 $end
$var wire 1 Tu inputA $end
$var wire 1 Uu inputB $end
$var wire 1 Vu final_not $end

$scope module S_not $end
$var wire 1 Qu out $end
$var wire 1 ct in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ru out $end
$var wire 1 Qu in1 $end
$var wire 1 rt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tu out $end
$var wire 1 Ru in1 $end
$var wire 1 Ru in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Su out $end
$var wire 1 ct in1 $end
$var wire 1 st in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Uu out $end
$var wire 1 Su in1 $end
$var wire 1 Su in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vu out $end
$var wire 1 Tu in1 $end
$var wire 1 Uu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a6 out $end
$var wire 1 Vu in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 `6 Out $end
$var wire 1 ct S $end
$var wire 1 tt InpA $end
$var wire 1 ut InpB $end
$var wire 1 Wu notS $end
$var wire 1 Xu nand1 $end
$var wire 1 Yu nand2 $end
$var wire 1 Zu inputA $end
$var wire 1 [u inputB $end
$var wire 1 \u final_not $end

$scope module S_not $end
$var wire 1 Wu out $end
$var wire 1 ct in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xu out $end
$var wire 1 Wu in1 $end
$var wire 1 tt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zu out $end
$var wire 1 Xu in1 $end
$var wire 1 Xu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yu out $end
$var wire 1 ct in1 $end
$var wire 1 ut in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [u out $end
$var wire 1 Yu in1 $end
$var wire 1 Yu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \u out $end
$var wire 1 Zu in1 $end
$var wire 1 [u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `6 out $end
$var wire 1 \u in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 _6 Out $end
$var wire 1 ct S $end
$var wire 1 vt InpA $end
$var wire 1 xt InpB $end
$var wire 1 ]u notS $end
$var wire 1 ^u nand1 $end
$var wire 1 _u nand2 $end
$var wire 1 `u inputA $end
$var wire 1 au inputB $end
$var wire 1 bu final_not $end

$scope module S_not $end
$var wire 1 ]u out $end
$var wire 1 ct in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^u out $end
$var wire 1 ]u in1 $end
$var wire 1 vt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `u out $end
$var wire 1 ^u in1 $end
$var wire 1 ^u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _u out $end
$var wire 1 ct in1 $end
$var wire 1 xt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 au out $end
$var wire 1 _u in1 $end
$var wire 1 _u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bu out $end
$var wire 1 `u in1 $end
$var wire 1 au in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _6 out $end
$var wire 1 bu in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 [6 Out [3] $end
$var wire 1 \6 Out [2] $end
$var wire 1 ]6 Out [1] $end
$var wire 1 ^6 Out [0] $end
$var wire 1 cu S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 &g InpA [3] $end
$var wire 1 'g InpA [2] $end
$var wire 1 (g InpA [1] $end
$var wire 1 )g InpA [0] $end
$var wire 1 du InpB [3] $end
$var wire 1 eu InpB [2] $end
$var wire 1 fu InpB [1] $end
$var wire 1 gu InpB [0] $end
$var wire 1 hu InpC [3] $end
$var wire 1 iu InpC [2] $end
$var wire 1 ju InpC [1] $end
$var wire 1 ku InpC [0] $end
$var wire 1 lu InpD [3] $end
$var wire 1 mu InpD [2] $end
$var wire 1 nu InpD [1] $end
$var wire 1 ou InpD [0] $end
$var wire 1 pu stage1_1_bit0 $end
$var wire 1 qu stage1_2_bit0 $end
$var wire 1 ru stage1_1_bit1 $end
$var wire 1 su stage1_2_bit1 $end
$var wire 1 tu stage1_1_bit2 $end
$var wire 1 uu stage1_2_bit2 $end
$var wire 1 vu stage1_1_bit3 $end
$var wire 1 wu stage1_2_bit4 $end
$var wire 1 xu stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 pu Out $end
$var wire 1 ~3 S $end
$var wire 1 )g InpA $end
$var wire 1 gu InpB $end
$var wire 1 yu notS $end
$var wire 1 zu nand1 $end
$var wire 1 {u nand2 $end
$var wire 1 |u inputA $end
$var wire 1 }u inputB $end
$var wire 1 ~u final_not $end

$scope module S_not $end
$var wire 1 yu out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zu out $end
$var wire 1 yu in1 $end
$var wire 1 )g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |u out $end
$var wire 1 zu in1 $end
$var wire 1 zu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {u out $end
$var wire 1 ~3 in1 $end
$var wire 1 gu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }u out $end
$var wire 1 {u in1 $end
$var wire 1 {u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~u out $end
$var wire 1 |u in1 $end
$var wire 1 }u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pu out $end
$var wire 1 ~u in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ru Out $end
$var wire 1 ~3 S $end
$var wire 1 (g InpA $end
$var wire 1 fu InpB $end
$var wire 1 !v notS $end
$var wire 1 "v nand1 $end
$var wire 1 #v nand2 $end
$var wire 1 $v inputA $end
$var wire 1 %v inputB $end
$var wire 1 &v final_not $end

$scope module S_not $end
$var wire 1 !v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "v out $end
$var wire 1 !v in1 $end
$var wire 1 (g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $v out $end
$var wire 1 "v in1 $end
$var wire 1 "v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #v out $end
$var wire 1 ~3 in1 $end
$var wire 1 fu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %v out $end
$var wire 1 #v in1 $end
$var wire 1 #v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &v out $end
$var wire 1 $v in1 $end
$var wire 1 %v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ru out $end
$var wire 1 &v in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 tu Out $end
$var wire 1 ~3 S $end
$var wire 1 'g InpA $end
$var wire 1 eu InpB $end
$var wire 1 'v notS $end
$var wire 1 (v nand1 $end
$var wire 1 )v nand2 $end
$var wire 1 *v inputA $end
$var wire 1 +v inputB $end
$var wire 1 ,v final_not $end

$scope module S_not $end
$var wire 1 'v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (v out $end
$var wire 1 'v in1 $end
$var wire 1 'g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *v out $end
$var wire 1 (v in1 $end
$var wire 1 (v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )v out $end
$var wire 1 ~3 in1 $end
$var wire 1 eu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +v out $end
$var wire 1 )v in1 $end
$var wire 1 )v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,v out $end
$var wire 1 *v in1 $end
$var wire 1 +v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tu out $end
$var wire 1 ,v in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 vu Out $end
$var wire 1 ~3 S $end
$var wire 1 &g InpA $end
$var wire 1 du InpB $end
$var wire 1 -v notS $end
$var wire 1 .v nand1 $end
$var wire 1 /v nand2 $end
$var wire 1 0v inputA $end
$var wire 1 1v inputB $end
$var wire 1 2v final_not $end

$scope module S_not $end
$var wire 1 -v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .v out $end
$var wire 1 -v in1 $end
$var wire 1 &g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0v out $end
$var wire 1 .v in1 $end
$var wire 1 .v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /v out $end
$var wire 1 ~3 in1 $end
$var wire 1 du in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1v out $end
$var wire 1 /v in1 $end
$var wire 1 /v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2v out $end
$var wire 1 0v in1 $end
$var wire 1 1v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vu out $end
$var wire 1 2v in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 qu Out $end
$var wire 1 ~3 S $end
$var wire 1 ku InpA $end
$var wire 1 ou InpB $end
$var wire 1 3v notS $end
$var wire 1 4v nand1 $end
$var wire 1 5v nand2 $end
$var wire 1 6v inputA $end
$var wire 1 7v inputB $end
$var wire 1 8v final_not $end

$scope module S_not $end
$var wire 1 3v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4v out $end
$var wire 1 3v in1 $end
$var wire 1 ku in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6v out $end
$var wire 1 4v in1 $end
$var wire 1 4v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5v out $end
$var wire 1 ~3 in1 $end
$var wire 1 ou in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7v out $end
$var wire 1 5v in1 $end
$var wire 1 5v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8v out $end
$var wire 1 6v in1 $end
$var wire 1 7v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qu out $end
$var wire 1 8v in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 su Out $end
$var wire 1 ~3 S $end
$var wire 1 ju InpA $end
$var wire 1 nu InpB $end
$var wire 1 9v notS $end
$var wire 1 :v nand1 $end
$var wire 1 ;v nand2 $end
$var wire 1 <v inputA $end
$var wire 1 =v inputB $end
$var wire 1 >v final_not $end

$scope module S_not $end
$var wire 1 9v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :v out $end
$var wire 1 9v in1 $end
$var wire 1 ju in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <v out $end
$var wire 1 :v in1 $end
$var wire 1 :v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;v out $end
$var wire 1 ~3 in1 $end
$var wire 1 nu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =v out $end
$var wire 1 ;v in1 $end
$var wire 1 ;v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >v out $end
$var wire 1 <v in1 $end
$var wire 1 =v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 su out $end
$var wire 1 >v in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 uu Out $end
$var wire 1 ~3 S $end
$var wire 1 iu InpA $end
$var wire 1 mu InpB $end
$var wire 1 ?v notS $end
$var wire 1 @v nand1 $end
$var wire 1 Av nand2 $end
$var wire 1 Bv inputA $end
$var wire 1 Cv inputB $end
$var wire 1 Dv final_not $end

$scope module S_not $end
$var wire 1 ?v out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @v out $end
$var wire 1 ?v in1 $end
$var wire 1 iu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bv out $end
$var wire 1 @v in1 $end
$var wire 1 @v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Av out $end
$var wire 1 ~3 in1 $end
$var wire 1 mu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Cv out $end
$var wire 1 Av in1 $end
$var wire 1 Av in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Dv out $end
$var wire 1 Bv in1 $end
$var wire 1 Cv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uu out $end
$var wire 1 Dv in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 xu Out $end
$var wire 1 ~3 S $end
$var wire 1 hu InpA $end
$var wire 1 lu InpB $end
$var wire 1 Ev notS $end
$var wire 1 Fv nand1 $end
$var wire 1 Gv nand2 $end
$var wire 1 Hv inputA $end
$var wire 1 Iv inputB $end
$var wire 1 Jv final_not $end

$scope module S_not $end
$var wire 1 Ev out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fv out $end
$var wire 1 Ev in1 $end
$var wire 1 hu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hv out $end
$var wire 1 Fv in1 $end
$var wire 1 Fv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gv out $end
$var wire 1 ~3 in1 $end
$var wire 1 lu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Iv out $end
$var wire 1 Gv in1 $end
$var wire 1 Gv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jv out $end
$var wire 1 Hv in1 $end
$var wire 1 Iv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xu out $end
$var wire 1 Jv in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ^6 Out $end
$var wire 1 cu S $end
$var wire 1 pu InpA $end
$var wire 1 qu InpB $end
$var wire 1 Kv notS $end
$var wire 1 Lv nand1 $end
$var wire 1 Mv nand2 $end
$var wire 1 Nv inputA $end
$var wire 1 Ov inputB $end
$var wire 1 Pv final_not $end

$scope module S_not $end
$var wire 1 Kv out $end
$var wire 1 cu in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lv out $end
$var wire 1 Kv in1 $end
$var wire 1 pu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Nv out $end
$var wire 1 Lv in1 $end
$var wire 1 Lv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mv out $end
$var wire 1 cu in1 $end
$var wire 1 qu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ov out $end
$var wire 1 Mv in1 $end
$var wire 1 Mv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pv out $end
$var wire 1 Nv in1 $end
$var wire 1 Ov in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^6 out $end
$var wire 1 Pv in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ]6 Out $end
$var wire 1 cu S $end
$var wire 1 ru InpA $end
$var wire 1 su InpB $end
$var wire 1 Qv notS $end
$var wire 1 Rv nand1 $end
$var wire 1 Sv nand2 $end
$var wire 1 Tv inputA $end
$var wire 1 Uv inputB $end
$var wire 1 Vv final_not $end

$scope module S_not $end
$var wire 1 Qv out $end
$var wire 1 cu in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rv out $end
$var wire 1 Qv in1 $end
$var wire 1 ru in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tv out $end
$var wire 1 Rv in1 $end
$var wire 1 Rv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sv out $end
$var wire 1 cu in1 $end
$var wire 1 su in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Uv out $end
$var wire 1 Sv in1 $end
$var wire 1 Sv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vv out $end
$var wire 1 Tv in1 $end
$var wire 1 Uv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]6 out $end
$var wire 1 Vv in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 \6 Out $end
$var wire 1 cu S $end
$var wire 1 tu InpA $end
$var wire 1 uu InpB $end
$var wire 1 Wv notS $end
$var wire 1 Xv nand1 $end
$var wire 1 Yv nand2 $end
$var wire 1 Zv inputA $end
$var wire 1 [v inputB $end
$var wire 1 \v final_not $end

$scope module S_not $end
$var wire 1 Wv out $end
$var wire 1 cu in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xv out $end
$var wire 1 Wv in1 $end
$var wire 1 tu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zv out $end
$var wire 1 Xv in1 $end
$var wire 1 Xv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yv out $end
$var wire 1 cu in1 $end
$var wire 1 uu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [v out $end
$var wire 1 Yv in1 $end
$var wire 1 Yv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \v out $end
$var wire 1 Zv in1 $end
$var wire 1 [v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \6 out $end
$var wire 1 \v in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 [6 Out $end
$var wire 1 cu S $end
$var wire 1 vu InpA $end
$var wire 1 xu InpB $end
$var wire 1 ]v notS $end
$var wire 1 ^v nand1 $end
$var wire 1 _v nand2 $end
$var wire 1 `v inputA $end
$var wire 1 av inputB $end
$var wire 1 bv final_not $end

$scope module S_not $end
$var wire 1 ]v out $end
$var wire 1 cu in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^v out $end
$var wire 1 ]v in1 $end
$var wire 1 vu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `v out $end
$var wire 1 ^v in1 $end
$var wire 1 ^v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _v out $end
$var wire 1 cu in1 $end
$var wire 1 xu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 av out $end
$var wire 1 _v in1 $end
$var wire 1 _v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bv out $end
$var wire 1 `v in1 $end
$var wire 1 av in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [6 out $end
$var wire 1 bv in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte0 $end
$var wire 1 @4 Out [3] $end
$var wire 1 A4 Out [2] $end
$var wire 1 B4 Out [1] $end
$var wire 1 C4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 76 InpA [3] $end
$var wire 1 86 InpA [2] $end
$var wire 1 96 InpA [1] $end
$var wire 1 :6 InpA [0] $end
$var wire 1 G6 InpB [3] $end
$var wire 1 H6 InpB [2] $end
$var wire 1 I6 InpB [1] $end
$var wire 1 J6 InpB [0] $end
$var wire 1 W6 InpC [3] $end
$var wire 1 X6 InpC [2] $end
$var wire 1 Y6 InpC [1] $end
$var wire 1 Z6 InpC [0] $end
$var wire 1 g6 InpD [3] $end
$var wire 1 h6 InpD [2] $end
$var wire 1 i6 InpD [1] $end
$var wire 1 j6 InpD [0] $end
$var wire 1 cv stage1_1_bit0 $end
$var wire 1 dv stage1_2_bit0 $end
$var wire 1 ev stage1_1_bit1 $end
$var wire 1 fv stage1_2_bit1 $end
$var wire 1 gv stage1_1_bit2 $end
$var wire 1 hv stage1_2_bit2 $end
$var wire 1 iv stage1_1_bit3 $end
$var wire 1 jv stage1_2_bit4 $end
$var wire 1 kv stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 cv Out $end
$var wire 1 i$ S $end
$var wire 1 :6 InpA $end
$var wire 1 J6 InpB $end
$var wire 1 lv notS $end
$var wire 1 mv nand1 $end
$var wire 1 nv nand2 $end
$var wire 1 ov inputA $end
$var wire 1 pv inputB $end
$var wire 1 qv final_not $end

$scope module S_not $end
$var wire 1 lv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mv out $end
$var wire 1 lv in1 $end
$var wire 1 :6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ov out $end
$var wire 1 mv in1 $end
$var wire 1 mv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nv out $end
$var wire 1 i$ in1 $end
$var wire 1 J6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pv out $end
$var wire 1 nv in1 $end
$var wire 1 nv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qv out $end
$var wire 1 ov in1 $end
$var wire 1 pv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cv out $end
$var wire 1 qv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ev Out $end
$var wire 1 i$ S $end
$var wire 1 96 InpA $end
$var wire 1 I6 InpB $end
$var wire 1 rv notS $end
$var wire 1 sv nand1 $end
$var wire 1 tv nand2 $end
$var wire 1 uv inputA $end
$var wire 1 vv inputB $end
$var wire 1 wv final_not $end

$scope module S_not $end
$var wire 1 rv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sv out $end
$var wire 1 rv in1 $end
$var wire 1 96 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uv out $end
$var wire 1 sv in1 $end
$var wire 1 sv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tv out $end
$var wire 1 i$ in1 $end
$var wire 1 I6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vv out $end
$var wire 1 tv in1 $end
$var wire 1 tv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wv out $end
$var wire 1 uv in1 $end
$var wire 1 vv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ev out $end
$var wire 1 wv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 gv Out $end
$var wire 1 i$ S $end
$var wire 1 86 InpA $end
$var wire 1 H6 InpB $end
$var wire 1 xv notS $end
$var wire 1 yv nand1 $end
$var wire 1 zv nand2 $end
$var wire 1 {v inputA $end
$var wire 1 |v inputB $end
$var wire 1 }v final_not $end

$scope module S_not $end
$var wire 1 xv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yv out $end
$var wire 1 xv in1 $end
$var wire 1 86 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {v out $end
$var wire 1 yv in1 $end
$var wire 1 yv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zv out $end
$var wire 1 i$ in1 $end
$var wire 1 H6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |v out $end
$var wire 1 zv in1 $end
$var wire 1 zv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }v out $end
$var wire 1 {v in1 $end
$var wire 1 |v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gv out $end
$var wire 1 }v in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 iv Out $end
$var wire 1 i$ S $end
$var wire 1 76 InpA $end
$var wire 1 G6 InpB $end
$var wire 1 ~v notS $end
$var wire 1 !w nand1 $end
$var wire 1 "w nand2 $end
$var wire 1 #w inputA $end
$var wire 1 $w inputB $end
$var wire 1 %w final_not $end

$scope module S_not $end
$var wire 1 ~v out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !w out $end
$var wire 1 ~v in1 $end
$var wire 1 76 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #w out $end
$var wire 1 !w in1 $end
$var wire 1 !w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "w out $end
$var wire 1 i$ in1 $end
$var wire 1 G6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $w out $end
$var wire 1 "w in1 $end
$var wire 1 "w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %w out $end
$var wire 1 #w in1 $end
$var wire 1 $w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iv out $end
$var wire 1 %w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 dv Out $end
$var wire 1 i$ S $end
$var wire 1 Z6 InpA $end
$var wire 1 j6 InpB $end
$var wire 1 &w notS $end
$var wire 1 'w nand1 $end
$var wire 1 (w nand2 $end
$var wire 1 )w inputA $end
$var wire 1 *w inputB $end
$var wire 1 +w final_not $end

$scope module S_not $end
$var wire 1 &w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'w out $end
$var wire 1 &w in1 $end
$var wire 1 Z6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )w out $end
$var wire 1 'w in1 $end
$var wire 1 'w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (w out $end
$var wire 1 i$ in1 $end
$var wire 1 j6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *w out $end
$var wire 1 (w in1 $end
$var wire 1 (w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +w out $end
$var wire 1 )w in1 $end
$var wire 1 *w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dv out $end
$var wire 1 +w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 fv Out $end
$var wire 1 i$ S $end
$var wire 1 Y6 InpA $end
$var wire 1 i6 InpB $end
$var wire 1 ,w notS $end
$var wire 1 -w nand1 $end
$var wire 1 .w nand2 $end
$var wire 1 /w inputA $end
$var wire 1 0w inputB $end
$var wire 1 1w final_not $end

$scope module S_not $end
$var wire 1 ,w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -w out $end
$var wire 1 ,w in1 $end
$var wire 1 Y6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /w out $end
$var wire 1 -w in1 $end
$var wire 1 -w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .w out $end
$var wire 1 i$ in1 $end
$var wire 1 i6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0w out $end
$var wire 1 .w in1 $end
$var wire 1 .w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1w out $end
$var wire 1 /w in1 $end
$var wire 1 0w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fv out $end
$var wire 1 1w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 hv Out $end
$var wire 1 i$ S $end
$var wire 1 X6 InpA $end
$var wire 1 h6 InpB $end
$var wire 1 2w notS $end
$var wire 1 3w nand1 $end
$var wire 1 4w nand2 $end
$var wire 1 5w inputA $end
$var wire 1 6w inputB $end
$var wire 1 7w final_not $end

$scope module S_not $end
$var wire 1 2w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3w out $end
$var wire 1 2w in1 $end
$var wire 1 X6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5w out $end
$var wire 1 3w in1 $end
$var wire 1 3w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4w out $end
$var wire 1 i$ in1 $end
$var wire 1 h6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6w out $end
$var wire 1 4w in1 $end
$var wire 1 4w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7w out $end
$var wire 1 5w in1 $end
$var wire 1 6w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hv out $end
$var wire 1 7w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 kv Out $end
$var wire 1 i$ S $end
$var wire 1 W6 InpA $end
$var wire 1 g6 InpB $end
$var wire 1 8w notS $end
$var wire 1 9w nand1 $end
$var wire 1 :w nand2 $end
$var wire 1 ;w inputA $end
$var wire 1 <w inputB $end
$var wire 1 =w final_not $end

$scope module S_not $end
$var wire 1 8w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9w out $end
$var wire 1 8w in1 $end
$var wire 1 W6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;w out $end
$var wire 1 9w in1 $end
$var wire 1 9w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :w out $end
$var wire 1 i$ in1 $end
$var wire 1 g6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <w out $end
$var wire 1 :w in1 $end
$var wire 1 :w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =w out $end
$var wire 1 ;w in1 $end
$var wire 1 <w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kv out $end
$var wire 1 =w in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 C4 Out $end
$var wire 1 h$ S $end
$var wire 1 cv InpA $end
$var wire 1 dv InpB $end
$var wire 1 >w notS $end
$var wire 1 ?w nand1 $end
$var wire 1 @w nand2 $end
$var wire 1 Aw inputA $end
$var wire 1 Bw inputB $end
$var wire 1 Cw final_not $end

$scope module S_not $end
$var wire 1 >w out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?w out $end
$var wire 1 >w in1 $end
$var wire 1 cv in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Aw out $end
$var wire 1 ?w in1 $end
$var wire 1 ?w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @w out $end
$var wire 1 h$ in1 $end
$var wire 1 dv in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bw out $end
$var wire 1 @w in1 $end
$var wire 1 @w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cw out $end
$var wire 1 Aw in1 $end
$var wire 1 Bw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C4 out $end
$var wire 1 Cw in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 B4 Out $end
$var wire 1 h$ S $end
$var wire 1 ev InpA $end
$var wire 1 fv InpB $end
$var wire 1 Dw notS $end
$var wire 1 Ew nand1 $end
$var wire 1 Fw nand2 $end
$var wire 1 Gw inputA $end
$var wire 1 Hw inputB $end
$var wire 1 Iw final_not $end

$scope module S_not $end
$var wire 1 Dw out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ew out $end
$var wire 1 Dw in1 $end
$var wire 1 ev in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gw out $end
$var wire 1 Ew in1 $end
$var wire 1 Ew in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fw out $end
$var wire 1 h$ in1 $end
$var wire 1 fv in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hw out $end
$var wire 1 Fw in1 $end
$var wire 1 Fw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Iw out $end
$var wire 1 Gw in1 $end
$var wire 1 Hw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B4 out $end
$var wire 1 Iw in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 A4 Out $end
$var wire 1 h$ S $end
$var wire 1 gv InpA $end
$var wire 1 hv InpB $end
$var wire 1 Jw notS $end
$var wire 1 Kw nand1 $end
$var wire 1 Lw nand2 $end
$var wire 1 Mw inputA $end
$var wire 1 Nw inputB $end
$var wire 1 Ow final_not $end

$scope module S_not $end
$var wire 1 Jw out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kw out $end
$var wire 1 Jw in1 $end
$var wire 1 gv in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mw out $end
$var wire 1 Kw in1 $end
$var wire 1 Kw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lw out $end
$var wire 1 h$ in1 $end
$var wire 1 hv in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nw out $end
$var wire 1 Lw in1 $end
$var wire 1 Lw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ow out $end
$var wire 1 Mw in1 $end
$var wire 1 Nw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A4 out $end
$var wire 1 Ow in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 @4 Out $end
$var wire 1 h$ S $end
$var wire 1 iv InpA $end
$var wire 1 kv InpB $end
$var wire 1 Pw notS $end
$var wire 1 Qw nand1 $end
$var wire 1 Rw nand2 $end
$var wire 1 Sw inputA $end
$var wire 1 Tw inputB $end
$var wire 1 Uw final_not $end

$scope module S_not $end
$var wire 1 Pw out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qw out $end
$var wire 1 Pw in1 $end
$var wire 1 iv in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sw out $end
$var wire 1 Qw in1 $end
$var wire 1 Qw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rw out $end
$var wire 1 h$ in1 $end
$var wire 1 kv in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tw out $end
$var wire 1 Rw in1 $end
$var wire 1 Rw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Uw out $end
$var wire 1 Sw in1 $end
$var wire 1 Tw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @4 out $end
$var wire 1 Uw in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var wire 1 <4 Out [3] $end
$var wire 1 =4 Out [2] $end
$var wire 1 >4 Out [1] $end
$var wire 1 ?4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 36 InpA [3] $end
$var wire 1 46 InpA [2] $end
$var wire 1 56 InpA [1] $end
$var wire 1 66 InpA [0] $end
$var wire 1 C6 InpB [3] $end
$var wire 1 D6 InpB [2] $end
$var wire 1 E6 InpB [1] $end
$var wire 1 F6 InpB [0] $end
$var wire 1 S6 InpC [3] $end
$var wire 1 T6 InpC [2] $end
$var wire 1 U6 InpC [1] $end
$var wire 1 V6 InpC [0] $end
$var wire 1 c6 InpD [3] $end
$var wire 1 d6 InpD [2] $end
$var wire 1 e6 InpD [1] $end
$var wire 1 f6 InpD [0] $end
$var wire 1 Vw stage1_1_bit0 $end
$var wire 1 Ww stage1_2_bit0 $end
$var wire 1 Xw stage1_1_bit1 $end
$var wire 1 Yw stage1_2_bit1 $end
$var wire 1 Zw stage1_1_bit2 $end
$var wire 1 [w stage1_2_bit2 $end
$var wire 1 \w stage1_1_bit3 $end
$var wire 1 ]w stage1_2_bit4 $end
$var wire 1 ^w stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Vw Out $end
$var wire 1 i$ S $end
$var wire 1 66 InpA $end
$var wire 1 F6 InpB $end
$var wire 1 _w notS $end
$var wire 1 `w nand1 $end
$var wire 1 aw nand2 $end
$var wire 1 bw inputA $end
$var wire 1 cw inputB $end
$var wire 1 dw final_not $end

$scope module S_not $end
$var wire 1 _w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `w out $end
$var wire 1 _w in1 $end
$var wire 1 66 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bw out $end
$var wire 1 `w in1 $end
$var wire 1 `w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aw out $end
$var wire 1 i$ in1 $end
$var wire 1 F6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cw out $end
$var wire 1 aw in1 $end
$var wire 1 aw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dw out $end
$var wire 1 bw in1 $end
$var wire 1 cw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vw out $end
$var wire 1 dw in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Xw Out $end
$var wire 1 i$ S $end
$var wire 1 56 InpA $end
$var wire 1 E6 InpB $end
$var wire 1 ew notS $end
$var wire 1 fw nand1 $end
$var wire 1 gw nand2 $end
$var wire 1 hw inputA $end
$var wire 1 iw inputB $end
$var wire 1 jw final_not $end

$scope module S_not $end
$var wire 1 ew out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fw out $end
$var wire 1 ew in1 $end
$var wire 1 56 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hw out $end
$var wire 1 fw in1 $end
$var wire 1 fw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gw out $end
$var wire 1 i$ in1 $end
$var wire 1 E6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iw out $end
$var wire 1 gw in1 $end
$var wire 1 gw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jw out $end
$var wire 1 hw in1 $end
$var wire 1 iw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xw out $end
$var wire 1 jw in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Zw Out $end
$var wire 1 i$ S $end
$var wire 1 46 InpA $end
$var wire 1 D6 InpB $end
$var wire 1 kw notS $end
$var wire 1 lw nand1 $end
$var wire 1 mw nand2 $end
$var wire 1 nw inputA $end
$var wire 1 ow inputB $end
$var wire 1 pw final_not $end

$scope module S_not $end
$var wire 1 kw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lw out $end
$var wire 1 kw in1 $end
$var wire 1 46 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nw out $end
$var wire 1 lw in1 $end
$var wire 1 lw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mw out $end
$var wire 1 i$ in1 $end
$var wire 1 D6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ow out $end
$var wire 1 mw in1 $end
$var wire 1 mw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pw out $end
$var wire 1 nw in1 $end
$var wire 1 ow in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zw out $end
$var wire 1 pw in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 \w Out $end
$var wire 1 i$ S $end
$var wire 1 36 InpA $end
$var wire 1 C6 InpB $end
$var wire 1 qw notS $end
$var wire 1 rw nand1 $end
$var wire 1 sw nand2 $end
$var wire 1 tw inputA $end
$var wire 1 uw inputB $end
$var wire 1 vw final_not $end

$scope module S_not $end
$var wire 1 qw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rw out $end
$var wire 1 qw in1 $end
$var wire 1 36 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tw out $end
$var wire 1 rw in1 $end
$var wire 1 rw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sw out $end
$var wire 1 i$ in1 $end
$var wire 1 C6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uw out $end
$var wire 1 sw in1 $end
$var wire 1 sw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vw out $end
$var wire 1 tw in1 $end
$var wire 1 uw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \w out $end
$var wire 1 vw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Ww Out $end
$var wire 1 i$ S $end
$var wire 1 V6 InpA $end
$var wire 1 f6 InpB $end
$var wire 1 ww notS $end
$var wire 1 xw nand1 $end
$var wire 1 yw nand2 $end
$var wire 1 zw inputA $end
$var wire 1 {w inputB $end
$var wire 1 |w final_not $end

$scope module S_not $end
$var wire 1 ww out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xw out $end
$var wire 1 ww in1 $end
$var wire 1 V6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zw out $end
$var wire 1 xw in1 $end
$var wire 1 xw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yw out $end
$var wire 1 i$ in1 $end
$var wire 1 f6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {w out $end
$var wire 1 yw in1 $end
$var wire 1 yw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |w out $end
$var wire 1 zw in1 $end
$var wire 1 {w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ww out $end
$var wire 1 |w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Yw Out $end
$var wire 1 i$ S $end
$var wire 1 U6 InpA $end
$var wire 1 e6 InpB $end
$var wire 1 }w notS $end
$var wire 1 ~w nand1 $end
$var wire 1 !x nand2 $end
$var wire 1 "x inputA $end
$var wire 1 #x inputB $end
$var wire 1 $x final_not $end

$scope module S_not $end
$var wire 1 }w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~w out $end
$var wire 1 }w in1 $end
$var wire 1 U6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "x out $end
$var wire 1 ~w in1 $end
$var wire 1 ~w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !x out $end
$var wire 1 i$ in1 $end
$var wire 1 e6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #x out $end
$var wire 1 !x in1 $end
$var wire 1 !x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $x out $end
$var wire 1 "x in1 $end
$var wire 1 #x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yw out $end
$var wire 1 $x in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 [w Out $end
$var wire 1 i$ S $end
$var wire 1 T6 InpA $end
$var wire 1 d6 InpB $end
$var wire 1 %x notS $end
$var wire 1 &x nand1 $end
$var wire 1 'x nand2 $end
$var wire 1 (x inputA $end
$var wire 1 )x inputB $end
$var wire 1 *x final_not $end

$scope module S_not $end
$var wire 1 %x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &x out $end
$var wire 1 %x in1 $end
$var wire 1 T6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (x out $end
$var wire 1 &x in1 $end
$var wire 1 &x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'x out $end
$var wire 1 i$ in1 $end
$var wire 1 d6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )x out $end
$var wire 1 'x in1 $end
$var wire 1 'x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *x out $end
$var wire 1 (x in1 $end
$var wire 1 )x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [w out $end
$var wire 1 *x in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ^w Out $end
$var wire 1 i$ S $end
$var wire 1 S6 InpA $end
$var wire 1 c6 InpB $end
$var wire 1 +x notS $end
$var wire 1 ,x nand1 $end
$var wire 1 -x nand2 $end
$var wire 1 .x inputA $end
$var wire 1 /x inputB $end
$var wire 1 0x final_not $end

$scope module S_not $end
$var wire 1 +x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,x out $end
$var wire 1 +x in1 $end
$var wire 1 S6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .x out $end
$var wire 1 ,x in1 $end
$var wire 1 ,x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -x out $end
$var wire 1 i$ in1 $end
$var wire 1 c6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /x out $end
$var wire 1 -x in1 $end
$var wire 1 -x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0x out $end
$var wire 1 .x in1 $end
$var wire 1 /x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^w out $end
$var wire 1 0x in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ?4 Out $end
$var wire 1 h$ S $end
$var wire 1 Vw InpA $end
$var wire 1 Ww InpB $end
$var wire 1 1x notS $end
$var wire 1 2x nand1 $end
$var wire 1 3x nand2 $end
$var wire 1 4x inputA $end
$var wire 1 5x inputB $end
$var wire 1 6x final_not $end

$scope module S_not $end
$var wire 1 1x out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2x out $end
$var wire 1 1x in1 $end
$var wire 1 Vw in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4x out $end
$var wire 1 2x in1 $end
$var wire 1 2x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3x out $end
$var wire 1 h$ in1 $end
$var wire 1 Ww in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5x out $end
$var wire 1 3x in1 $end
$var wire 1 3x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6x out $end
$var wire 1 4x in1 $end
$var wire 1 5x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?4 out $end
$var wire 1 6x in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 >4 Out $end
$var wire 1 h$ S $end
$var wire 1 Xw InpA $end
$var wire 1 Yw InpB $end
$var wire 1 7x notS $end
$var wire 1 8x nand1 $end
$var wire 1 9x nand2 $end
$var wire 1 :x inputA $end
$var wire 1 ;x inputB $end
$var wire 1 <x final_not $end

$scope module S_not $end
$var wire 1 7x out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8x out $end
$var wire 1 7x in1 $end
$var wire 1 Xw in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :x out $end
$var wire 1 8x in1 $end
$var wire 1 8x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9x out $end
$var wire 1 h$ in1 $end
$var wire 1 Yw in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;x out $end
$var wire 1 9x in1 $end
$var wire 1 9x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <x out $end
$var wire 1 :x in1 $end
$var wire 1 ;x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >4 out $end
$var wire 1 <x in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 =4 Out $end
$var wire 1 h$ S $end
$var wire 1 Zw InpA $end
$var wire 1 [w InpB $end
$var wire 1 =x notS $end
$var wire 1 >x nand1 $end
$var wire 1 ?x nand2 $end
$var wire 1 @x inputA $end
$var wire 1 Ax inputB $end
$var wire 1 Bx final_not $end

$scope module S_not $end
$var wire 1 =x out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >x out $end
$var wire 1 =x in1 $end
$var wire 1 Zw in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @x out $end
$var wire 1 >x in1 $end
$var wire 1 >x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?x out $end
$var wire 1 h$ in1 $end
$var wire 1 [w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ax out $end
$var wire 1 ?x in1 $end
$var wire 1 ?x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bx out $end
$var wire 1 @x in1 $end
$var wire 1 Ax in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =4 out $end
$var wire 1 Bx in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 <4 Out $end
$var wire 1 h$ S $end
$var wire 1 \w InpA $end
$var wire 1 ^w InpB $end
$var wire 1 Cx notS $end
$var wire 1 Dx nand1 $end
$var wire 1 Ex nand2 $end
$var wire 1 Fx inputA $end
$var wire 1 Gx inputB $end
$var wire 1 Hx final_not $end

$scope module S_not $end
$var wire 1 Cx out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Dx out $end
$var wire 1 Cx in1 $end
$var wire 1 \w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Fx out $end
$var wire 1 Dx in1 $end
$var wire 1 Dx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ex out $end
$var wire 1 h$ in1 $end
$var wire 1 ^w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gx out $end
$var wire 1 Ex in1 $end
$var wire 1 Ex in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hx out $end
$var wire 1 Fx in1 $end
$var wire 1 Gx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <4 out $end
$var wire 1 Hx in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var wire 1 84 Out [3] $end
$var wire 1 94 Out [2] $end
$var wire 1 :4 Out [1] $end
$var wire 1 ;4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 /6 InpA [3] $end
$var wire 1 06 InpA [2] $end
$var wire 1 16 InpA [1] $end
$var wire 1 26 InpA [0] $end
$var wire 1 ?6 InpB [3] $end
$var wire 1 @6 InpB [2] $end
$var wire 1 A6 InpB [1] $end
$var wire 1 B6 InpB [0] $end
$var wire 1 O6 InpC [3] $end
$var wire 1 P6 InpC [2] $end
$var wire 1 Q6 InpC [1] $end
$var wire 1 R6 InpC [0] $end
$var wire 1 _6 InpD [3] $end
$var wire 1 `6 InpD [2] $end
$var wire 1 a6 InpD [1] $end
$var wire 1 b6 InpD [0] $end
$var wire 1 Ix stage1_1_bit0 $end
$var wire 1 Jx stage1_2_bit0 $end
$var wire 1 Kx stage1_1_bit1 $end
$var wire 1 Lx stage1_2_bit1 $end
$var wire 1 Mx stage1_1_bit2 $end
$var wire 1 Nx stage1_2_bit2 $end
$var wire 1 Ox stage1_1_bit3 $end
$var wire 1 Px stage1_2_bit4 $end
$var wire 1 Qx stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Ix Out $end
$var wire 1 i$ S $end
$var wire 1 26 InpA $end
$var wire 1 B6 InpB $end
$var wire 1 Rx notS $end
$var wire 1 Sx nand1 $end
$var wire 1 Tx nand2 $end
$var wire 1 Ux inputA $end
$var wire 1 Vx inputB $end
$var wire 1 Wx final_not $end

$scope module S_not $end
$var wire 1 Rx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sx out $end
$var wire 1 Rx in1 $end
$var wire 1 26 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ux out $end
$var wire 1 Sx in1 $end
$var wire 1 Sx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tx out $end
$var wire 1 i$ in1 $end
$var wire 1 B6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vx out $end
$var wire 1 Tx in1 $end
$var wire 1 Tx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wx out $end
$var wire 1 Ux in1 $end
$var wire 1 Vx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ix out $end
$var wire 1 Wx in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Kx Out $end
$var wire 1 i$ S $end
$var wire 1 16 InpA $end
$var wire 1 A6 InpB $end
$var wire 1 Xx notS $end
$var wire 1 Yx nand1 $end
$var wire 1 Zx nand2 $end
$var wire 1 [x inputA $end
$var wire 1 \x inputB $end
$var wire 1 ]x final_not $end

$scope module S_not $end
$var wire 1 Xx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yx out $end
$var wire 1 Xx in1 $end
$var wire 1 16 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [x out $end
$var wire 1 Yx in1 $end
$var wire 1 Yx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zx out $end
$var wire 1 i$ in1 $end
$var wire 1 A6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \x out $end
$var wire 1 Zx in1 $end
$var wire 1 Zx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]x out $end
$var wire 1 [x in1 $end
$var wire 1 \x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Kx out $end
$var wire 1 ]x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Mx Out $end
$var wire 1 i$ S $end
$var wire 1 06 InpA $end
$var wire 1 @6 InpB $end
$var wire 1 ^x notS $end
$var wire 1 _x nand1 $end
$var wire 1 `x nand2 $end
$var wire 1 ax inputA $end
$var wire 1 bx inputB $end
$var wire 1 cx final_not $end

$scope module S_not $end
$var wire 1 ^x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _x out $end
$var wire 1 ^x in1 $end
$var wire 1 06 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ax out $end
$var wire 1 _x in1 $end
$var wire 1 _x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `x out $end
$var wire 1 i$ in1 $end
$var wire 1 @6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bx out $end
$var wire 1 `x in1 $end
$var wire 1 `x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cx out $end
$var wire 1 ax in1 $end
$var wire 1 bx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Mx out $end
$var wire 1 cx in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Ox Out $end
$var wire 1 i$ S $end
$var wire 1 /6 InpA $end
$var wire 1 ?6 InpB $end
$var wire 1 dx notS $end
$var wire 1 ex nand1 $end
$var wire 1 fx nand2 $end
$var wire 1 gx inputA $end
$var wire 1 hx inputB $end
$var wire 1 ix final_not $end

$scope module S_not $end
$var wire 1 dx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ex out $end
$var wire 1 dx in1 $end
$var wire 1 /6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gx out $end
$var wire 1 ex in1 $end
$var wire 1 ex in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fx out $end
$var wire 1 i$ in1 $end
$var wire 1 ?6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hx out $end
$var wire 1 fx in1 $end
$var wire 1 fx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ix out $end
$var wire 1 gx in1 $end
$var wire 1 hx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ox out $end
$var wire 1 ix in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Jx Out $end
$var wire 1 i$ S $end
$var wire 1 R6 InpA $end
$var wire 1 b6 InpB $end
$var wire 1 jx notS $end
$var wire 1 kx nand1 $end
$var wire 1 lx nand2 $end
$var wire 1 mx inputA $end
$var wire 1 nx inputB $end
$var wire 1 ox final_not $end

$scope module S_not $end
$var wire 1 jx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kx out $end
$var wire 1 jx in1 $end
$var wire 1 R6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mx out $end
$var wire 1 kx in1 $end
$var wire 1 kx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lx out $end
$var wire 1 i$ in1 $end
$var wire 1 b6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nx out $end
$var wire 1 lx in1 $end
$var wire 1 lx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ox out $end
$var wire 1 mx in1 $end
$var wire 1 nx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Jx out $end
$var wire 1 ox in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Lx Out $end
$var wire 1 i$ S $end
$var wire 1 Q6 InpA $end
$var wire 1 a6 InpB $end
$var wire 1 px notS $end
$var wire 1 qx nand1 $end
$var wire 1 rx nand2 $end
$var wire 1 sx inputA $end
$var wire 1 tx inputB $end
$var wire 1 ux final_not $end

$scope module S_not $end
$var wire 1 px out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qx out $end
$var wire 1 px in1 $end
$var wire 1 Q6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sx out $end
$var wire 1 qx in1 $end
$var wire 1 qx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rx out $end
$var wire 1 i$ in1 $end
$var wire 1 a6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tx out $end
$var wire 1 rx in1 $end
$var wire 1 rx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ux out $end
$var wire 1 sx in1 $end
$var wire 1 tx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Lx out $end
$var wire 1 ux in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Nx Out $end
$var wire 1 i$ S $end
$var wire 1 P6 InpA $end
$var wire 1 `6 InpB $end
$var wire 1 vx notS $end
$var wire 1 wx nand1 $end
$var wire 1 xx nand2 $end
$var wire 1 yx inputA $end
$var wire 1 zx inputB $end
$var wire 1 {x final_not $end

$scope module S_not $end
$var wire 1 vx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wx out $end
$var wire 1 vx in1 $end
$var wire 1 P6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yx out $end
$var wire 1 wx in1 $end
$var wire 1 wx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xx out $end
$var wire 1 i$ in1 $end
$var wire 1 `6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zx out $end
$var wire 1 xx in1 $end
$var wire 1 xx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {x out $end
$var wire 1 yx in1 $end
$var wire 1 zx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Nx out $end
$var wire 1 {x in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Qx Out $end
$var wire 1 i$ S $end
$var wire 1 O6 InpA $end
$var wire 1 _6 InpB $end
$var wire 1 |x notS $end
$var wire 1 }x nand1 $end
$var wire 1 ~x nand2 $end
$var wire 1 !y inputA $end
$var wire 1 "y inputB $end
$var wire 1 #y final_not $end

$scope module S_not $end
$var wire 1 |x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }x out $end
$var wire 1 |x in1 $end
$var wire 1 O6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !y out $end
$var wire 1 }x in1 $end
$var wire 1 }x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~x out $end
$var wire 1 i$ in1 $end
$var wire 1 _6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "y out $end
$var wire 1 ~x in1 $end
$var wire 1 ~x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #y out $end
$var wire 1 !y in1 $end
$var wire 1 "y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qx out $end
$var wire 1 #y in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ;4 Out $end
$var wire 1 h$ S $end
$var wire 1 Ix InpA $end
$var wire 1 Jx InpB $end
$var wire 1 $y notS $end
$var wire 1 %y nand1 $end
$var wire 1 &y nand2 $end
$var wire 1 'y inputA $end
$var wire 1 (y inputB $end
$var wire 1 )y final_not $end

$scope module S_not $end
$var wire 1 $y out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %y out $end
$var wire 1 $y in1 $end
$var wire 1 Ix in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'y out $end
$var wire 1 %y in1 $end
$var wire 1 %y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &y out $end
$var wire 1 h$ in1 $end
$var wire 1 Jx in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (y out $end
$var wire 1 &y in1 $end
$var wire 1 &y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )y out $end
$var wire 1 'y in1 $end
$var wire 1 (y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;4 out $end
$var wire 1 )y in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 :4 Out $end
$var wire 1 h$ S $end
$var wire 1 Kx InpA $end
$var wire 1 Lx InpB $end
$var wire 1 *y notS $end
$var wire 1 +y nand1 $end
$var wire 1 ,y nand2 $end
$var wire 1 -y inputA $end
$var wire 1 .y inputB $end
$var wire 1 /y final_not $end

$scope module S_not $end
$var wire 1 *y out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +y out $end
$var wire 1 *y in1 $end
$var wire 1 Kx in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -y out $end
$var wire 1 +y in1 $end
$var wire 1 +y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,y out $end
$var wire 1 h$ in1 $end
$var wire 1 Lx in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .y out $end
$var wire 1 ,y in1 $end
$var wire 1 ,y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /y out $end
$var wire 1 -y in1 $end
$var wire 1 .y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :4 out $end
$var wire 1 /y in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 94 Out $end
$var wire 1 h$ S $end
$var wire 1 Mx InpA $end
$var wire 1 Nx InpB $end
$var wire 1 0y notS $end
$var wire 1 1y nand1 $end
$var wire 1 2y nand2 $end
$var wire 1 3y inputA $end
$var wire 1 4y inputB $end
$var wire 1 5y final_not $end

$scope module S_not $end
$var wire 1 0y out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1y out $end
$var wire 1 0y in1 $end
$var wire 1 Mx in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3y out $end
$var wire 1 1y in1 $end
$var wire 1 1y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2y out $end
$var wire 1 h$ in1 $end
$var wire 1 Nx in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4y out $end
$var wire 1 2y in1 $end
$var wire 1 2y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5y out $end
$var wire 1 3y in1 $end
$var wire 1 4y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 94 out $end
$var wire 1 5y in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 84 Out $end
$var wire 1 h$ S $end
$var wire 1 Ox InpA $end
$var wire 1 Qx InpB $end
$var wire 1 6y notS $end
$var wire 1 7y nand1 $end
$var wire 1 8y nand2 $end
$var wire 1 9y inputA $end
$var wire 1 :y inputB $end
$var wire 1 ;y final_not $end

$scope module S_not $end
$var wire 1 6y out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7y out $end
$var wire 1 6y in1 $end
$var wire 1 Ox in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9y out $end
$var wire 1 7y in1 $end
$var wire 1 7y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8y out $end
$var wire 1 h$ in1 $end
$var wire 1 Qx in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :y out $end
$var wire 1 8y in1 $end
$var wire 1 8y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;y out $end
$var wire 1 9y in1 $end
$var wire 1 :y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 84 out $end
$var wire 1 ;y in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var wire 1 44 Out [3] $end
$var wire 1 54 Out [2] $end
$var wire 1 64 Out [1] $end
$var wire 1 74 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 +6 InpA [3] $end
$var wire 1 ,6 InpA [2] $end
$var wire 1 -6 InpA [1] $end
$var wire 1 .6 InpA [0] $end
$var wire 1 ;6 InpB [3] $end
$var wire 1 <6 InpB [2] $end
$var wire 1 =6 InpB [1] $end
$var wire 1 >6 InpB [0] $end
$var wire 1 K6 InpC [3] $end
$var wire 1 L6 InpC [2] $end
$var wire 1 M6 InpC [1] $end
$var wire 1 N6 InpC [0] $end
$var wire 1 [6 InpD [3] $end
$var wire 1 \6 InpD [2] $end
$var wire 1 ]6 InpD [1] $end
$var wire 1 ^6 InpD [0] $end
$var wire 1 <y stage1_1_bit0 $end
$var wire 1 =y stage1_2_bit0 $end
$var wire 1 >y stage1_1_bit1 $end
$var wire 1 ?y stage1_2_bit1 $end
$var wire 1 @y stage1_1_bit2 $end
$var wire 1 Ay stage1_2_bit2 $end
$var wire 1 By stage1_1_bit3 $end
$var wire 1 Cy stage1_2_bit4 $end
$var wire 1 Dy stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 <y Out $end
$var wire 1 i$ S $end
$var wire 1 .6 InpA $end
$var wire 1 >6 InpB $end
$var wire 1 Ey notS $end
$var wire 1 Fy nand1 $end
$var wire 1 Gy nand2 $end
$var wire 1 Hy inputA $end
$var wire 1 Iy inputB $end
$var wire 1 Jy final_not $end

$scope module S_not $end
$var wire 1 Ey out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fy out $end
$var wire 1 Ey in1 $end
$var wire 1 .6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hy out $end
$var wire 1 Fy in1 $end
$var wire 1 Fy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gy out $end
$var wire 1 i$ in1 $end
$var wire 1 >6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Iy out $end
$var wire 1 Gy in1 $end
$var wire 1 Gy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jy out $end
$var wire 1 Hy in1 $end
$var wire 1 Iy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <y out $end
$var wire 1 Jy in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 >y Out $end
$var wire 1 i$ S $end
$var wire 1 -6 InpA $end
$var wire 1 =6 InpB $end
$var wire 1 Ky notS $end
$var wire 1 Ly nand1 $end
$var wire 1 My nand2 $end
$var wire 1 Ny inputA $end
$var wire 1 Oy inputB $end
$var wire 1 Py final_not $end

$scope module S_not $end
$var wire 1 Ky out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ly out $end
$var wire 1 Ky in1 $end
$var wire 1 -6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ny out $end
$var wire 1 Ly in1 $end
$var wire 1 Ly in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 My out $end
$var wire 1 i$ in1 $end
$var wire 1 =6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Oy out $end
$var wire 1 My in1 $end
$var wire 1 My in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Py out $end
$var wire 1 Ny in1 $end
$var wire 1 Oy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >y out $end
$var wire 1 Py in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 @y Out $end
$var wire 1 i$ S $end
$var wire 1 ,6 InpA $end
$var wire 1 <6 InpB $end
$var wire 1 Qy notS $end
$var wire 1 Ry nand1 $end
$var wire 1 Sy nand2 $end
$var wire 1 Ty inputA $end
$var wire 1 Uy inputB $end
$var wire 1 Vy final_not $end

$scope module S_not $end
$var wire 1 Qy out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ry out $end
$var wire 1 Qy in1 $end
$var wire 1 ,6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ty out $end
$var wire 1 Ry in1 $end
$var wire 1 Ry in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sy out $end
$var wire 1 i$ in1 $end
$var wire 1 <6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Uy out $end
$var wire 1 Sy in1 $end
$var wire 1 Sy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vy out $end
$var wire 1 Ty in1 $end
$var wire 1 Uy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @y out $end
$var wire 1 Vy in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 By Out $end
$var wire 1 i$ S $end
$var wire 1 +6 InpA $end
$var wire 1 ;6 InpB $end
$var wire 1 Wy notS $end
$var wire 1 Xy nand1 $end
$var wire 1 Yy nand2 $end
$var wire 1 Zy inputA $end
$var wire 1 [y inputB $end
$var wire 1 \y final_not $end

$scope module S_not $end
$var wire 1 Wy out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xy out $end
$var wire 1 Wy in1 $end
$var wire 1 +6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zy out $end
$var wire 1 Xy in1 $end
$var wire 1 Xy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yy out $end
$var wire 1 i$ in1 $end
$var wire 1 ;6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [y out $end
$var wire 1 Yy in1 $end
$var wire 1 Yy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \y out $end
$var wire 1 Zy in1 $end
$var wire 1 [y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 By out $end
$var wire 1 \y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 =y Out $end
$var wire 1 i$ S $end
$var wire 1 N6 InpA $end
$var wire 1 ^6 InpB $end
$var wire 1 ]y notS $end
$var wire 1 ^y nand1 $end
$var wire 1 _y nand2 $end
$var wire 1 `y inputA $end
$var wire 1 ay inputB $end
$var wire 1 by final_not $end

$scope module S_not $end
$var wire 1 ]y out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^y out $end
$var wire 1 ]y in1 $end
$var wire 1 N6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `y out $end
$var wire 1 ^y in1 $end
$var wire 1 ^y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _y out $end
$var wire 1 i$ in1 $end
$var wire 1 ^6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ay out $end
$var wire 1 _y in1 $end
$var wire 1 _y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 by out $end
$var wire 1 `y in1 $end
$var wire 1 ay in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =y out $end
$var wire 1 by in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ?y Out $end
$var wire 1 i$ S $end
$var wire 1 M6 InpA $end
$var wire 1 ]6 InpB $end
$var wire 1 cy notS $end
$var wire 1 dy nand1 $end
$var wire 1 ey nand2 $end
$var wire 1 fy inputA $end
$var wire 1 gy inputB $end
$var wire 1 hy final_not $end

$scope module S_not $end
$var wire 1 cy out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dy out $end
$var wire 1 cy in1 $end
$var wire 1 M6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fy out $end
$var wire 1 dy in1 $end
$var wire 1 dy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ey out $end
$var wire 1 i$ in1 $end
$var wire 1 ]6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gy out $end
$var wire 1 ey in1 $end
$var wire 1 ey in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hy out $end
$var wire 1 fy in1 $end
$var wire 1 gy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?y out $end
$var wire 1 hy in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Ay Out $end
$var wire 1 i$ S $end
$var wire 1 L6 InpA $end
$var wire 1 \6 InpB $end
$var wire 1 iy notS $end
$var wire 1 jy nand1 $end
$var wire 1 ky nand2 $end
$var wire 1 ly inputA $end
$var wire 1 my inputB $end
$var wire 1 ny final_not $end

$scope module S_not $end
$var wire 1 iy out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jy out $end
$var wire 1 iy in1 $end
$var wire 1 L6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ly out $end
$var wire 1 jy in1 $end
$var wire 1 jy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ky out $end
$var wire 1 i$ in1 $end
$var wire 1 \6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 my out $end
$var wire 1 ky in1 $end
$var wire 1 ky in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ny out $end
$var wire 1 ly in1 $end
$var wire 1 my in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ay out $end
$var wire 1 ny in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Dy Out $end
$var wire 1 i$ S $end
$var wire 1 K6 InpA $end
$var wire 1 [6 InpB $end
$var wire 1 oy notS $end
$var wire 1 py nand1 $end
$var wire 1 qy nand2 $end
$var wire 1 ry inputA $end
$var wire 1 sy inputB $end
$var wire 1 ty final_not $end

$scope module S_not $end
$var wire 1 oy out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 py out $end
$var wire 1 oy in1 $end
$var wire 1 K6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ry out $end
$var wire 1 py in1 $end
$var wire 1 py in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qy out $end
$var wire 1 i$ in1 $end
$var wire 1 [6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sy out $end
$var wire 1 qy in1 $end
$var wire 1 qy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ty out $end
$var wire 1 ry in1 $end
$var wire 1 sy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Dy out $end
$var wire 1 ty in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 74 Out $end
$var wire 1 h$ S $end
$var wire 1 <y InpA $end
$var wire 1 =y InpB $end
$var wire 1 uy notS $end
$var wire 1 vy nand1 $end
$var wire 1 wy nand2 $end
$var wire 1 xy inputA $end
$var wire 1 yy inputB $end
$var wire 1 zy final_not $end

$scope module S_not $end
$var wire 1 uy out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vy out $end
$var wire 1 uy in1 $end
$var wire 1 <y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xy out $end
$var wire 1 vy in1 $end
$var wire 1 vy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wy out $end
$var wire 1 h$ in1 $end
$var wire 1 =y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yy out $end
$var wire 1 wy in1 $end
$var wire 1 wy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zy out $end
$var wire 1 xy in1 $end
$var wire 1 yy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 74 out $end
$var wire 1 zy in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 64 Out $end
$var wire 1 h$ S $end
$var wire 1 >y InpA $end
$var wire 1 ?y InpB $end
$var wire 1 {y notS $end
$var wire 1 |y nand1 $end
$var wire 1 }y nand2 $end
$var wire 1 ~y inputA $end
$var wire 1 !z inputB $end
$var wire 1 "z final_not $end

$scope module S_not $end
$var wire 1 {y out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |y out $end
$var wire 1 {y in1 $end
$var wire 1 >y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~y out $end
$var wire 1 |y in1 $end
$var wire 1 |y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }y out $end
$var wire 1 h$ in1 $end
$var wire 1 ?y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !z out $end
$var wire 1 }y in1 $end
$var wire 1 }y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "z out $end
$var wire 1 ~y in1 $end
$var wire 1 !z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 64 out $end
$var wire 1 "z in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 54 Out $end
$var wire 1 h$ S $end
$var wire 1 @y InpA $end
$var wire 1 Ay InpB $end
$var wire 1 #z notS $end
$var wire 1 $z nand1 $end
$var wire 1 %z nand2 $end
$var wire 1 &z inputA $end
$var wire 1 'z inputB $end
$var wire 1 (z final_not $end

$scope module S_not $end
$var wire 1 #z out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $z out $end
$var wire 1 #z in1 $end
$var wire 1 @y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &z out $end
$var wire 1 $z in1 $end
$var wire 1 $z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %z out $end
$var wire 1 h$ in1 $end
$var wire 1 Ay in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'z out $end
$var wire 1 %z in1 $end
$var wire 1 %z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (z out $end
$var wire 1 &z in1 $end
$var wire 1 'z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 54 out $end
$var wire 1 (z in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 44 Out $end
$var wire 1 h$ S $end
$var wire 1 By InpA $end
$var wire 1 Dy InpB $end
$var wire 1 )z notS $end
$var wire 1 *z nand1 $end
$var wire 1 +z nand2 $end
$var wire 1 ,z inputA $end
$var wire 1 -z inputB $end
$var wire 1 .z final_not $end

$scope module S_not $end
$var wire 1 )z out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *z out $end
$var wire 1 )z in1 $end
$var wire 1 By in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,z out $end
$var wire 1 *z in1 $end
$var wire 1 *z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +z out $end
$var wire 1 h$ in1 $end
$var wire 1 Dy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -z out $end
$var wire 1 +z in1 $end
$var wire 1 +z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .z out $end
$var wire 1 ,z in1 $end
$var wire 1 -z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 44 out $end
$var wire 1 .z in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module ALUadder $end
$var parameter 32 /z N $end
$var wire 1 D4 sum [15] $end
$var wire 1 E4 sum [14] $end
$var wire 1 F4 sum [13] $end
$var wire 1 G4 sum [12] $end
$var wire 1 H4 sum [11] $end
$var wire 1 I4 sum [10] $end
$var wire 1 J4 sum [9] $end
$var wire 1 K4 sum [8] $end
$var wire 1 L4 sum [7] $end
$var wire 1 M4 sum [6] $end
$var wire 1 N4 sum [5] $end
$var wire 1 O4 sum [4] $end
$var wire 1 P4 sum [3] $end
$var wire 1 Q4 sum [2] $end
$var wire 1 R4 sum [1] $end
$var wire 1 S4 sum [0] $end
$var wire 1 :2 c_out $end
$var wire 1 92 ofl $end
$var wire 1 b3 a [15] $end
$var wire 1 c3 a [14] $end
$var wire 1 d3 a [13] $end
$var wire 1 e3 a [12] $end
$var wire 1 f3 a [11] $end
$var wire 1 g3 a [10] $end
$var wire 1 h3 a [9] $end
$var wire 1 i3 a [8] $end
$var wire 1 j3 a [7] $end
$var wire 1 k3 a [6] $end
$var wire 1 l3 a [5] $end
$var wire 1 m3 a [4] $end
$var wire 1 n3 a [3] $end
$var wire 1 o3 a [2] $end
$var wire 1 p3 a [1] $end
$var wire 1 q3 a [0] $end
$var wire 1 r3 b [15] $end
$var wire 1 s3 b [14] $end
$var wire 1 t3 b [13] $end
$var wire 1 u3 b [12] $end
$var wire 1 v3 b [11] $end
$var wire 1 w3 b [10] $end
$var wire 1 x3 b [9] $end
$var wire 1 y3 b [8] $end
$var wire 1 z3 b [7] $end
$var wire 1 {3 b [6] $end
$var wire 1 |3 b [5] $end
$var wire 1 }3 b [4] $end
$var wire 1 ~3 b [3] $end
$var wire 1 !4 b [2] $end
$var wire 1 "4 b [1] $end
$var wire 1 #4 b [0] $end
$var wire 1 S$ c_in $end
$var wire 1 0z sign $end
$var wire 1 1z byte0_c $end
$var wire 1 2z byte1_c $end
$var wire 1 3z byte2_c $end

$scope module byte0 $end
$var parameter 32 4z N $end
$var wire 1 P4 sum [3] $end
$var wire 1 Q4 sum [2] $end
$var wire 1 R4 sum [1] $end
$var wire 1 S4 sum [0] $end
$var wire 1 1z c_out $end
$var wire 1 n3 a [3] $end
$var wire 1 o3 a [2] $end
$var wire 1 p3 a [1] $end
$var wire 1 q3 a [0] $end
$var wire 1 ~3 b [3] $end
$var wire 1 !4 b [2] $end
$var wire 1 "4 b [1] $end
$var wire 1 #4 b [0] $end
$var wire 1 S$ c_in $end
$var wire 1 5z bit0_c $end
$var wire 1 6z bit1_c $end
$var wire 1 7z bit2_c $end

$scope module bit0 $end
$var wire 1 S4 s $end
$var wire 1 5z c_out $end
$var wire 1 q3 a $end
$var wire 1 #4 b $end
$var wire 1 S$ c_in $end
$var wire 1 8z sumXOR $end
$var wire 1 9z AB_nand $end
$var wire 1 :z AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 8z out $end
$var wire 1 q3 in1 $end
$var wire 1 #4 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 S4 out $end
$var wire 1 8z in1 $end
$var wire 1 S$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 9z out $end
$var wire 1 q3 in1 $end
$var wire 1 #4 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 :z out $end
$var wire 1 8z in1 $end
$var wire 1 S$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 5z out $end
$var wire 1 :z in1 $end
$var wire 1 9z in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 R4 s $end
$var wire 1 6z c_out $end
$var wire 1 p3 a $end
$var wire 1 "4 b $end
$var wire 1 5z c_in $end
$var wire 1 ;z sumXOR $end
$var wire 1 <z AB_nand $end
$var wire 1 =z AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ;z out $end
$var wire 1 p3 in1 $end
$var wire 1 "4 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 R4 out $end
$var wire 1 ;z in1 $end
$var wire 1 5z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 <z out $end
$var wire 1 p3 in1 $end
$var wire 1 "4 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 =z out $end
$var wire 1 ;z in1 $end
$var wire 1 5z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 6z out $end
$var wire 1 =z in1 $end
$var wire 1 <z in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 Q4 s $end
$var wire 1 7z c_out $end
$var wire 1 o3 a $end
$var wire 1 !4 b $end
$var wire 1 6z c_in $end
$var wire 1 >z sumXOR $end
$var wire 1 ?z AB_nand $end
$var wire 1 @z AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 >z out $end
$var wire 1 o3 in1 $end
$var wire 1 !4 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 Q4 out $end
$var wire 1 >z in1 $end
$var wire 1 6z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ?z out $end
$var wire 1 o3 in1 $end
$var wire 1 !4 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 @z out $end
$var wire 1 >z in1 $end
$var wire 1 6z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 7z out $end
$var wire 1 @z in1 $end
$var wire 1 ?z in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 P4 s $end
$var wire 1 1z c_out $end
$var wire 1 n3 a $end
$var wire 1 ~3 b $end
$var wire 1 7z c_in $end
$var wire 1 Az sumXOR $end
$var wire 1 Bz AB_nand $end
$var wire 1 Cz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Az out $end
$var wire 1 n3 in1 $end
$var wire 1 ~3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 P4 out $end
$var wire 1 Az in1 $end
$var wire 1 7z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Bz out $end
$var wire 1 n3 in1 $end
$var wire 1 ~3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Cz out $end
$var wire 1 Az in1 $end
$var wire 1 7z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 1z out $end
$var wire 1 Cz in1 $end
$var wire 1 Bz in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 Dz N $end
$var wire 1 L4 sum [3] $end
$var wire 1 M4 sum [2] $end
$var wire 1 N4 sum [1] $end
$var wire 1 O4 sum [0] $end
$var wire 1 2z c_out $end
$var wire 1 j3 a [3] $end
$var wire 1 k3 a [2] $end
$var wire 1 l3 a [1] $end
$var wire 1 m3 a [0] $end
$var wire 1 z3 b [3] $end
$var wire 1 {3 b [2] $end
$var wire 1 |3 b [1] $end
$var wire 1 }3 b [0] $end
$var wire 1 1z c_in $end
$var wire 1 Ez bit0_c $end
$var wire 1 Fz bit1_c $end
$var wire 1 Gz bit2_c $end

$scope module bit0 $end
$var wire 1 O4 s $end
$var wire 1 Ez c_out $end
$var wire 1 m3 a $end
$var wire 1 }3 b $end
$var wire 1 1z c_in $end
$var wire 1 Hz sumXOR $end
$var wire 1 Iz AB_nand $end
$var wire 1 Jz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Hz out $end
$var wire 1 m3 in1 $end
$var wire 1 }3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 O4 out $end
$var wire 1 Hz in1 $end
$var wire 1 1z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Iz out $end
$var wire 1 m3 in1 $end
$var wire 1 }3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Jz out $end
$var wire 1 Hz in1 $end
$var wire 1 1z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Ez out $end
$var wire 1 Jz in1 $end
$var wire 1 Iz in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 N4 s $end
$var wire 1 Fz c_out $end
$var wire 1 l3 a $end
$var wire 1 |3 b $end
$var wire 1 Ez c_in $end
$var wire 1 Kz sumXOR $end
$var wire 1 Lz AB_nand $end
$var wire 1 Mz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Kz out $end
$var wire 1 l3 in1 $end
$var wire 1 |3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 N4 out $end
$var wire 1 Kz in1 $end
$var wire 1 Ez in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Lz out $end
$var wire 1 l3 in1 $end
$var wire 1 |3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Mz out $end
$var wire 1 Kz in1 $end
$var wire 1 Ez in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Fz out $end
$var wire 1 Mz in1 $end
$var wire 1 Lz in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 M4 s $end
$var wire 1 Gz c_out $end
$var wire 1 k3 a $end
$var wire 1 {3 b $end
$var wire 1 Fz c_in $end
$var wire 1 Nz sumXOR $end
$var wire 1 Oz AB_nand $end
$var wire 1 Pz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Nz out $end
$var wire 1 k3 in1 $end
$var wire 1 {3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 M4 out $end
$var wire 1 Nz in1 $end
$var wire 1 Fz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Oz out $end
$var wire 1 k3 in1 $end
$var wire 1 {3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Pz out $end
$var wire 1 Nz in1 $end
$var wire 1 Fz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Gz out $end
$var wire 1 Pz in1 $end
$var wire 1 Oz in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 L4 s $end
$var wire 1 2z c_out $end
$var wire 1 j3 a $end
$var wire 1 z3 b $end
$var wire 1 Gz c_in $end
$var wire 1 Qz sumXOR $end
$var wire 1 Rz AB_nand $end
$var wire 1 Sz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Qz out $end
$var wire 1 j3 in1 $end
$var wire 1 z3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 L4 out $end
$var wire 1 Qz in1 $end
$var wire 1 Gz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Rz out $end
$var wire 1 j3 in1 $end
$var wire 1 z3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Sz out $end
$var wire 1 Qz in1 $end
$var wire 1 Gz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 2z out $end
$var wire 1 Sz in1 $end
$var wire 1 Rz in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 Tz N $end
$var wire 1 H4 sum [3] $end
$var wire 1 I4 sum [2] $end
$var wire 1 J4 sum [1] $end
$var wire 1 K4 sum [0] $end
$var wire 1 3z c_out $end
$var wire 1 f3 a [3] $end
$var wire 1 g3 a [2] $end
$var wire 1 h3 a [1] $end
$var wire 1 i3 a [0] $end
$var wire 1 v3 b [3] $end
$var wire 1 w3 b [2] $end
$var wire 1 x3 b [1] $end
$var wire 1 y3 b [0] $end
$var wire 1 2z c_in $end
$var wire 1 Uz bit0_c $end
$var wire 1 Vz bit1_c $end
$var wire 1 Wz bit2_c $end

$scope module bit0 $end
$var wire 1 K4 s $end
$var wire 1 Uz c_out $end
$var wire 1 i3 a $end
$var wire 1 y3 b $end
$var wire 1 2z c_in $end
$var wire 1 Xz sumXOR $end
$var wire 1 Yz AB_nand $end
$var wire 1 Zz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Xz out $end
$var wire 1 i3 in1 $end
$var wire 1 y3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 K4 out $end
$var wire 1 Xz in1 $end
$var wire 1 2z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Yz out $end
$var wire 1 i3 in1 $end
$var wire 1 y3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Zz out $end
$var wire 1 Xz in1 $end
$var wire 1 2z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Uz out $end
$var wire 1 Zz in1 $end
$var wire 1 Yz in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 J4 s $end
$var wire 1 Vz c_out $end
$var wire 1 h3 a $end
$var wire 1 x3 b $end
$var wire 1 Uz c_in $end
$var wire 1 [z sumXOR $end
$var wire 1 \z AB_nand $end
$var wire 1 ]z AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 [z out $end
$var wire 1 h3 in1 $end
$var wire 1 x3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 J4 out $end
$var wire 1 [z in1 $end
$var wire 1 Uz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 \z out $end
$var wire 1 h3 in1 $end
$var wire 1 x3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ]z out $end
$var wire 1 [z in1 $end
$var wire 1 Uz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Vz out $end
$var wire 1 ]z in1 $end
$var wire 1 \z in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 I4 s $end
$var wire 1 Wz c_out $end
$var wire 1 g3 a $end
$var wire 1 w3 b $end
$var wire 1 Vz c_in $end
$var wire 1 ^z sumXOR $end
$var wire 1 _z AB_nand $end
$var wire 1 `z AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ^z out $end
$var wire 1 g3 in1 $end
$var wire 1 w3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 I4 out $end
$var wire 1 ^z in1 $end
$var wire 1 Vz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 _z out $end
$var wire 1 g3 in1 $end
$var wire 1 w3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 `z out $end
$var wire 1 ^z in1 $end
$var wire 1 Vz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Wz out $end
$var wire 1 `z in1 $end
$var wire 1 _z in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 H4 s $end
$var wire 1 3z c_out $end
$var wire 1 f3 a $end
$var wire 1 v3 b $end
$var wire 1 Wz c_in $end
$var wire 1 az sumXOR $end
$var wire 1 bz AB_nand $end
$var wire 1 cz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 az out $end
$var wire 1 f3 in1 $end
$var wire 1 v3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 H4 out $end
$var wire 1 az in1 $end
$var wire 1 Wz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 bz out $end
$var wire 1 f3 in1 $end
$var wire 1 v3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 cz out $end
$var wire 1 az in1 $end
$var wire 1 Wz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 3z out $end
$var wire 1 cz in1 $end
$var wire 1 bz in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 dz N $end
$var wire 1 D4 sum [3] $end
$var wire 1 E4 sum [2] $end
$var wire 1 F4 sum [1] $end
$var wire 1 G4 sum [0] $end
$var wire 1 :2 c_out $end
$var wire 1 b3 a [3] $end
$var wire 1 c3 a [2] $end
$var wire 1 d3 a [1] $end
$var wire 1 e3 a [0] $end
$var wire 1 r3 b [3] $end
$var wire 1 s3 b [2] $end
$var wire 1 t3 b [1] $end
$var wire 1 u3 b [0] $end
$var wire 1 3z c_in $end
$var wire 1 ez bit0_c $end
$var wire 1 fz bit1_c $end
$var wire 1 gz bit2_c $end

$scope module bit0 $end
$var wire 1 G4 s $end
$var wire 1 ez c_out $end
$var wire 1 e3 a $end
$var wire 1 u3 b $end
$var wire 1 3z c_in $end
$var wire 1 hz sumXOR $end
$var wire 1 iz AB_nand $end
$var wire 1 jz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 hz out $end
$var wire 1 e3 in1 $end
$var wire 1 u3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 G4 out $end
$var wire 1 hz in1 $end
$var wire 1 3z in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 iz out $end
$var wire 1 e3 in1 $end
$var wire 1 u3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 jz out $end
$var wire 1 hz in1 $end
$var wire 1 3z in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ez out $end
$var wire 1 jz in1 $end
$var wire 1 iz in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 F4 s $end
$var wire 1 fz c_out $end
$var wire 1 d3 a $end
$var wire 1 t3 b $end
$var wire 1 ez c_in $end
$var wire 1 kz sumXOR $end
$var wire 1 lz AB_nand $end
$var wire 1 mz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 kz out $end
$var wire 1 d3 in1 $end
$var wire 1 t3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 F4 out $end
$var wire 1 kz in1 $end
$var wire 1 ez in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 lz out $end
$var wire 1 d3 in1 $end
$var wire 1 t3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 mz out $end
$var wire 1 kz in1 $end
$var wire 1 ez in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 fz out $end
$var wire 1 mz in1 $end
$var wire 1 lz in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 E4 s $end
$var wire 1 gz c_out $end
$var wire 1 c3 a $end
$var wire 1 s3 b $end
$var wire 1 fz c_in $end
$var wire 1 nz sumXOR $end
$var wire 1 oz AB_nand $end
$var wire 1 pz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 nz out $end
$var wire 1 c3 in1 $end
$var wire 1 s3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 E4 out $end
$var wire 1 nz in1 $end
$var wire 1 fz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 oz out $end
$var wire 1 c3 in1 $end
$var wire 1 s3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 pz out $end
$var wire 1 nz in1 $end
$var wire 1 fz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 gz out $end
$var wire 1 pz in1 $end
$var wire 1 oz in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 D4 s $end
$var wire 1 :2 c_out $end
$var wire 1 b3 a $end
$var wire 1 r3 b $end
$var wire 1 gz c_in $end
$var wire 1 qz sumXOR $end
$var wire 1 rz AB_nand $end
$var wire 1 sz AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 qz out $end
$var wire 1 b3 in1 $end
$var wire 1 r3 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 D4 out $end
$var wire 1 qz in1 $end
$var wire 1 gz in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 rz out $end
$var wire 1 b3 in1 $end
$var wire 1 r3 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 sz out $end
$var wire 1 qz in1 $end
$var wire 1 gz in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 :2 out $end
$var wire 1 sz in1 $end
$var wire 1 rz in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_4 $end
$var parameter 32 tz OPERAND_WIDTH $end
$var parameter 32 uz SHAMT_WIDTH $end
$var parameter 32 vz NUM_OPERATIONS $end
$var wire 1 b3 in [15] $end
$var wire 1 c3 in [14] $end
$var wire 1 d3 in [13] $end
$var wire 1 e3 in [12] $end
$var wire 1 f3 in [11] $end
$var wire 1 g3 in [10] $end
$var wire 1 h3 in [9] $end
$var wire 1 i3 in [8] $end
$var wire 1 j3 in [7] $end
$var wire 1 k3 in [6] $end
$var wire 1 l3 in [5] $end
$var wire 1 m3 in [4] $end
$var wire 1 n3 in [3] $end
$var wire 1 o3 in [2] $end
$var wire 1 p3 in [1] $end
$var wire 1 q3 in [0] $end
$var wire 1 ~3 shamt [3] $end
$var wire 1 !4 shamt [2] $end
$var wire 1 "4 shamt [1] $end
$var wire 1 #4 shamt [0] $end
$var wire 1 F5 out [15] $end
$var wire 1 G5 out [14] $end
$var wire 1 H5 out [13] $end
$var wire 1 I5 out [12] $end
$var wire 1 J5 out [11] $end
$var wire 1 K5 out [10] $end
$var wire 1 L5 out [9] $end
$var wire 1 M5 out [8] $end
$var wire 1 N5 out [7] $end
$var wire 1 O5 out [6] $end
$var wire 1 P5 out [5] $end
$var wire 1 Q5 out [4] $end
$var wire 1 R5 out [3] $end
$var wire 1 S5 out [2] $end
$var wire 1 T5 out [1] $end
$var wire 1 U5 out [0] $end
$var wire 1 wz shift1 [15] $end
$var wire 1 xz shift1 [14] $end
$var wire 1 yz shift1 [13] $end
$var wire 1 zz shift1 [12] $end
$var wire 1 {z shift1 [11] $end
$var wire 1 |z shift1 [10] $end
$var wire 1 }z shift1 [9] $end
$var wire 1 ~z shift1 [8] $end
$var wire 1 !{ shift1 [7] $end
$var wire 1 "{ shift1 [6] $end
$var wire 1 #{ shift1 [5] $end
$var wire 1 ${ shift1 [4] $end
$var wire 1 %{ shift1 [3] $end
$var wire 1 &{ shift1 [2] $end
$var wire 1 '{ shift1 [1] $end
$var wire 1 ({ shift1 [0] $end
$var wire 1 ){ shift2 [15] $end
$var wire 1 *{ shift2 [14] $end
$var wire 1 +{ shift2 [13] $end
$var wire 1 ,{ shift2 [12] $end
$var wire 1 -{ shift2 [11] $end
$var wire 1 .{ shift2 [10] $end
$var wire 1 /{ shift2 [9] $end
$var wire 1 0{ shift2 [8] $end
$var wire 1 1{ shift2 [7] $end
$var wire 1 2{ shift2 [6] $end
$var wire 1 3{ shift2 [5] $end
$var wire 1 4{ shift2 [4] $end
$var wire 1 5{ shift2 [3] $end
$var wire 1 6{ shift2 [2] $end
$var wire 1 7{ shift2 [1] $end
$var wire 1 8{ shift2 [0] $end
$var wire 1 9{ shift4 [15] $end
$var wire 1 :{ shift4 [14] $end
$var wire 1 ;{ shift4 [13] $end
$var wire 1 <{ shift4 [12] $end
$var wire 1 ={ shift4 [11] $end
$var wire 1 >{ shift4 [10] $end
$var wire 1 ?{ shift4 [9] $end
$var wire 1 @{ shift4 [8] $end
$var wire 1 A{ shift4 [7] $end
$var wire 1 B{ shift4 [6] $end
$var wire 1 C{ shift4 [5] $end
$var wire 1 D{ shift4 [4] $end
$var wire 1 E{ shift4 [3] $end
$var wire 1 F{ shift4 [2] $end
$var wire 1 G{ shift4 [1] $end
$var wire 1 H{ shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 %{ Out [3] $end
$var wire 1 &{ Out [2] $end
$var wire 1 '{ Out [1] $end
$var wire 1 ({ Out [0] $end
$var wire 1 I{ S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 n3 InpA [3] $end
$var wire 1 o3 InpA [2] $end
$var wire 1 p3 InpA [1] $end
$var wire 1 q3 InpA [0] $end
$var wire 1 m3 InpB [3] $end
$var wire 1 n3 InpB [2] $end
$var wire 1 o3 InpB [1] $end
$var wire 1 p3 InpB [0] $end
$var wire 1 J{ InpC [3] $end
$var wire 1 K{ InpC [2] $end
$var wire 1 L{ InpC [1] $end
$var wire 1 M{ InpC [0] $end
$var wire 1 N{ InpD [3] $end
$var wire 1 O{ InpD [2] $end
$var wire 1 P{ InpD [1] $end
$var wire 1 Q{ InpD [0] $end
$var wire 1 R{ stage1_1_bit0 $end
$var wire 1 S{ stage1_2_bit0 $end
$var wire 1 T{ stage1_1_bit1 $end
$var wire 1 U{ stage1_2_bit1 $end
$var wire 1 V{ stage1_1_bit2 $end
$var wire 1 W{ stage1_2_bit2 $end
$var wire 1 X{ stage1_1_bit3 $end
$var wire 1 Y{ stage1_2_bit4 $end
$var wire 1 Z{ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 R{ Out $end
$var wire 1 #4 S $end
$var wire 1 q3 InpA $end
$var wire 1 p3 InpB $end
$var wire 1 [{ notS $end
$var wire 1 \{ nand1 $end
$var wire 1 ]{ nand2 $end
$var wire 1 ^{ inputA $end
$var wire 1 _{ inputB $end
$var wire 1 `{ final_not $end

$scope module S_not $end
$var wire 1 [{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \{ out $end
$var wire 1 [{ in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^{ out $end
$var wire 1 \{ in1 $end
$var wire 1 \{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]{ out $end
$var wire 1 #4 in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _{ out $end
$var wire 1 ]{ in1 $end
$var wire 1 ]{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `{ out $end
$var wire 1 ^{ in1 $end
$var wire 1 _{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R{ out $end
$var wire 1 `{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 T{ Out $end
$var wire 1 #4 S $end
$var wire 1 p3 InpA $end
$var wire 1 o3 InpB $end
$var wire 1 a{ notS $end
$var wire 1 b{ nand1 $end
$var wire 1 c{ nand2 $end
$var wire 1 d{ inputA $end
$var wire 1 e{ inputB $end
$var wire 1 f{ final_not $end

$scope module S_not $end
$var wire 1 a{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b{ out $end
$var wire 1 a{ in1 $end
$var wire 1 p3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d{ out $end
$var wire 1 b{ in1 $end
$var wire 1 b{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c{ out $end
$var wire 1 #4 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e{ out $end
$var wire 1 c{ in1 $end
$var wire 1 c{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f{ out $end
$var wire 1 d{ in1 $end
$var wire 1 e{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T{ out $end
$var wire 1 f{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 V{ Out $end
$var wire 1 #4 S $end
$var wire 1 o3 InpA $end
$var wire 1 n3 InpB $end
$var wire 1 g{ notS $end
$var wire 1 h{ nand1 $end
$var wire 1 i{ nand2 $end
$var wire 1 j{ inputA $end
$var wire 1 k{ inputB $end
$var wire 1 l{ final_not $end

$scope module S_not $end
$var wire 1 g{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h{ out $end
$var wire 1 g{ in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j{ out $end
$var wire 1 h{ in1 $end
$var wire 1 h{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i{ out $end
$var wire 1 #4 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k{ out $end
$var wire 1 i{ in1 $end
$var wire 1 i{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l{ out $end
$var wire 1 j{ in1 $end
$var wire 1 k{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V{ out $end
$var wire 1 l{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 X{ Out $end
$var wire 1 #4 S $end
$var wire 1 n3 InpA $end
$var wire 1 m3 InpB $end
$var wire 1 m{ notS $end
$var wire 1 n{ nand1 $end
$var wire 1 o{ nand2 $end
$var wire 1 p{ inputA $end
$var wire 1 q{ inputB $end
$var wire 1 r{ final_not $end

$scope module S_not $end
$var wire 1 m{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n{ out $end
$var wire 1 m{ in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p{ out $end
$var wire 1 n{ in1 $end
$var wire 1 n{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o{ out $end
$var wire 1 #4 in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q{ out $end
$var wire 1 o{ in1 $end
$var wire 1 o{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r{ out $end
$var wire 1 p{ in1 $end
$var wire 1 q{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X{ out $end
$var wire 1 r{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 S{ Out $end
$var wire 1 #4 S $end
$var wire 1 M{ InpA $end
$var wire 1 Q{ InpB $end
$var wire 1 s{ notS $end
$var wire 1 t{ nand1 $end
$var wire 1 u{ nand2 $end
$var wire 1 v{ inputA $end
$var wire 1 w{ inputB $end
$var wire 1 x{ final_not $end

$scope module S_not $end
$var wire 1 s{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t{ out $end
$var wire 1 s{ in1 $end
$var wire 1 M{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v{ out $end
$var wire 1 t{ in1 $end
$var wire 1 t{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u{ out $end
$var wire 1 #4 in1 $end
$var wire 1 Q{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w{ out $end
$var wire 1 u{ in1 $end
$var wire 1 u{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x{ out $end
$var wire 1 v{ in1 $end
$var wire 1 w{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S{ out $end
$var wire 1 x{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 U{ Out $end
$var wire 1 #4 S $end
$var wire 1 L{ InpA $end
$var wire 1 P{ InpB $end
$var wire 1 y{ notS $end
$var wire 1 z{ nand1 $end
$var wire 1 {{ nand2 $end
$var wire 1 |{ inputA $end
$var wire 1 }{ inputB $end
$var wire 1 ~{ final_not $end

$scope module S_not $end
$var wire 1 y{ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z{ out $end
$var wire 1 y{ in1 $end
$var wire 1 L{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |{ out $end
$var wire 1 z{ in1 $end
$var wire 1 z{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {{ out $end
$var wire 1 #4 in1 $end
$var wire 1 P{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }{ out $end
$var wire 1 {{ in1 $end
$var wire 1 {{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~{ out $end
$var wire 1 |{ in1 $end
$var wire 1 }{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U{ out $end
$var wire 1 ~{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 W{ Out $end
$var wire 1 #4 S $end
$var wire 1 K{ InpA $end
$var wire 1 O{ InpB $end
$var wire 1 !| notS $end
$var wire 1 "| nand1 $end
$var wire 1 #| nand2 $end
$var wire 1 $| inputA $end
$var wire 1 %| inputB $end
$var wire 1 &| final_not $end

$scope module S_not $end
$var wire 1 !| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "| out $end
$var wire 1 !| in1 $end
$var wire 1 K{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $| out $end
$var wire 1 "| in1 $end
$var wire 1 "| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #| out $end
$var wire 1 #4 in1 $end
$var wire 1 O{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %| out $end
$var wire 1 #| in1 $end
$var wire 1 #| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &| out $end
$var wire 1 $| in1 $end
$var wire 1 %| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W{ out $end
$var wire 1 &| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Z{ Out $end
$var wire 1 #4 S $end
$var wire 1 J{ InpA $end
$var wire 1 N{ InpB $end
$var wire 1 '| notS $end
$var wire 1 (| nand1 $end
$var wire 1 )| nand2 $end
$var wire 1 *| inputA $end
$var wire 1 +| inputB $end
$var wire 1 ,| final_not $end

$scope module S_not $end
$var wire 1 '| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (| out $end
$var wire 1 '| in1 $end
$var wire 1 J{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *| out $end
$var wire 1 (| in1 $end
$var wire 1 (| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )| out $end
$var wire 1 #4 in1 $end
$var wire 1 N{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +| out $end
$var wire 1 )| in1 $end
$var wire 1 )| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,| out $end
$var wire 1 *| in1 $end
$var wire 1 +| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z{ out $end
$var wire 1 ,| in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ({ Out $end
$var wire 1 I{ S $end
$var wire 1 R{ InpA $end
$var wire 1 S{ InpB $end
$var wire 1 -| notS $end
$var wire 1 .| nand1 $end
$var wire 1 /| nand2 $end
$var wire 1 0| inputA $end
$var wire 1 1| inputB $end
$var wire 1 2| final_not $end

$scope module S_not $end
$var wire 1 -| out $end
$var wire 1 I{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .| out $end
$var wire 1 -| in1 $end
$var wire 1 R{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0| out $end
$var wire 1 .| in1 $end
$var wire 1 .| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /| out $end
$var wire 1 I{ in1 $end
$var wire 1 S{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1| out $end
$var wire 1 /| in1 $end
$var wire 1 /| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2| out $end
$var wire 1 0| in1 $end
$var wire 1 1| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ({ out $end
$var wire 1 2| in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 '{ Out $end
$var wire 1 I{ S $end
$var wire 1 T{ InpA $end
$var wire 1 U{ InpB $end
$var wire 1 3| notS $end
$var wire 1 4| nand1 $end
$var wire 1 5| nand2 $end
$var wire 1 6| inputA $end
$var wire 1 7| inputB $end
$var wire 1 8| final_not $end

$scope module S_not $end
$var wire 1 3| out $end
$var wire 1 I{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4| out $end
$var wire 1 3| in1 $end
$var wire 1 T{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6| out $end
$var wire 1 4| in1 $end
$var wire 1 4| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5| out $end
$var wire 1 I{ in1 $end
$var wire 1 U{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7| out $end
$var wire 1 5| in1 $end
$var wire 1 5| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8| out $end
$var wire 1 6| in1 $end
$var wire 1 7| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '{ out $end
$var wire 1 8| in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 &{ Out $end
$var wire 1 I{ S $end
$var wire 1 V{ InpA $end
$var wire 1 W{ InpB $end
$var wire 1 9| notS $end
$var wire 1 :| nand1 $end
$var wire 1 ;| nand2 $end
$var wire 1 <| inputA $end
$var wire 1 =| inputB $end
$var wire 1 >| final_not $end

$scope module S_not $end
$var wire 1 9| out $end
$var wire 1 I{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :| out $end
$var wire 1 9| in1 $end
$var wire 1 V{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <| out $end
$var wire 1 :| in1 $end
$var wire 1 :| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;| out $end
$var wire 1 I{ in1 $end
$var wire 1 W{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =| out $end
$var wire 1 ;| in1 $end
$var wire 1 ;| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >| out $end
$var wire 1 <| in1 $end
$var wire 1 =| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &{ out $end
$var wire 1 >| in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 %{ Out $end
$var wire 1 I{ S $end
$var wire 1 X{ InpA $end
$var wire 1 Z{ InpB $end
$var wire 1 ?| notS $end
$var wire 1 @| nand1 $end
$var wire 1 A| nand2 $end
$var wire 1 B| inputA $end
$var wire 1 C| inputB $end
$var wire 1 D| final_not $end

$scope module S_not $end
$var wire 1 ?| out $end
$var wire 1 I{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @| out $end
$var wire 1 ?| in1 $end
$var wire 1 X{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B| out $end
$var wire 1 @| in1 $end
$var wire 1 @| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A| out $end
$var wire 1 I{ in1 $end
$var wire 1 Z{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C| out $end
$var wire 1 A| in1 $end
$var wire 1 A| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D| out $end
$var wire 1 B| in1 $end
$var wire 1 C| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %{ out $end
$var wire 1 D| in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 !{ Out [3] $end
$var wire 1 "{ Out [2] $end
$var wire 1 #{ Out [1] $end
$var wire 1 ${ Out [0] $end
$var wire 1 E| S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 j3 InpA [3] $end
$var wire 1 k3 InpA [2] $end
$var wire 1 l3 InpA [1] $end
$var wire 1 m3 InpA [0] $end
$var wire 1 i3 InpB [3] $end
$var wire 1 j3 InpB [2] $end
$var wire 1 k3 InpB [1] $end
$var wire 1 l3 InpB [0] $end
$var wire 1 F| InpC [3] $end
$var wire 1 G| InpC [2] $end
$var wire 1 H| InpC [1] $end
$var wire 1 I| InpC [0] $end
$var wire 1 J| InpD [3] $end
$var wire 1 K| InpD [2] $end
$var wire 1 L| InpD [1] $end
$var wire 1 M| InpD [0] $end
$var wire 1 N| stage1_1_bit0 $end
$var wire 1 O| stage1_2_bit0 $end
$var wire 1 P| stage1_1_bit1 $end
$var wire 1 Q| stage1_2_bit1 $end
$var wire 1 R| stage1_1_bit2 $end
$var wire 1 S| stage1_2_bit2 $end
$var wire 1 T| stage1_1_bit3 $end
$var wire 1 U| stage1_2_bit4 $end
$var wire 1 V| stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 N| Out $end
$var wire 1 #4 S $end
$var wire 1 m3 InpA $end
$var wire 1 l3 InpB $end
$var wire 1 W| notS $end
$var wire 1 X| nand1 $end
$var wire 1 Y| nand2 $end
$var wire 1 Z| inputA $end
$var wire 1 [| inputB $end
$var wire 1 \| final_not $end

$scope module S_not $end
$var wire 1 W| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X| out $end
$var wire 1 W| in1 $end
$var wire 1 m3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z| out $end
$var wire 1 X| in1 $end
$var wire 1 X| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y| out $end
$var wire 1 #4 in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [| out $end
$var wire 1 Y| in1 $end
$var wire 1 Y| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \| out $end
$var wire 1 Z| in1 $end
$var wire 1 [| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N| out $end
$var wire 1 \| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 P| Out $end
$var wire 1 #4 S $end
$var wire 1 l3 InpA $end
$var wire 1 k3 InpB $end
$var wire 1 ]| notS $end
$var wire 1 ^| nand1 $end
$var wire 1 _| nand2 $end
$var wire 1 `| inputA $end
$var wire 1 a| inputB $end
$var wire 1 b| final_not $end

$scope module S_not $end
$var wire 1 ]| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^| out $end
$var wire 1 ]| in1 $end
$var wire 1 l3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `| out $end
$var wire 1 ^| in1 $end
$var wire 1 ^| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _| out $end
$var wire 1 #4 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a| out $end
$var wire 1 _| in1 $end
$var wire 1 _| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b| out $end
$var wire 1 `| in1 $end
$var wire 1 a| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P| out $end
$var wire 1 b| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 R| Out $end
$var wire 1 #4 S $end
$var wire 1 k3 InpA $end
$var wire 1 j3 InpB $end
$var wire 1 c| notS $end
$var wire 1 d| nand1 $end
$var wire 1 e| nand2 $end
$var wire 1 f| inputA $end
$var wire 1 g| inputB $end
$var wire 1 h| final_not $end

$scope module S_not $end
$var wire 1 c| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d| out $end
$var wire 1 c| in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f| out $end
$var wire 1 d| in1 $end
$var wire 1 d| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e| out $end
$var wire 1 #4 in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g| out $end
$var wire 1 e| in1 $end
$var wire 1 e| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h| out $end
$var wire 1 f| in1 $end
$var wire 1 g| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R| out $end
$var wire 1 h| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 T| Out $end
$var wire 1 #4 S $end
$var wire 1 j3 InpA $end
$var wire 1 i3 InpB $end
$var wire 1 i| notS $end
$var wire 1 j| nand1 $end
$var wire 1 k| nand2 $end
$var wire 1 l| inputA $end
$var wire 1 m| inputB $end
$var wire 1 n| final_not $end

$scope module S_not $end
$var wire 1 i| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j| out $end
$var wire 1 i| in1 $end
$var wire 1 j3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l| out $end
$var wire 1 j| in1 $end
$var wire 1 j| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k| out $end
$var wire 1 #4 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m| out $end
$var wire 1 k| in1 $end
$var wire 1 k| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n| out $end
$var wire 1 l| in1 $end
$var wire 1 m| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T| out $end
$var wire 1 n| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 O| Out $end
$var wire 1 #4 S $end
$var wire 1 I| InpA $end
$var wire 1 M| InpB $end
$var wire 1 o| notS $end
$var wire 1 p| nand1 $end
$var wire 1 q| nand2 $end
$var wire 1 r| inputA $end
$var wire 1 s| inputB $end
$var wire 1 t| final_not $end

$scope module S_not $end
$var wire 1 o| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p| out $end
$var wire 1 o| in1 $end
$var wire 1 I| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r| out $end
$var wire 1 p| in1 $end
$var wire 1 p| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q| out $end
$var wire 1 #4 in1 $end
$var wire 1 M| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s| out $end
$var wire 1 q| in1 $end
$var wire 1 q| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t| out $end
$var wire 1 r| in1 $end
$var wire 1 s| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O| out $end
$var wire 1 t| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Q| Out $end
$var wire 1 #4 S $end
$var wire 1 H| InpA $end
$var wire 1 L| InpB $end
$var wire 1 u| notS $end
$var wire 1 v| nand1 $end
$var wire 1 w| nand2 $end
$var wire 1 x| inputA $end
$var wire 1 y| inputB $end
$var wire 1 z| final_not $end

$scope module S_not $end
$var wire 1 u| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v| out $end
$var wire 1 u| in1 $end
$var wire 1 H| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x| out $end
$var wire 1 v| in1 $end
$var wire 1 v| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w| out $end
$var wire 1 #4 in1 $end
$var wire 1 L| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y| out $end
$var wire 1 w| in1 $end
$var wire 1 w| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z| out $end
$var wire 1 x| in1 $end
$var wire 1 y| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q| out $end
$var wire 1 z| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 S| Out $end
$var wire 1 #4 S $end
$var wire 1 G| InpA $end
$var wire 1 K| InpB $end
$var wire 1 {| notS $end
$var wire 1 || nand1 $end
$var wire 1 }| nand2 $end
$var wire 1 ~| inputA $end
$var wire 1 !} inputB $end
$var wire 1 "} final_not $end

$scope module S_not $end
$var wire 1 {| out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 || out $end
$var wire 1 {| in1 $end
$var wire 1 G| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~| out $end
$var wire 1 || in1 $end
$var wire 1 || in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }| out $end
$var wire 1 #4 in1 $end
$var wire 1 K| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !} out $end
$var wire 1 }| in1 $end
$var wire 1 }| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "} out $end
$var wire 1 ~| in1 $end
$var wire 1 !} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S| out $end
$var wire 1 "} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 V| Out $end
$var wire 1 #4 S $end
$var wire 1 F| InpA $end
$var wire 1 J| InpB $end
$var wire 1 #} notS $end
$var wire 1 $} nand1 $end
$var wire 1 %} nand2 $end
$var wire 1 &} inputA $end
$var wire 1 '} inputB $end
$var wire 1 (} final_not $end

$scope module S_not $end
$var wire 1 #} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $} out $end
$var wire 1 #} in1 $end
$var wire 1 F| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &} out $end
$var wire 1 $} in1 $end
$var wire 1 $} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %} out $end
$var wire 1 #4 in1 $end
$var wire 1 J| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '} out $end
$var wire 1 %} in1 $end
$var wire 1 %} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (} out $end
$var wire 1 &} in1 $end
$var wire 1 '} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V| out $end
$var wire 1 (} in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ${ Out $end
$var wire 1 E| S $end
$var wire 1 N| InpA $end
$var wire 1 O| InpB $end
$var wire 1 )} notS $end
$var wire 1 *} nand1 $end
$var wire 1 +} nand2 $end
$var wire 1 ,} inputA $end
$var wire 1 -} inputB $end
$var wire 1 .} final_not $end

$scope module S_not $end
$var wire 1 )} out $end
$var wire 1 E| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *} out $end
$var wire 1 )} in1 $end
$var wire 1 N| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,} out $end
$var wire 1 *} in1 $end
$var wire 1 *} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +} out $end
$var wire 1 E| in1 $end
$var wire 1 O| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -} out $end
$var wire 1 +} in1 $end
$var wire 1 +} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .} out $end
$var wire 1 ,} in1 $end
$var wire 1 -} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ${ out $end
$var wire 1 .} in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 #{ Out $end
$var wire 1 E| S $end
$var wire 1 P| InpA $end
$var wire 1 Q| InpB $end
$var wire 1 /} notS $end
$var wire 1 0} nand1 $end
$var wire 1 1} nand2 $end
$var wire 1 2} inputA $end
$var wire 1 3} inputB $end
$var wire 1 4} final_not $end

$scope module S_not $end
$var wire 1 /} out $end
$var wire 1 E| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0} out $end
$var wire 1 /} in1 $end
$var wire 1 P| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2} out $end
$var wire 1 0} in1 $end
$var wire 1 0} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1} out $end
$var wire 1 E| in1 $end
$var wire 1 Q| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3} out $end
$var wire 1 1} in1 $end
$var wire 1 1} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4} out $end
$var wire 1 2} in1 $end
$var wire 1 3} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #{ out $end
$var wire 1 4} in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 "{ Out $end
$var wire 1 E| S $end
$var wire 1 R| InpA $end
$var wire 1 S| InpB $end
$var wire 1 5} notS $end
$var wire 1 6} nand1 $end
$var wire 1 7} nand2 $end
$var wire 1 8} inputA $end
$var wire 1 9} inputB $end
$var wire 1 :} final_not $end

$scope module S_not $end
$var wire 1 5} out $end
$var wire 1 E| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6} out $end
$var wire 1 5} in1 $end
$var wire 1 R| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8} out $end
$var wire 1 6} in1 $end
$var wire 1 6} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7} out $end
$var wire 1 E| in1 $end
$var wire 1 S| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9} out $end
$var wire 1 7} in1 $end
$var wire 1 7} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :} out $end
$var wire 1 8} in1 $end
$var wire 1 9} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "{ out $end
$var wire 1 :} in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 !{ Out $end
$var wire 1 E| S $end
$var wire 1 T| InpA $end
$var wire 1 V| InpB $end
$var wire 1 ;} notS $end
$var wire 1 <} nand1 $end
$var wire 1 =} nand2 $end
$var wire 1 >} inputA $end
$var wire 1 ?} inputB $end
$var wire 1 @} final_not $end

$scope module S_not $end
$var wire 1 ;} out $end
$var wire 1 E| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <} out $end
$var wire 1 ;} in1 $end
$var wire 1 T| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >} out $end
$var wire 1 <} in1 $end
$var wire 1 <} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =} out $end
$var wire 1 E| in1 $end
$var wire 1 V| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?} out $end
$var wire 1 =} in1 $end
$var wire 1 =} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @} out $end
$var wire 1 >} in1 $end
$var wire 1 ?} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !{ out $end
$var wire 1 @} in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 {z Out [3] $end
$var wire 1 |z Out [2] $end
$var wire 1 }z Out [1] $end
$var wire 1 ~z Out [0] $end
$var wire 1 A} S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 f3 InpA [3] $end
$var wire 1 g3 InpA [2] $end
$var wire 1 h3 InpA [1] $end
$var wire 1 i3 InpA [0] $end
$var wire 1 e3 InpB [3] $end
$var wire 1 f3 InpB [2] $end
$var wire 1 g3 InpB [1] $end
$var wire 1 h3 InpB [0] $end
$var wire 1 B} InpC [3] $end
$var wire 1 C} InpC [2] $end
$var wire 1 D} InpC [1] $end
$var wire 1 E} InpC [0] $end
$var wire 1 F} InpD [3] $end
$var wire 1 G} InpD [2] $end
$var wire 1 H} InpD [1] $end
$var wire 1 I} InpD [0] $end
$var wire 1 J} stage1_1_bit0 $end
$var wire 1 K} stage1_2_bit0 $end
$var wire 1 L} stage1_1_bit1 $end
$var wire 1 M} stage1_2_bit1 $end
$var wire 1 N} stage1_1_bit2 $end
$var wire 1 O} stage1_2_bit2 $end
$var wire 1 P} stage1_1_bit3 $end
$var wire 1 Q} stage1_2_bit4 $end
$var wire 1 R} stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 J} Out $end
$var wire 1 #4 S $end
$var wire 1 i3 InpA $end
$var wire 1 h3 InpB $end
$var wire 1 S} notS $end
$var wire 1 T} nand1 $end
$var wire 1 U} nand2 $end
$var wire 1 V} inputA $end
$var wire 1 W} inputB $end
$var wire 1 X} final_not $end

$scope module S_not $end
$var wire 1 S} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T} out $end
$var wire 1 S} in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V} out $end
$var wire 1 T} in1 $end
$var wire 1 T} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U} out $end
$var wire 1 #4 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W} out $end
$var wire 1 U} in1 $end
$var wire 1 U} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X} out $end
$var wire 1 V} in1 $end
$var wire 1 W} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J} out $end
$var wire 1 X} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 L} Out $end
$var wire 1 #4 S $end
$var wire 1 h3 InpA $end
$var wire 1 g3 InpB $end
$var wire 1 Y} notS $end
$var wire 1 Z} nand1 $end
$var wire 1 [} nand2 $end
$var wire 1 \} inputA $end
$var wire 1 ]} inputB $end
$var wire 1 ^} final_not $end

$scope module S_not $end
$var wire 1 Y} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z} out $end
$var wire 1 Y} in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \} out $end
$var wire 1 Z} in1 $end
$var wire 1 Z} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [} out $end
$var wire 1 #4 in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]} out $end
$var wire 1 [} in1 $end
$var wire 1 [} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^} out $end
$var wire 1 \} in1 $end
$var wire 1 ]} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L} out $end
$var wire 1 ^} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 N} Out $end
$var wire 1 #4 S $end
$var wire 1 g3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 _} notS $end
$var wire 1 `} nand1 $end
$var wire 1 a} nand2 $end
$var wire 1 b} inputA $end
$var wire 1 c} inputB $end
$var wire 1 d} final_not $end

$scope module S_not $end
$var wire 1 _} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `} out $end
$var wire 1 _} in1 $end
$var wire 1 g3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b} out $end
$var wire 1 `} in1 $end
$var wire 1 `} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a} out $end
$var wire 1 #4 in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c} out $end
$var wire 1 a} in1 $end
$var wire 1 a} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d} out $end
$var wire 1 b} in1 $end
$var wire 1 c} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N} out $end
$var wire 1 d} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 P} Out $end
$var wire 1 #4 S $end
$var wire 1 f3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 e} notS $end
$var wire 1 f} nand1 $end
$var wire 1 g} nand2 $end
$var wire 1 h} inputA $end
$var wire 1 i} inputB $end
$var wire 1 j} final_not $end

$scope module S_not $end
$var wire 1 e} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f} out $end
$var wire 1 e} in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h} out $end
$var wire 1 f} in1 $end
$var wire 1 f} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g} out $end
$var wire 1 #4 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i} out $end
$var wire 1 g} in1 $end
$var wire 1 g} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j} out $end
$var wire 1 h} in1 $end
$var wire 1 i} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P} out $end
$var wire 1 j} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 K} Out $end
$var wire 1 #4 S $end
$var wire 1 E} InpA $end
$var wire 1 I} InpB $end
$var wire 1 k} notS $end
$var wire 1 l} nand1 $end
$var wire 1 m} nand2 $end
$var wire 1 n} inputA $end
$var wire 1 o} inputB $end
$var wire 1 p} final_not $end

$scope module S_not $end
$var wire 1 k} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l} out $end
$var wire 1 k} in1 $end
$var wire 1 E} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n} out $end
$var wire 1 l} in1 $end
$var wire 1 l} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m} out $end
$var wire 1 #4 in1 $end
$var wire 1 I} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o} out $end
$var wire 1 m} in1 $end
$var wire 1 m} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p} out $end
$var wire 1 n} in1 $end
$var wire 1 o} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K} out $end
$var wire 1 p} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 M} Out $end
$var wire 1 #4 S $end
$var wire 1 D} InpA $end
$var wire 1 H} InpB $end
$var wire 1 q} notS $end
$var wire 1 r} nand1 $end
$var wire 1 s} nand2 $end
$var wire 1 t} inputA $end
$var wire 1 u} inputB $end
$var wire 1 v} final_not $end

$scope module S_not $end
$var wire 1 q} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r} out $end
$var wire 1 q} in1 $end
$var wire 1 D} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t} out $end
$var wire 1 r} in1 $end
$var wire 1 r} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s} out $end
$var wire 1 #4 in1 $end
$var wire 1 H} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u} out $end
$var wire 1 s} in1 $end
$var wire 1 s} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v} out $end
$var wire 1 t} in1 $end
$var wire 1 u} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M} out $end
$var wire 1 v} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 O} Out $end
$var wire 1 #4 S $end
$var wire 1 C} InpA $end
$var wire 1 G} InpB $end
$var wire 1 w} notS $end
$var wire 1 x} nand1 $end
$var wire 1 y} nand2 $end
$var wire 1 z} inputA $end
$var wire 1 {} inputB $end
$var wire 1 |} final_not $end

$scope module S_not $end
$var wire 1 w} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x} out $end
$var wire 1 w} in1 $end
$var wire 1 C} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z} out $end
$var wire 1 x} in1 $end
$var wire 1 x} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y} out $end
$var wire 1 #4 in1 $end
$var wire 1 G} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {} out $end
$var wire 1 y} in1 $end
$var wire 1 y} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |} out $end
$var wire 1 z} in1 $end
$var wire 1 {} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O} out $end
$var wire 1 |} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 R} Out $end
$var wire 1 #4 S $end
$var wire 1 B} InpA $end
$var wire 1 F} InpB $end
$var wire 1 }} notS $end
$var wire 1 ~} nand1 $end
$var wire 1 !~ nand2 $end
$var wire 1 "~ inputA $end
$var wire 1 #~ inputB $end
$var wire 1 $~ final_not $end

$scope module S_not $end
$var wire 1 }} out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~} out $end
$var wire 1 }} in1 $end
$var wire 1 B} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "~ out $end
$var wire 1 ~} in1 $end
$var wire 1 ~} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !~ out $end
$var wire 1 #4 in1 $end
$var wire 1 F} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #~ out $end
$var wire 1 !~ in1 $end
$var wire 1 !~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $~ out $end
$var wire 1 "~ in1 $end
$var wire 1 #~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R} out $end
$var wire 1 $~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ~z Out $end
$var wire 1 A} S $end
$var wire 1 J} InpA $end
$var wire 1 K} InpB $end
$var wire 1 %~ notS $end
$var wire 1 &~ nand1 $end
$var wire 1 '~ nand2 $end
$var wire 1 (~ inputA $end
$var wire 1 )~ inputB $end
$var wire 1 *~ final_not $end

$scope module S_not $end
$var wire 1 %~ out $end
$var wire 1 A} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &~ out $end
$var wire 1 %~ in1 $end
$var wire 1 J} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (~ out $end
$var wire 1 &~ in1 $end
$var wire 1 &~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '~ out $end
$var wire 1 A} in1 $end
$var wire 1 K} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )~ out $end
$var wire 1 '~ in1 $end
$var wire 1 '~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *~ out $end
$var wire 1 (~ in1 $end
$var wire 1 )~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~z out $end
$var wire 1 *~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 }z Out $end
$var wire 1 A} S $end
$var wire 1 L} InpA $end
$var wire 1 M} InpB $end
$var wire 1 +~ notS $end
$var wire 1 ,~ nand1 $end
$var wire 1 -~ nand2 $end
$var wire 1 .~ inputA $end
$var wire 1 /~ inputB $end
$var wire 1 0~ final_not $end

$scope module S_not $end
$var wire 1 +~ out $end
$var wire 1 A} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,~ out $end
$var wire 1 +~ in1 $end
$var wire 1 L} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .~ out $end
$var wire 1 ,~ in1 $end
$var wire 1 ,~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -~ out $end
$var wire 1 A} in1 $end
$var wire 1 M} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /~ out $end
$var wire 1 -~ in1 $end
$var wire 1 -~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0~ out $end
$var wire 1 .~ in1 $end
$var wire 1 /~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }z out $end
$var wire 1 0~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 |z Out $end
$var wire 1 A} S $end
$var wire 1 N} InpA $end
$var wire 1 O} InpB $end
$var wire 1 1~ notS $end
$var wire 1 2~ nand1 $end
$var wire 1 3~ nand2 $end
$var wire 1 4~ inputA $end
$var wire 1 5~ inputB $end
$var wire 1 6~ final_not $end

$scope module S_not $end
$var wire 1 1~ out $end
$var wire 1 A} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2~ out $end
$var wire 1 1~ in1 $end
$var wire 1 N} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4~ out $end
$var wire 1 2~ in1 $end
$var wire 1 2~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3~ out $end
$var wire 1 A} in1 $end
$var wire 1 O} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5~ out $end
$var wire 1 3~ in1 $end
$var wire 1 3~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6~ out $end
$var wire 1 4~ in1 $end
$var wire 1 5~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |z out $end
$var wire 1 6~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 {z Out $end
$var wire 1 A} S $end
$var wire 1 P} InpA $end
$var wire 1 R} InpB $end
$var wire 1 7~ notS $end
$var wire 1 8~ nand1 $end
$var wire 1 9~ nand2 $end
$var wire 1 :~ inputA $end
$var wire 1 ;~ inputB $end
$var wire 1 <~ final_not $end

$scope module S_not $end
$var wire 1 7~ out $end
$var wire 1 A} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8~ out $end
$var wire 1 7~ in1 $end
$var wire 1 P} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :~ out $end
$var wire 1 8~ in1 $end
$var wire 1 8~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9~ out $end
$var wire 1 A} in1 $end
$var wire 1 R} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;~ out $end
$var wire 1 9~ in1 $end
$var wire 1 9~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <~ out $end
$var wire 1 :~ in1 $end
$var wire 1 ;~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {z out $end
$var wire 1 <~ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 wz Out [3] $end
$var wire 1 xz Out [2] $end
$var wire 1 yz Out [1] $end
$var wire 1 zz Out [0] $end
$var wire 1 =~ S [1] $end
$var wire 1 #4 S [0] $end
$var wire 1 b3 InpA [3] $end
$var wire 1 c3 InpA [2] $end
$var wire 1 d3 InpA [1] $end
$var wire 1 e3 InpA [0] $end
$var wire 1 q3 InpB [3] $end
$var wire 1 b3 InpB [2] $end
$var wire 1 c3 InpB [1] $end
$var wire 1 d3 InpB [0] $end
$var wire 1 >~ InpC [3] $end
$var wire 1 ?~ InpC [2] $end
$var wire 1 @~ InpC [1] $end
$var wire 1 A~ InpC [0] $end
$var wire 1 B~ InpD [3] $end
$var wire 1 C~ InpD [2] $end
$var wire 1 D~ InpD [1] $end
$var wire 1 E~ InpD [0] $end
$var wire 1 F~ stage1_1_bit0 $end
$var wire 1 G~ stage1_2_bit0 $end
$var wire 1 H~ stage1_1_bit1 $end
$var wire 1 I~ stage1_2_bit1 $end
$var wire 1 J~ stage1_1_bit2 $end
$var wire 1 K~ stage1_2_bit2 $end
$var wire 1 L~ stage1_1_bit3 $end
$var wire 1 M~ stage1_2_bit4 $end
$var wire 1 N~ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 F~ Out $end
$var wire 1 #4 S $end
$var wire 1 e3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 O~ notS $end
$var wire 1 P~ nand1 $end
$var wire 1 Q~ nand2 $end
$var wire 1 R~ inputA $end
$var wire 1 S~ inputB $end
$var wire 1 T~ final_not $end

$scope module S_not $end
$var wire 1 O~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P~ out $end
$var wire 1 O~ in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R~ out $end
$var wire 1 P~ in1 $end
$var wire 1 P~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q~ out $end
$var wire 1 #4 in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S~ out $end
$var wire 1 Q~ in1 $end
$var wire 1 Q~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T~ out $end
$var wire 1 R~ in1 $end
$var wire 1 S~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F~ out $end
$var wire 1 T~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 H~ Out $end
$var wire 1 #4 S $end
$var wire 1 d3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 U~ notS $end
$var wire 1 V~ nand1 $end
$var wire 1 W~ nand2 $end
$var wire 1 X~ inputA $end
$var wire 1 Y~ inputB $end
$var wire 1 Z~ final_not $end

$scope module S_not $end
$var wire 1 U~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V~ out $end
$var wire 1 U~ in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X~ out $end
$var wire 1 V~ in1 $end
$var wire 1 V~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W~ out $end
$var wire 1 #4 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y~ out $end
$var wire 1 W~ in1 $end
$var wire 1 W~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z~ out $end
$var wire 1 X~ in1 $end
$var wire 1 Y~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H~ out $end
$var wire 1 Z~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 J~ Out $end
$var wire 1 #4 S $end
$var wire 1 c3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 [~ notS $end
$var wire 1 \~ nand1 $end
$var wire 1 ]~ nand2 $end
$var wire 1 ^~ inputA $end
$var wire 1 _~ inputB $end
$var wire 1 `~ final_not $end

$scope module S_not $end
$var wire 1 [~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \~ out $end
$var wire 1 [~ in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^~ out $end
$var wire 1 \~ in1 $end
$var wire 1 \~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]~ out $end
$var wire 1 #4 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _~ out $end
$var wire 1 ]~ in1 $end
$var wire 1 ]~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `~ out $end
$var wire 1 ^~ in1 $end
$var wire 1 _~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J~ out $end
$var wire 1 `~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 L~ Out $end
$var wire 1 #4 S $end
$var wire 1 b3 InpA $end
$var wire 1 q3 InpB $end
$var wire 1 a~ notS $end
$var wire 1 b~ nand1 $end
$var wire 1 c~ nand2 $end
$var wire 1 d~ inputA $end
$var wire 1 e~ inputB $end
$var wire 1 f~ final_not $end

$scope module S_not $end
$var wire 1 a~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b~ out $end
$var wire 1 a~ in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d~ out $end
$var wire 1 b~ in1 $end
$var wire 1 b~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c~ out $end
$var wire 1 #4 in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e~ out $end
$var wire 1 c~ in1 $end
$var wire 1 c~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f~ out $end
$var wire 1 d~ in1 $end
$var wire 1 e~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L~ out $end
$var wire 1 f~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 G~ Out $end
$var wire 1 #4 S $end
$var wire 1 A~ InpA $end
$var wire 1 E~ InpB $end
$var wire 1 g~ notS $end
$var wire 1 h~ nand1 $end
$var wire 1 i~ nand2 $end
$var wire 1 j~ inputA $end
$var wire 1 k~ inputB $end
$var wire 1 l~ final_not $end

$scope module S_not $end
$var wire 1 g~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h~ out $end
$var wire 1 g~ in1 $end
$var wire 1 A~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j~ out $end
$var wire 1 h~ in1 $end
$var wire 1 h~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i~ out $end
$var wire 1 #4 in1 $end
$var wire 1 E~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k~ out $end
$var wire 1 i~ in1 $end
$var wire 1 i~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l~ out $end
$var wire 1 j~ in1 $end
$var wire 1 k~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G~ out $end
$var wire 1 l~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 I~ Out $end
$var wire 1 #4 S $end
$var wire 1 @~ InpA $end
$var wire 1 D~ InpB $end
$var wire 1 m~ notS $end
$var wire 1 n~ nand1 $end
$var wire 1 o~ nand2 $end
$var wire 1 p~ inputA $end
$var wire 1 q~ inputB $end
$var wire 1 r~ final_not $end

$scope module S_not $end
$var wire 1 m~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n~ out $end
$var wire 1 m~ in1 $end
$var wire 1 @~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p~ out $end
$var wire 1 n~ in1 $end
$var wire 1 n~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o~ out $end
$var wire 1 #4 in1 $end
$var wire 1 D~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q~ out $end
$var wire 1 o~ in1 $end
$var wire 1 o~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r~ out $end
$var wire 1 p~ in1 $end
$var wire 1 q~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I~ out $end
$var wire 1 r~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 K~ Out $end
$var wire 1 #4 S $end
$var wire 1 ?~ InpA $end
$var wire 1 C~ InpB $end
$var wire 1 s~ notS $end
$var wire 1 t~ nand1 $end
$var wire 1 u~ nand2 $end
$var wire 1 v~ inputA $end
$var wire 1 w~ inputB $end
$var wire 1 x~ final_not $end

$scope module S_not $end
$var wire 1 s~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t~ out $end
$var wire 1 s~ in1 $end
$var wire 1 ?~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v~ out $end
$var wire 1 t~ in1 $end
$var wire 1 t~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u~ out $end
$var wire 1 #4 in1 $end
$var wire 1 C~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w~ out $end
$var wire 1 u~ in1 $end
$var wire 1 u~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x~ out $end
$var wire 1 v~ in1 $end
$var wire 1 w~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K~ out $end
$var wire 1 x~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 N~ Out $end
$var wire 1 #4 S $end
$var wire 1 >~ InpA $end
$var wire 1 B~ InpB $end
$var wire 1 y~ notS $end
$var wire 1 z~ nand1 $end
$var wire 1 {~ nand2 $end
$var wire 1 |~ inputA $end
$var wire 1 }~ inputB $end
$var wire 1 ~~ final_not $end

$scope module S_not $end
$var wire 1 y~ out $end
$var wire 1 #4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z~ out $end
$var wire 1 y~ in1 $end
$var wire 1 >~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |~ out $end
$var wire 1 z~ in1 $end
$var wire 1 z~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {~ out $end
$var wire 1 #4 in1 $end
$var wire 1 B~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }~ out $end
$var wire 1 {~ in1 $end
$var wire 1 {~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~~ out $end
$var wire 1 |~ in1 $end
$var wire 1 }~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N~ out $end
$var wire 1 ~~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 zz Out $end
$var wire 1 =~ S $end
$var wire 1 F~ InpA $end
$var wire 1 G~ InpB $end
$var wire 1 !!! notS $end
$var wire 1 "!! nand1 $end
$var wire 1 #!! nand2 $end
$var wire 1 $!! inputA $end
$var wire 1 %!! inputB $end
$var wire 1 &!! final_not $end

$scope module S_not $end
$var wire 1 !!! out $end
$var wire 1 =~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "!! out $end
$var wire 1 !!! in1 $end
$var wire 1 F~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $!! out $end
$var wire 1 "!! in1 $end
$var wire 1 "!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #!! out $end
$var wire 1 =~ in1 $end
$var wire 1 G~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %!! out $end
$var wire 1 #!! in1 $end
$var wire 1 #!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &!! out $end
$var wire 1 $!! in1 $end
$var wire 1 %!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zz out $end
$var wire 1 &!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 yz Out $end
$var wire 1 =~ S $end
$var wire 1 H~ InpA $end
$var wire 1 I~ InpB $end
$var wire 1 '!! notS $end
$var wire 1 (!! nand1 $end
$var wire 1 )!! nand2 $end
$var wire 1 *!! inputA $end
$var wire 1 +!! inputB $end
$var wire 1 ,!! final_not $end

$scope module S_not $end
$var wire 1 '!! out $end
$var wire 1 =~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (!! out $end
$var wire 1 '!! in1 $end
$var wire 1 H~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *!! out $end
$var wire 1 (!! in1 $end
$var wire 1 (!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )!! out $end
$var wire 1 =~ in1 $end
$var wire 1 I~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +!! out $end
$var wire 1 )!! in1 $end
$var wire 1 )!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,!! out $end
$var wire 1 *!! in1 $end
$var wire 1 +!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yz out $end
$var wire 1 ,!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 xz Out $end
$var wire 1 =~ S $end
$var wire 1 J~ InpA $end
$var wire 1 K~ InpB $end
$var wire 1 -!! notS $end
$var wire 1 .!! nand1 $end
$var wire 1 /!! nand2 $end
$var wire 1 0!! inputA $end
$var wire 1 1!! inputB $end
$var wire 1 2!! final_not $end

$scope module S_not $end
$var wire 1 -!! out $end
$var wire 1 =~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .!! out $end
$var wire 1 -!! in1 $end
$var wire 1 J~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0!! out $end
$var wire 1 .!! in1 $end
$var wire 1 .!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /!! out $end
$var wire 1 =~ in1 $end
$var wire 1 K~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1!! out $end
$var wire 1 /!! in1 $end
$var wire 1 /!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2!! out $end
$var wire 1 0!! in1 $end
$var wire 1 1!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xz out $end
$var wire 1 2!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 wz Out $end
$var wire 1 =~ S $end
$var wire 1 L~ InpA $end
$var wire 1 N~ InpB $end
$var wire 1 3!! notS $end
$var wire 1 4!! nand1 $end
$var wire 1 5!! nand2 $end
$var wire 1 6!! inputA $end
$var wire 1 7!! inputB $end
$var wire 1 8!! final_not $end

$scope module S_not $end
$var wire 1 3!! out $end
$var wire 1 =~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4!! out $end
$var wire 1 3!! in1 $end
$var wire 1 L~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6!! out $end
$var wire 1 4!! in1 $end
$var wire 1 4!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5!! out $end
$var wire 1 =~ in1 $end
$var wire 1 N~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7!! out $end
$var wire 1 5!! in1 $end
$var wire 1 5!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8!! out $end
$var wire 1 6!! in1 $end
$var wire 1 7!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wz out $end
$var wire 1 8!! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 5{ Out [3] $end
$var wire 1 6{ Out [2] $end
$var wire 1 7{ Out [1] $end
$var wire 1 8{ Out [0] $end
$var wire 1 9!! S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 %{ InpA [3] $end
$var wire 1 &{ InpA [2] $end
$var wire 1 '{ InpA [1] $end
$var wire 1 ({ InpA [0] $end
$var wire 1 #{ InpB [3] $end
$var wire 1 ${ InpB [2] $end
$var wire 1 %{ InpB [1] $end
$var wire 1 &{ InpB [0] $end
$var wire 1 :!! InpC [3] $end
$var wire 1 ;!! InpC [2] $end
$var wire 1 <!! InpC [1] $end
$var wire 1 =!! InpC [0] $end
$var wire 1 >!! InpD [3] $end
$var wire 1 ?!! InpD [2] $end
$var wire 1 @!! InpD [1] $end
$var wire 1 A!! InpD [0] $end
$var wire 1 B!! stage1_1_bit0 $end
$var wire 1 C!! stage1_2_bit0 $end
$var wire 1 D!! stage1_1_bit1 $end
$var wire 1 E!! stage1_2_bit1 $end
$var wire 1 F!! stage1_1_bit2 $end
$var wire 1 G!! stage1_2_bit2 $end
$var wire 1 H!! stage1_1_bit3 $end
$var wire 1 I!! stage1_2_bit4 $end
$var wire 1 J!! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 B!! Out $end
$var wire 1 "4 S $end
$var wire 1 ({ InpA $end
$var wire 1 &{ InpB $end
$var wire 1 K!! notS $end
$var wire 1 L!! nand1 $end
$var wire 1 M!! nand2 $end
$var wire 1 N!! inputA $end
$var wire 1 O!! inputB $end
$var wire 1 P!! final_not $end

$scope module S_not $end
$var wire 1 K!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L!! out $end
$var wire 1 K!! in1 $end
$var wire 1 ({ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N!! out $end
$var wire 1 L!! in1 $end
$var wire 1 L!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M!! out $end
$var wire 1 "4 in1 $end
$var wire 1 &{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O!! out $end
$var wire 1 M!! in1 $end
$var wire 1 M!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P!! out $end
$var wire 1 N!! in1 $end
$var wire 1 O!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B!! out $end
$var wire 1 P!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 D!! Out $end
$var wire 1 "4 S $end
$var wire 1 '{ InpA $end
$var wire 1 %{ InpB $end
$var wire 1 Q!! notS $end
$var wire 1 R!! nand1 $end
$var wire 1 S!! nand2 $end
$var wire 1 T!! inputA $end
$var wire 1 U!! inputB $end
$var wire 1 V!! final_not $end

$scope module S_not $end
$var wire 1 Q!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R!! out $end
$var wire 1 Q!! in1 $end
$var wire 1 '{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T!! out $end
$var wire 1 R!! in1 $end
$var wire 1 R!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S!! out $end
$var wire 1 "4 in1 $end
$var wire 1 %{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U!! out $end
$var wire 1 S!! in1 $end
$var wire 1 S!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V!! out $end
$var wire 1 T!! in1 $end
$var wire 1 U!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D!! out $end
$var wire 1 V!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 F!! Out $end
$var wire 1 "4 S $end
$var wire 1 &{ InpA $end
$var wire 1 ${ InpB $end
$var wire 1 W!! notS $end
$var wire 1 X!! nand1 $end
$var wire 1 Y!! nand2 $end
$var wire 1 Z!! inputA $end
$var wire 1 [!! inputB $end
$var wire 1 \!! final_not $end

$scope module S_not $end
$var wire 1 W!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X!! out $end
$var wire 1 W!! in1 $end
$var wire 1 &{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z!! out $end
$var wire 1 X!! in1 $end
$var wire 1 X!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y!! out $end
$var wire 1 "4 in1 $end
$var wire 1 ${ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [!! out $end
$var wire 1 Y!! in1 $end
$var wire 1 Y!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \!! out $end
$var wire 1 Z!! in1 $end
$var wire 1 [!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F!! out $end
$var wire 1 \!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 H!! Out $end
$var wire 1 "4 S $end
$var wire 1 %{ InpA $end
$var wire 1 #{ InpB $end
$var wire 1 ]!! notS $end
$var wire 1 ^!! nand1 $end
$var wire 1 _!! nand2 $end
$var wire 1 `!! inputA $end
$var wire 1 a!! inputB $end
$var wire 1 b!! final_not $end

$scope module S_not $end
$var wire 1 ]!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^!! out $end
$var wire 1 ]!! in1 $end
$var wire 1 %{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `!! out $end
$var wire 1 ^!! in1 $end
$var wire 1 ^!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _!! out $end
$var wire 1 "4 in1 $end
$var wire 1 #{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a!! out $end
$var wire 1 _!! in1 $end
$var wire 1 _!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b!! out $end
$var wire 1 `!! in1 $end
$var wire 1 a!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H!! out $end
$var wire 1 b!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 C!! Out $end
$var wire 1 "4 S $end
$var wire 1 =!! InpA $end
$var wire 1 A!! InpB $end
$var wire 1 c!! notS $end
$var wire 1 d!! nand1 $end
$var wire 1 e!! nand2 $end
$var wire 1 f!! inputA $end
$var wire 1 g!! inputB $end
$var wire 1 h!! final_not $end

$scope module S_not $end
$var wire 1 c!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d!! out $end
$var wire 1 c!! in1 $end
$var wire 1 =!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f!! out $end
$var wire 1 d!! in1 $end
$var wire 1 d!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e!! out $end
$var wire 1 "4 in1 $end
$var wire 1 A!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g!! out $end
$var wire 1 e!! in1 $end
$var wire 1 e!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h!! out $end
$var wire 1 f!! in1 $end
$var wire 1 g!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C!! out $end
$var wire 1 h!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 E!! Out $end
$var wire 1 "4 S $end
$var wire 1 <!! InpA $end
$var wire 1 @!! InpB $end
$var wire 1 i!! notS $end
$var wire 1 j!! nand1 $end
$var wire 1 k!! nand2 $end
$var wire 1 l!! inputA $end
$var wire 1 m!! inputB $end
$var wire 1 n!! final_not $end

$scope module S_not $end
$var wire 1 i!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j!! out $end
$var wire 1 i!! in1 $end
$var wire 1 <!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l!! out $end
$var wire 1 j!! in1 $end
$var wire 1 j!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k!! out $end
$var wire 1 "4 in1 $end
$var wire 1 @!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m!! out $end
$var wire 1 k!! in1 $end
$var wire 1 k!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n!! out $end
$var wire 1 l!! in1 $end
$var wire 1 m!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E!! out $end
$var wire 1 n!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 G!! Out $end
$var wire 1 "4 S $end
$var wire 1 ;!! InpA $end
$var wire 1 ?!! InpB $end
$var wire 1 o!! notS $end
$var wire 1 p!! nand1 $end
$var wire 1 q!! nand2 $end
$var wire 1 r!! inputA $end
$var wire 1 s!! inputB $end
$var wire 1 t!! final_not $end

$scope module S_not $end
$var wire 1 o!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p!! out $end
$var wire 1 o!! in1 $end
$var wire 1 ;!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r!! out $end
$var wire 1 p!! in1 $end
$var wire 1 p!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q!! out $end
$var wire 1 "4 in1 $end
$var wire 1 ?!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s!! out $end
$var wire 1 q!! in1 $end
$var wire 1 q!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t!! out $end
$var wire 1 r!! in1 $end
$var wire 1 s!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G!! out $end
$var wire 1 t!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 J!! Out $end
$var wire 1 "4 S $end
$var wire 1 :!! InpA $end
$var wire 1 >!! InpB $end
$var wire 1 u!! notS $end
$var wire 1 v!! nand1 $end
$var wire 1 w!! nand2 $end
$var wire 1 x!! inputA $end
$var wire 1 y!! inputB $end
$var wire 1 z!! final_not $end

$scope module S_not $end
$var wire 1 u!! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v!! out $end
$var wire 1 u!! in1 $end
$var wire 1 :!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x!! out $end
$var wire 1 v!! in1 $end
$var wire 1 v!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w!! out $end
$var wire 1 "4 in1 $end
$var wire 1 >!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y!! out $end
$var wire 1 w!! in1 $end
$var wire 1 w!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z!! out $end
$var wire 1 x!! in1 $end
$var wire 1 y!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J!! out $end
$var wire 1 z!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 8{ Out $end
$var wire 1 9!! S $end
$var wire 1 B!! InpA $end
$var wire 1 C!! InpB $end
$var wire 1 {!! notS $end
$var wire 1 |!! nand1 $end
$var wire 1 }!! nand2 $end
$var wire 1 ~!! inputA $end
$var wire 1 !"! inputB $end
$var wire 1 ""! final_not $end

$scope module S_not $end
$var wire 1 {!! out $end
$var wire 1 9!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |!! out $end
$var wire 1 {!! in1 $end
$var wire 1 B!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~!! out $end
$var wire 1 |!! in1 $end
$var wire 1 |!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }!! out $end
$var wire 1 9!! in1 $end
$var wire 1 C!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !"! out $end
$var wire 1 }!! in1 $end
$var wire 1 }!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ""! out $end
$var wire 1 ~!! in1 $end
$var wire 1 !"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8{ out $end
$var wire 1 ""! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 7{ Out $end
$var wire 1 9!! S $end
$var wire 1 D!! InpA $end
$var wire 1 E!! InpB $end
$var wire 1 #"! notS $end
$var wire 1 $"! nand1 $end
$var wire 1 %"! nand2 $end
$var wire 1 &"! inputA $end
$var wire 1 '"! inputB $end
$var wire 1 ("! final_not $end

$scope module S_not $end
$var wire 1 #"! out $end
$var wire 1 9!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $"! out $end
$var wire 1 #"! in1 $end
$var wire 1 D!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &"! out $end
$var wire 1 $"! in1 $end
$var wire 1 $"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %"! out $end
$var wire 1 9!! in1 $end
$var wire 1 E!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '"! out $end
$var wire 1 %"! in1 $end
$var wire 1 %"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ("! out $end
$var wire 1 &"! in1 $end
$var wire 1 '"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7{ out $end
$var wire 1 ("! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 6{ Out $end
$var wire 1 9!! S $end
$var wire 1 F!! InpA $end
$var wire 1 G!! InpB $end
$var wire 1 )"! notS $end
$var wire 1 *"! nand1 $end
$var wire 1 +"! nand2 $end
$var wire 1 ,"! inputA $end
$var wire 1 -"! inputB $end
$var wire 1 ."! final_not $end

$scope module S_not $end
$var wire 1 )"! out $end
$var wire 1 9!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *"! out $end
$var wire 1 )"! in1 $end
$var wire 1 F!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,"! out $end
$var wire 1 *"! in1 $end
$var wire 1 *"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +"! out $end
$var wire 1 9!! in1 $end
$var wire 1 G!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -"! out $end
$var wire 1 +"! in1 $end
$var wire 1 +"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ."! out $end
$var wire 1 ,"! in1 $end
$var wire 1 -"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6{ out $end
$var wire 1 ."! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 5{ Out $end
$var wire 1 9!! S $end
$var wire 1 H!! InpA $end
$var wire 1 J!! InpB $end
$var wire 1 /"! notS $end
$var wire 1 0"! nand1 $end
$var wire 1 1"! nand2 $end
$var wire 1 2"! inputA $end
$var wire 1 3"! inputB $end
$var wire 1 4"! final_not $end

$scope module S_not $end
$var wire 1 /"! out $end
$var wire 1 9!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0"! out $end
$var wire 1 /"! in1 $end
$var wire 1 H!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2"! out $end
$var wire 1 0"! in1 $end
$var wire 1 0"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1"! out $end
$var wire 1 9!! in1 $end
$var wire 1 J!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3"! out $end
$var wire 1 1"! in1 $end
$var wire 1 1"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4"! out $end
$var wire 1 2"! in1 $end
$var wire 1 3"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5{ out $end
$var wire 1 4"! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 1{ Out [3] $end
$var wire 1 2{ Out [2] $end
$var wire 1 3{ Out [1] $end
$var wire 1 4{ Out [0] $end
$var wire 1 5"! S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 !{ InpA [3] $end
$var wire 1 "{ InpA [2] $end
$var wire 1 #{ InpA [1] $end
$var wire 1 ${ InpA [0] $end
$var wire 1 }z InpB [3] $end
$var wire 1 ~z InpB [2] $end
$var wire 1 !{ InpB [1] $end
$var wire 1 "{ InpB [0] $end
$var wire 1 6"! InpC [3] $end
$var wire 1 7"! InpC [2] $end
$var wire 1 8"! InpC [1] $end
$var wire 1 9"! InpC [0] $end
$var wire 1 :"! InpD [3] $end
$var wire 1 ;"! InpD [2] $end
$var wire 1 <"! InpD [1] $end
$var wire 1 ="! InpD [0] $end
$var wire 1 >"! stage1_1_bit0 $end
$var wire 1 ?"! stage1_2_bit0 $end
$var wire 1 @"! stage1_1_bit1 $end
$var wire 1 A"! stage1_2_bit1 $end
$var wire 1 B"! stage1_1_bit2 $end
$var wire 1 C"! stage1_2_bit2 $end
$var wire 1 D"! stage1_1_bit3 $end
$var wire 1 E"! stage1_2_bit4 $end
$var wire 1 F"! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 >"! Out $end
$var wire 1 "4 S $end
$var wire 1 ${ InpA $end
$var wire 1 "{ InpB $end
$var wire 1 G"! notS $end
$var wire 1 H"! nand1 $end
$var wire 1 I"! nand2 $end
$var wire 1 J"! inputA $end
$var wire 1 K"! inputB $end
$var wire 1 L"! final_not $end

$scope module S_not $end
$var wire 1 G"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H"! out $end
$var wire 1 G"! in1 $end
$var wire 1 ${ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J"! out $end
$var wire 1 H"! in1 $end
$var wire 1 H"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I"! out $end
$var wire 1 "4 in1 $end
$var wire 1 "{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K"! out $end
$var wire 1 I"! in1 $end
$var wire 1 I"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L"! out $end
$var wire 1 J"! in1 $end
$var wire 1 K"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >"! out $end
$var wire 1 L"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 @"! Out $end
$var wire 1 "4 S $end
$var wire 1 #{ InpA $end
$var wire 1 !{ InpB $end
$var wire 1 M"! notS $end
$var wire 1 N"! nand1 $end
$var wire 1 O"! nand2 $end
$var wire 1 P"! inputA $end
$var wire 1 Q"! inputB $end
$var wire 1 R"! final_not $end

$scope module S_not $end
$var wire 1 M"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N"! out $end
$var wire 1 M"! in1 $end
$var wire 1 #{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P"! out $end
$var wire 1 N"! in1 $end
$var wire 1 N"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O"! out $end
$var wire 1 "4 in1 $end
$var wire 1 !{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q"! out $end
$var wire 1 O"! in1 $end
$var wire 1 O"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R"! out $end
$var wire 1 P"! in1 $end
$var wire 1 Q"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @"! out $end
$var wire 1 R"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 B"! Out $end
$var wire 1 "4 S $end
$var wire 1 "{ InpA $end
$var wire 1 ~z InpB $end
$var wire 1 S"! notS $end
$var wire 1 T"! nand1 $end
$var wire 1 U"! nand2 $end
$var wire 1 V"! inputA $end
$var wire 1 W"! inputB $end
$var wire 1 X"! final_not $end

$scope module S_not $end
$var wire 1 S"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T"! out $end
$var wire 1 S"! in1 $end
$var wire 1 "{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V"! out $end
$var wire 1 T"! in1 $end
$var wire 1 T"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U"! out $end
$var wire 1 "4 in1 $end
$var wire 1 ~z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W"! out $end
$var wire 1 U"! in1 $end
$var wire 1 U"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X"! out $end
$var wire 1 V"! in1 $end
$var wire 1 W"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B"! out $end
$var wire 1 X"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 D"! Out $end
$var wire 1 "4 S $end
$var wire 1 !{ InpA $end
$var wire 1 }z InpB $end
$var wire 1 Y"! notS $end
$var wire 1 Z"! nand1 $end
$var wire 1 ["! nand2 $end
$var wire 1 \"! inputA $end
$var wire 1 ]"! inputB $end
$var wire 1 ^"! final_not $end

$scope module S_not $end
$var wire 1 Y"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z"! out $end
$var wire 1 Y"! in1 $end
$var wire 1 !{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \"! out $end
$var wire 1 Z"! in1 $end
$var wire 1 Z"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ["! out $end
$var wire 1 "4 in1 $end
$var wire 1 }z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]"! out $end
$var wire 1 ["! in1 $end
$var wire 1 ["! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^"! out $end
$var wire 1 \"! in1 $end
$var wire 1 ]"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D"! out $end
$var wire 1 ^"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ?"! Out $end
$var wire 1 "4 S $end
$var wire 1 9"! InpA $end
$var wire 1 ="! InpB $end
$var wire 1 _"! notS $end
$var wire 1 `"! nand1 $end
$var wire 1 a"! nand2 $end
$var wire 1 b"! inputA $end
$var wire 1 c"! inputB $end
$var wire 1 d"! final_not $end

$scope module S_not $end
$var wire 1 _"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `"! out $end
$var wire 1 _"! in1 $end
$var wire 1 9"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b"! out $end
$var wire 1 `"! in1 $end
$var wire 1 `"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a"! out $end
$var wire 1 "4 in1 $end
$var wire 1 ="! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c"! out $end
$var wire 1 a"! in1 $end
$var wire 1 a"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d"! out $end
$var wire 1 b"! in1 $end
$var wire 1 c"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?"! out $end
$var wire 1 d"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 A"! Out $end
$var wire 1 "4 S $end
$var wire 1 8"! InpA $end
$var wire 1 <"! InpB $end
$var wire 1 e"! notS $end
$var wire 1 f"! nand1 $end
$var wire 1 g"! nand2 $end
$var wire 1 h"! inputA $end
$var wire 1 i"! inputB $end
$var wire 1 j"! final_not $end

$scope module S_not $end
$var wire 1 e"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f"! out $end
$var wire 1 e"! in1 $end
$var wire 1 8"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h"! out $end
$var wire 1 f"! in1 $end
$var wire 1 f"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g"! out $end
$var wire 1 "4 in1 $end
$var wire 1 <"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i"! out $end
$var wire 1 g"! in1 $end
$var wire 1 g"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j"! out $end
$var wire 1 h"! in1 $end
$var wire 1 i"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A"! out $end
$var wire 1 j"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 C"! Out $end
$var wire 1 "4 S $end
$var wire 1 7"! InpA $end
$var wire 1 ;"! InpB $end
$var wire 1 k"! notS $end
$var wire 1 l"! nand1 $end
$var wire 1 m"! nand2 $end
$var wire 1 n"! inputA $end
$var wire 1 o"! inputB $end
$var wire 1 p"! final_not $end

$scope module S_not $end
$var wire 1 k"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l"! out $end
$var wire 1 k"! in1 $end
$var wire 1 7"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n"! out $end
$var wire 1 l"! in1 $end
$var wire 1 l"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m"! out $end
$var wire 1 "4 in1 $end
$var wire 1 ;"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o"! out $end
$var wire 1 m"! in1 $end
$var wire 1 m"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p"! out $end
$var wire 1 n"! in1 $end
$var wire 1 o"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C"! out $end
$var wire 1 p"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 F"! Out $end
$var wire 1 "4 S $end
$var wire 1 6"! InpA $end
$var wire 1 :"! InpB $end
$var wire 1 q"! notS $end
$var wire 1 r"! nand1 $end
$var wire 1 s"! nand2 $end
$var wire 1 t"! inputA $end
$var wire 1 u"! inputB $end
$var wire 1 v"! final_not $end

$scope module S_not $end
$var wire 1 q"! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r"! out $end
$var wire 1 q"! in1 $end
$var wire 1 6"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t"! out $end
$var wire 1 r"! in1 $end
$var wire 1 r"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s"! out $end
$var wire 1 "4 in1 $end
$var wire 1 :"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u"! out $end
$var wire 1 s"! in1 $end
$var wire 1 s"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v"! out $end
$var wire 1 t"! in1 $end
$var wire 1 u"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F"! out $end
$var wire 1 v"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 4{ Out $end
$var wire 1 5"! S $end
$var wire 1 >"! InpA $end
$var wire 1 ?"! InpB $end
$var wire 1 w"! notS $end
$var wire 1 x"! nand1 $end
$var wire 1 y"! nand2 $end
$var wire 1 z"! inputA $end
$var wire 1 {"! inputB $end
$var wire 1 |"! final_not $end

$scope module S_not $end
$var wire 1 w"! out $end
$var wire 1 5"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x"! out $end
$var wire 1 w"! in1 $end
$var wire 1 >"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z"! out $end
$var wire 1 x"! in1 $end
$var wire 1 x"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y"! out $end
$var wire 1 5"! in1 $end
$var wire 1 ?"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {"! out $end
$var wire 1 y"! in1 $end
$var wire 1 y"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |"! out $end
$var wire 1 z"! in1 $end
$var wire 1 {"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4{ out $end
$var wire 1 |"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 3{ Out $end
$var wire 1 5"! S $end
$var wire 1 @"! InpA $end
$var wire 1 A"! InpB $end
$var wire 1 }"! notS $end
$var wire 1 ~"! nand1 $end
$var wire 1 !#! nand2 $end
$var wire 1 "#! inputA $end
$var wire 1 ##! inputB $end
$var wire 1 $#! final_not $end

$scope module S_not $end
$var wire 1 }"! out $end
$var wire 1 5"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~"! out $end
$var wire 1 }"! in1 $end
$var wire 1 @"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "#! out $end
$var wire 1 ~"! in1 $end
$var wire 1 ~"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !#! out $end
$var wire 1 5"! in1 $end
$var wire 1 A"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ##! out $end
$var wire 1 !#! in1 $end
$var wire 1 !#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $#! out $end
$var wire 1 "#! in1 $end
$var wire 1 ##! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3{ out $end
$var wire 1 $#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 2{ Out $end
$var wire 1 5"! S $end
$var wire 1 B"! InpA $end
$var wire 1 C"! InpB $end
$var wire 1 %#! notS $end
$var wire 1 &#! nand1 $end
$var wire 1 '#! nand2 $end
$var wire 1 (#! inputA $end
$var wire 1 )#! inputB $end
$var wire 1 *#! final_not $end

$scope module S_not $end
$var wire 1 %#! out $end
$var wire 1 5"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &#! out $end
$var wire 1 %#! in1 $end
$var wire 1 B"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (#! out $end
$var wire 1 &#! in1 $end
$var wire 1 &#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '#! out $end
$var wire 1 5"! in1 $end
$var wire 1 C"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )#! out $end
$var wire 1 '#! in1 $end
$var wire 1 '#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *#! out $end
$var wire 1 (#! in1 $end
$var wire 1 )#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2{ out $end
$var wire 1 *#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 1{ Out $end
$var wire 1 5"! S $end
$var wire 1 D"! InpA $end
$var wire 1 F"! InpB $end
$var wire 1 +#! notS $end
$var wire 1 ,#! nand1 $end
$var wire 1 -#! nand2 $end
$var wire 1 .#! inputA $end
$var wire 1 /#! inputB $end
$var wire 1 0#! final_not $end

$scope module S_not $end
$var wire 1 +#! out $end
$var wire 1 5"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,#! out $end
$var wire 1 +#! in1 $end
$var wire 1 D"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .#! out $end
$var wire 1 ,#! in1 $end
$var wire 1 ,#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -#! out $end
$var wire 1 5"! in1 $end
$var wire 1 F"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /#! out $end
$var wire 1 -#! in1 $end
$var wire 1 -#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0#! out $end
$var wire 1 .#! in1 $end
$var wire 1 /#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1{ out $end
$var wire 1 0#! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 -{ Out [3] $end
$var wire 1 .{ Out [2] $end
$var wire 1 /{ Out [1] $end
$var wire 1 0{ Out [0] $end
$var wire 1 1#! S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 {z InpA [3] $end
$var wire 1 |z InpA [2] $end
$var wire 1 }z InpA [1] $end
$var wire 1 ~z InpA [0] $end
$var wire 1 yz InpB [3] $end
$var wire 1 zz InpB [2] $end
$var wire 1 {z InpB [1] $end
$var wire 1 |z InpB [0] $end
$var wire 1 2#! InpC [3] $end
$var wire 1 3#! InpC [2] $end
$var wire 1 4#! InpC [1] $end
$var wire 1 5#! InpC [0] $end
$var wire 1 6#! InpD [3] $end
$var wire 1 7#! InpD [2] $end
$var wire 1 8#! InpD [1] $end
$var wire 1 9#! InpD [0] $end
$var wire 1 :#! stage1_1_bit0 $end
$var wire 1 ;#! stage1_2_bit0 $end
$var wire 1 <#! stage1_1_bit1 $end
$var wire 1 =#! stage1_2_bit1 $end
$var wire 1 >#! stage1_1_bit2 $end
$var wire 1 ?#! stage1_2_bit2 $end
$var wire 1 @#! stage1_1_bit3 $end
$var wire 1 A#! stage1_2_bit4 $end
$var wire 1 B#! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 :#! Out $end
$var wire 1 "4 S $end
$var wire 1 ~z InpA $end
$var wire 1 |z InpB $end
$var wire 1 C#! notS $end
$var wire 1 D#! nand1 $end
$var wire 1 E#! nand2 $end
$var wire 1 F#! inputA $end
$var wire 1 G#! inputB $end
$var wire 1 H#! final_not $end

$scope module S_not $end
$var wire 1 C#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D#! out $end
$var wire 1 C#! in1 $end
$var wire 1 ~z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F#! out $end
$var wire 1 D#! in1 $end
$var wire 1 D#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E#! out $end
$var wire 1 "4 in1 $end
$var wire 1 |z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G#! out $end
$var wire 1 E#! in1 $end
$var wire 1 E#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H#! out $end
$var wire 1 F#! in1 $end
$var wire 1 G#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :#! out $end
$var wire 1 H#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 <#! Out $end
$var wire 1 "4 S $end
$var wire 1 }z InpA $end
$var wire 1 {z InpB $end
$var wire 1 I#! notS $end
$var wire 1 J#! nand1 $end
$var wire 1 K#! nand2 $end
$var wire 1 L#! inputA $end
$var wire 1 M#! inputB $end
$var wire 1 N#! final_not $end

$scope module S_not $end
$var wire 1 I#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J#! out $end
$var wire 1 I#! in1 $end
$var wire 1 }z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L#! out $end
$var wire 1 J#! in1 $end
$var wire 1 J#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K#! out $end
$var wire 1 "4 in1 $end
$var wire 1 {z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M#! out $end
$var wire 1 K#! in1 $end
$var wire 1 K#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N#! out $end
$var wire 1 L#! in1 $end
$var wire 1 M#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <#! out $end
$var wire 1 N#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 >#! Out $end
$var wire 1 "4 S $end
$var wire 1 |z InpA $end
$var wire 1 zz InpB $end
$var wire 1 O#! notS $end
$var wire 1 P#! nand1 $end
$var wire 1 Q#! nand2 $end
$var wire 1 R#! inputA $end
$var wire 1 S#! inputB $end
$var wire 1 T#! final_not $end

$scope module S_not $end
$var wire 1 O#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P#! out $end
$var wire 1 O#! in1 $end
$var wire 1 |z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R#! out $end
$var wire 1 P#! in1 $end
$var wire 1 P#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q#! out $end
$var wire 1 "4 in1 $end
$var wire 1 zz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S#! out $end
$var wire 1 Q#! in1 $end
$var wire 1 Q#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T#! out $end
$var wire 1 R#! in1 $end
$var wire 1 S#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >#! out $end
$var wire 1 T#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 @#! Out $end
$var wire 1 "4 S $end
$var wire 1 {z InpA $end
$var wire 1 yz InpB $end
$var wire 1 U#! notS $end
$var wire 1 V#! nand1 $end
$var wire 1 W#! nand2 $end
$var wire 1 X#! inputA $end
$var wire 1 Y#! inputB $end
$var wire 1 Z#! final_not $end

$scope module S_not $end
$var wire 1 U#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V#! out $end
$var wire 1 U#! in1 $end
$var wire 1 {z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X#! out $end
$var wire 1 V#! in1 $end
$var wire 1 V#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W#! out $end
$var wire 1 "4 in1 $end
$var wire 1 yz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y#! out $end
$var wire 1 W#! in1 $end
$var wire 1 W#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z#! out $end
$var wire 1 X#! in1 $end
$var wire 1 Y#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @#! out $end
$var wire 1 Z#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ;#! Out $end
$var wire 1 "4 S $end
$var wire 1 5#! InpA $end
$var wire 1 9#! InpB $end
$var wire 1 [#! notS $end
$var wire 1 \#! nand1 $end
$var wire 1 ]#! nand2 $end
$var wire 1 ^#! inputA $end
$var wire 1 _#! inputB $end
$var wire 1 `#! final_not $end

$scope module S_not $end
$var wire 1 [#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \#! out $end
$var wire 1 [#! in1 $end
$var wire 1 5#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^#! out $end
$var wire 1 \#! in1 $end
$var wire 1 \#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]#! out $end
$var wire 1 "4 in1 $end
$var wire 1 9#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _#! out $end
$var wire 1 ]#! in1 $end
$var wire 1 ]#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `#! out $end
$var wire 1 ^#! in1 $end
$var wire 1 _#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;#! out $end
$var wire 1 `#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 =#! Out $end
$var wire 1 "4 S $end
$var wire 1 4#! InpA $end
$var wire 1 8#! InpB $end
$var wire 1 a#! notS $end
$var wire 1 b#! nand1 $end
$var wire 1 c#! nand2 $end
$var wire 1 d#! inputA $end
$var wire 1 e#! inputB $end
$var wire 1 f#! final_not $end

$scope module S_not $end
$var wire 1 a#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b#! out $end
$var wire 1 a#! in1 $end
$var wire 1 4#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d#! out $end
$var wire 1 b#! in1 $end
$var wire 1 b#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c#! out $end
$var wire 1 "4 in1 $end
$var wire 1 8#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e#! out $end
$var wire 1 c#! in1 $end
$var wire 1 c#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f#! out $end
$var wire 1 d#! in1 $end
$var wire 1 e#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =#! out $end
$var wire 1 f#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ?#! Out $end
$var wire 1 "4 S $end
$var wire 1 3#! InpA $end
$var wire 1 7#! InpB $end
$var wire 1 g#! notS $end
$var wire 1 h#! nand1 $end
$var wire 1 i#! nand2 $end
$var wire 1 j#! inputA $end
$var wire 1 k#! inputB $end
$var wire 1 l#! final_not $end

$scope module S_not $end
$var wire 1 g#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h#! out $end
$var wire 1 g#! in1 $end
$var wire 1 3#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j#! out $end
$var wire 1 h#! in1 $end
$var wire 1 h#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i#! out $end
$var wire 1 "4 in1 $end
$var wire 1 7#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k#! out $end
$var wire 1 i#! in1 $end
$var wire 1 i#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l#! out $end
$var wire 1 j#! in1 $end
$var wire 1 k#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?#! out $end
$var wire 1 l#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 B#! Out $end
$var wire 1 "4 S $end
$var wire 1 2#! InpA $end
$var wire 1 6#! InpB $end
$var wire 1 m#! notS $end
$var wire 1 n#! nand1 $end
$var wire 1 o#! nand2 $end
$var wire 1 p#! inputA $end
$var wire 1 q#! inputB $end
$var wire 1 r#! final_not $end

$scope module S_not $end
$var wire 1 m#! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n#! out $end
$var wire 1 m#! in1 $end
$var wire 1 2#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p#! out $end
$var wire 1 n#! in1 $end
$var wire 1 n#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o#! out $end
$var wire 1 "4 in1 $end
$var wire 1 6#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q#! out $end
$var wire 1 o#! in1 $end
$var wire 1 o#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r#! out $end
$var wire 1 p#! in1 $end
$var wire 1 q#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B#! out $end
$var wire 1 r#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 0{ Out $end
$var wire 1 1#! S $end
$var wire 1 :#! InpA $end
$var wire 1 ;#! InpB $end
$var wire 1 s#! notS $end
$var wire 1 t#! nand1 $end
$var wire 1 u#! nand2 $end
$var wire 1 v#! inputA $end
$var wire 1 w#! inputB $end
$var wire 1 x#! final_not $end

$scope module S_not $end
$var wire 1 s#! out $end
$var wire 1 1#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t#! out $end
$var wire 1 s#! in1 $end
$var wire 1 :#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v#! out $end
$var wire 1 t#! in1 $end
$var wire 1 t#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u#! out $end
$var wire 1 1#! in1 $end
$var wire 1 ;#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w#! out $end
$var wire 1 u#! in1 $end
$var wire 1 u#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x#! out $end
$var wire 1 v#! in1 $end
$var wire 1 w#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0{ out $end
$var wire 1 x#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 /{ Out $end
$var wire 1 1#! S $end
$var wire 1 <#! InpA $end
$var wire 1 =#! InpB $end
$var wire 1 y#! notS $end
$var wire 1 z#! nand1 $end
$var wire 1 {#! nand2 $end
$var wire 1 |#! inputA $end
$var wire 1 }#! inputB $end
$var wire 1 ~#! final_not $end

$scope module S_not $end
$var wire 1 y#! out $end
$var wire 1 1#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z#! out $end
$var wire 1 y#! in1 $end
$var wire 1 <#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |#! out $end
$var wire 1 z#! in1 $end
$var wire 1 z#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {#! out $end
$var wire 1 1#! in1 $end
$var wire 1 =#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }#! out $end
$var wire 1 {#! in1 $end
$var wire 1 {#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~#! out $end
$var wire 1 |#! in1 $end
$var wire 1 }#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /{ out $end
$var wire 1 ~#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 .{ Out $end
$var wire 1 1#! S $end
$var wire 1 >#! InpA $end
$var wire 1 ?#! InpB $end
$var wire 1 !$! notS $end
$var wire 1 "$! nand1 $end
$var wire 1 #$! nand2 $end
$var wire 1 $$! inputA $end
$var wire 1 %$! inputB $end
$var wire 1 &$! final_not $end

$scope module S_not $end
$var wire 1 !$! out $end
$var wire 1 1#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "$! out $end
$var wire 1 !$! in1 $end
$var wire 1 >#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $$! out $end
$var wire 1 "$! in1 $end
$var wire 1 "$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #$! out $end
$var wire 1 1#! in1 $end
$var wire 1 ?#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %$! out $end
$var wire 1 #$! in1 $end
$var wire 1 #$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &$! out $end
$var wire 1 $$! in1 $end
$var wire 1 %$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .{ out $end
$var wire 1 &$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 -{ Out $end
$var wire 1 1#! S $end
$var wire 1 @#! InpA $end
$var wire 1 B#! InpB $end
$var wire 1 '$! notS $end
$var wire 1 ($! nand1 $end
$var wire 1 )$! nand2 $end
$var wire 1 *$! inputA $end
$var wire 1 +$! inputB $end
$var wire 1 ,$! final_not $end

$scope module S_not $end
$var wire 1 '$! out $end
$var wire 1 1#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ($! out $end
$var wire 1 '$! in1 $end
$var wire 1 @#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *$! out $end
$var wire 1 ($! in1 $end
$var wire 1 ($! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )$! out $end
$var wire 1 1#! in1 $end
$var wire 1 B#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +$! out $end
$var wire 1 )$! in1 $end
$var wire 1 )$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,$! out $end
$var wire 1 *$! in1 $end
$var wire 1 +$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -{ out $end
$var wire 1 ,$! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 ){ Out [3] $end
$var wire 1 *{ Out [2] $end
$var wire 1 +{ Out [1] $end
$var wire 1 ,{ Out [0] $end
$var wire 1 -$! S [1] $end
$var wire 1 "4 S [0] $end
$var wire 1 wz InpA [3] $end
$var wire 1 xz InpA [2] $end
$var wire 1 yz InpA [1] $end
$var wire 1 zz InpA [0] $end
$var wire 1 '{ InpB [3] $end
$var wire 1 ({ InpB [2] $end
$var wire 1 wz InpB [1] $end
$var wire 1 xz InpB [0] $end
$var wire 1 .$! InpC [3] $end
$var wire 1 /$! InpC [2] $end
$var wire 1 0$! InpC [1] $end
$var wire 1 1$! InpC [0] $end
$var wire 1 2$! InpD [3] $end
$var wire 1 3$! InpD [2] $end
$var wire 1 4$! InpD [1] $end
$var wire 1 5$! InpD [0] $end
$var wire 1 6$! stage1_1_bit0 $end
$var wire 1 7$! stage1_2_bit0 $end
$var wire 1 8$! stage1_1_bit1 $end
$var wire 1 9$! stage1_2_bit1 $end
$var wire 1 :$! stage1_1_bit2 $end
$var wire 1 ;$! stage1_2_bit2 $end
$var wire 1 <$! stage1_1_bit3 $end
$var wire 1 =$! stage1_2_bit4 $end
$var wire 1 >$! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 6$! Out $end
$var wire 1 "4 S $end
$var wire 1 zz InpA $end
$var wire 1 xz InpB $end
$var wire 1 ?$! notS $end
$var wire 1 @$! nand1 $end
$var wire 1 A$! nand2 $end
$var wire 1 B$! inputA $end
$var wire 1 C$! inputB $end
$var wire 1 D$! final_not $end

$scope module S_not $end
$var wire 1 ?$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @$! out $end
$var wire 1 ?$! in1 $end
$var wire 1 zz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B$! out $end
$var wire 1 @$! in1 $end
$var wire 1 @$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A$! out $end
$var wire 1 "4 in1 $end
$var wire 1 xz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C$! out $end
$var wire 1 A$! in1 $end
$var wire 1 A$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D$! out $end
$var wire 1 B$! in1 $end
$var wire 1 C$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6$! out $end
$var wire 1 D$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 8$! Out $end
$var wire 1 "4 S $end
$var wire 1 yz InpA $end
$var wire 1 wz InpB $end
$var wire 1 E$! notS $end
$var wire 1 F$! nand1 $end
$var wire 1 G$! nand2 $end
$var wire 1 H$! inputA $end
$var wire 1 I$! inputB $end
$var wire 1 J$! final_not $end

$scope module S_not $end
$var wire 1 E$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F$! out $end
$var wire 1 E$! in1 $end
$var wire 1 yz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H$! out $end
$var wire 1 F$! in1 $end
$var wire 1 F$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G$! out $end
$var wire 1 "4 in1 $end
$var wire 1 wz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I$! out $end
$var wire 1 G$! in1 $end
$var wire 1 G$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J$! out $end
$var wire 1 H$! in1 $end
$var wire 1 I$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8$! out $end
$var wire 1 J$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 :$! Out $end
$var wire 1 "4 S $end
$var wire 1 xz InpA $end
$var wire 1 ({ InpB $end
$var wire 1 K$! notS $end
$var wire 1 L$! nand1 $end
$var wire 1 M$! nand2 $end
$var wire 1 N$! inputA $end
$var wire 1 O$! inputB $end
$var wire 1 P$! final_not $end

$scope module S_not $end
$var wire 1 K$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L$! out $end
$var wire 1 K$! in1 $end
$var wire 1 xz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N$! out $end
$var wire 1 L$! in1 $end
$var wire 1 L$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M$! out $end
$var wire 1 "4 in1 $end
$var wire 1 ({ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O$! out $end
$var wire 1 M$! in1 $end
$var wire 1 M$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P$! out $end
$var wire 1 N$! in1 $end
$var wire 1 O$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :$! out $end
$var wire 1 P$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 <$! Out $end
$var wire 1 "4 S $end
$var wire 1 wz InpA $end
$var wire 1 '{ InpB $end
$var wire 1 Q$! notS $end
$var wire 1 R$! nand1 $end
$var wire 1 S$! nand2 $end
$var wire 1 T$! inputA $end
$var wire 1 U$! inputB $end
$var wire 1 V$! final_not $end

$scope module S_not $end
$var wire 1 Q$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R$! out $end
$var wire 1 Q$! in1 $end
$var wire 1 wz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T$! out $end
$var wire 1 R$! in1 $end
$var wire 1 R$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S$! out $end
$var wire 1 "4 in1 $end
$var wire 1 '{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U$! out $end
$var wire 1 S$! in1 $end
$var wire 1 S$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V$! out $end
$var wire 1 T$! in1 $end
$var wire 1 U$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <$! out $end
$var wire 1 V$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 7$! Out $end
$var wire 1 "4 S $end
$var wire 1 1$! InpA $end
$var wire 1 5$! InpB $end
$var wire 1 W$! notS $end
$var wire 1 X$! nand1 $end
$var wire 1 Y$! nand2 $end
$var wire 1 Z$! inputA $end
$var wire 1 [$! inputB $end
$var wire 1 \$! final_not $end

$scope module S_not $end
$var wire 1 W$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X$! out $end
$var wire 1 W$! in1 $end
$var wire 1 1$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z$! out $end
$var wire 1 X$! in1 $end
$var wire 1 X$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y$! out $end
$var wire 1 "4 in1 $end
$var wire 1 5$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [$! out $end
$var wire 1 Y$! in1 $end
$var wire 1 Y$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \$! out $end
$var wire 1 Z$! in1 $end
$var wire 1 [$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7$! out $end
$var wire 1 \$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 9$! Out $end
$var wire 1 "4 S $end
$var wire 1 0$! InpA $end
$var wire 1 4$! InpB $end
$var wire 1 ]$! notS $end
$var wire 1 ^$! nand1 $end
$var wire 1 _$! nand2 $end
$var wire 1 `$! inputA $end
$var wire 1 a$! inputB $end
$var wire 1 b$! final_not $end

$scope module S_not $end
$var wire 1 ]$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^$! out $end
$var wire 1 ]$! in1 $end
$var wire 1 0$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `$! out $end
$var wire 1 ^$! in1 $end
$var wire 1 ^$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _$! out $end
$var wire 1 "4 in1 $end
$var wire 1 4$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a$! out $end
$var wire 1 _$! in1 $end
$var wire 1 _$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b$! out $end
$var wire 1 `$! in1 $end
$var wire 1 a$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9$! out $end
$var wire 1 b$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ;$! Out $end
$var wire 1 "4 S $end
$var wire 1 /$! InpA $end
$var wire 1 3$! InpB $end
$var wire 1 c$! notS $end
$var wire 1 d$! nand1 $end
$var wire 1 e$! nand2 $end
$var wire 1 f$! inputA $end
$var wire 1 g$! inputB $end
$var wire 1 h$! final_not $end

$scope module S_not $end
$var wire 1 c$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d$! out $end
$var wire 1 c$! in1 $end
$var wire 1 /$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f$! out $end
$var wire 1 d$! in1 $end
$var wire 1 d$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e$! out $end
$var wire 1 "4 in1 $end
$var wire 1 3$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g$! out $end
$var wire 1 e$! in1 $end
$var wire 1 e$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h$! out $end
$var wire 1 f$! in1 $end
$var wire 1 g$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;$! out $end
$var wire 1 h$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 >$! Out $end
$var wire 1 "4 S $end
$var wire 1 .$! InpA $end
$var wire 1 2$! InpB $end
$var wire 1 i$! notS $end
$var wire 1 j$! nand1 $end
$var wire 1 k$! nand2 $end
$var wire 1 l$! inputA $end
$var wire 1 m$! inputB $end
$var wire 1 n$! final_not $end

$scope module S_not $end
$var wire 1 i$! out $end
$var wire 1 "4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j$! out $end
$var wire 1 i$! in1 $end
$var wire 1 .$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l$! out $end
$var wire 1 j$! in1 $end
$var wire 1 j$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k$! out $end
$var wire 1 "4 in1 $end
$var wire 1 2$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m$! out $end
$var wire 1 k$! in1 $end
$var wire 1 k$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n$! out $end
$var wire 1 l$! in1 $end
$var wire 1 m$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >$! out $end
$var wire 1 n$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ,{ Out $end
$var wire 1 -$! S $end
$var wire 1 6$! InpA $end
$var wire 1 7$! InpB $end
$var wire 1 o$! notS $end
$var wire 1 p$! nand1 $end
$var wire 1 q$! nand2 $end
$var wire 1 r$! inputA $end
$var wire 1 s$! inputB $end
$var wire 1 t$! final_not $end

$scope module S_not $end
$var wire 1 o$! out $end
$var wire 1 -$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p$! out $end
$var wire 1 o$! in1 $end
$var wire 1 6$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r$! out $end
$var wire 1 p$! in1 $end
$var wire 1 p$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q$! out $end
$var wire 1 -$! in1 $end
$var wire 1 7$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s$! out $end
$var wire 1 q$! in1 $end
$var wire 1 q$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t$! out $end
$var wire 1 r$! in1 $end
$var wire 1 s$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,{ out $end
$var wire 1 t$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 +{ Out $end
$var wire 1 -$! S $end
$var wire 1 8$! InpA $end
$var wire 1 9$! InpB $end
$var wire 1 u$! notS $end
$var wire 1 v$! nand1 $end
$var wire 1 w$! nand2 $end
$var wire 1 x$! inputA $end
$var wire 1 y$! inputB $end
$var wire 1 z$! final_not $end

$scope module S_not $end
$var wire 1 u$! out $end
$var wire 1 -$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v$! out $end
$var wire 1 u$! in1 $end
$var wire 1 8$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x$! out $end
$var wire 1 v$! in1 $end
$var wire 1 v$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w$! out $end
$var wire 1 -$! in1 $end
$var wire 1 9$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y$! out $end
$var wire 1 w$! in1 $end
$var wire 1 w$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z$! out $end
$var wire 1 x$! in1 $end
$var wire 1 y$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +{ out $end
$var wire 1 z$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 *{ Out $end
$var wire 1 -$! S $end
$var wire 1 :$! InpA $end
$var wire 1 ;$! InpB $end
$var wire 1 {$! notS $end
$var wire 1 |$! nand1 $end
$var wire 1 }$! nand2 $end
$var wire 1 ~$! inputA $end
$var wire 1 !%! inputB $end
$var wire 1 "%! final_not $end

$scope module S_not $end
$var wire 1 {$! out $end
$var wire 1 -$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |$! out $end
$var wire 1 {$! in1 $end
$var wire 1 :$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~$! out $end
$var wire 1 |$! in1 $end
$var wire 1 |$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }$! out $end
$var wire 1 -$! in1 $end
$var wire 1 ;$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !%! out $end
$var wire 1 }$! in1 $end
$var wire 1 }$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "%! out $end
$var wire 1 ~$! in1 $end
$var wire 1 !%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *{ out $end
$var wire 1 "%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ){ Out $end
$var wire 1 -$! S $end
$var wire 1 <$! InpA $end
$var wire 1 >$! InpB $end
$var wire 1 #%! notS $end
$var wire 1 $%! nand1 $end
$var wire 1 %%! nand2 $end
$var wire 1 &%! inputA $end
$var wire 1 '%! inputB $end
$var wire 1 (%! final_not $end

$scope module S_not $end
$var wire 1 #%! out $end
$var wire 1 -$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $%! out $end
$var wire 1 #%! in1 $end
$var wire 1 <$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &%! out $end
$var wire 1 $%! in1 $end
$var wire 1 $%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %%! out $end
$var wire 1 -$! in1 $end
$var wire 1 >$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '%! out $end
$var wire 1 %%! in1 $end
$var wire 1 %%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (%! out $end
$var wire 1 &%! in1 $end
$var wire 1 '%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ){ out $end
$var wire 1 (%! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 E{ Out [3] $end
$var wire 1 F{ Out [2] $end
$var wire 1 G{ Out [1] $end
$var wire 1 H{ Out [0] $end
$var wire 1 )%! S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 5{ InpA [3] $end
$var wire 1 6{ InpA [2] $end
$var wire 1 7{ InpA [1] $end
$var wire 1 8{ InpA [0] $end
$var wire 1 1{ InpB [3] $end
$var wire 1 2{ InpB [2] $end
$var wire 1 3{ InpB [1] $end
$var wire 1 4{ InpB [0] $end
$var wire 1 *%! InpC [3] $end
$var wire 1 +%! InpC [2] $end
$var wire 1 ,%! InpC [1] $end
$var wire 1 -%! InpC [0] $end
$var wire 1 .%! InpD [3] $end
$var wire 1 /%! InpD [2] $end
$var wire 1 0%! InpD [1] $end
$var wire 1 1%! InpD [0] $end
$var wire 1 2%! stage1_1_bit0 $end
$var wire 1 3%! stage1_2_bit0 $end
$var wire 1 4%! stage1_1_bit1 $end
$var wire 1 5%! stage1_2_bit1 $end
$var wire 1 6%! stage1_1_bit2 $end
$var wire 1 7%! stage1_2_bit2 $end
$var wire 1 8%! stage1_1_bit3 $end
$var wire 1 9%! stage1_2_bit4 $end
$var wire 1 :%! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 2%! Out $end
$var wire 1 !4 S $end
$var wire 1 8{ InpA $end
$var wire 1 4{ InpB $end
$var wire 1 ;%! notS $end
$var wire 1 <%! nand1 $end
$var wire 1 =%! nand2 $end
$var wire 1 >%! inputA $end
$var wire 1 ?%! inputB $end
$var wire 1 @%! final_not $end

$scope module S_not $end
$var wire 1 ;%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <%! out $end
$var wire 1 ;%! in1 $end
$var wire 1 8{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >%! out $end
$var wire 1 <%! in1 $end
$var wire 1 <%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =%! out $end
$var wire 1 !4 in1 $end
$var wire 1 4{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?%! out $end
$var wire 1 =%! in1 $end
$var wire 1 =%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @%! out $end
$var wire 1 >%! in1 $end
$var wire 1 ?%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2%! out $end
$var wire 1 @%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 4%! Out $end
$var wire 1 !4 S $end
$var wire 1 7{ InpA $end
$var wire 1 3{ InpB $end
$var wire 1 A%! notS $end
$var wire 1 B%! nand1 $end
$var wire 1 C%! nand2 $end
$var wire 1 D%! inputA $end
$var wire 1 E%! inputB $end
$var wire 1 F%! final_not $end

$scope module S_not $end
$var wire 1 A%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B%! out $end
$var wire 1 A%! in1 $end
$var wire 1 7{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D%! out $end
$var wire 1 B%! in1 $end
$var wire 1 B%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C%! out $end
$var wire 1 !4 in1 $end
$var wire 1 3{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E%! out $end
$var wire 1 C%! in1 $end
$var wire 1 C%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F%! out $end
$var wire 1 D%! in1 $end
$var wire 1 E%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4%! out $end
$var wire 1 F%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 6%! Out $end
$var wire 1 !4 S $end
$var wire 1 6{ InpA $end
$var wire 1 2{ InpB $end
$var wire 1 G%! notS $end
$var wire 1 H%! nand1 $end
$var wire 1 I%! nand2 $end
$var wire 1 J%! inputA $end
$var wire 1 K%! inputB $end
$var wire 1 L%! final_not $end

$scope module S_not $end
$var wire 1 G%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H%! out $end
$var wire 1 G%! in1 $end
$var wire 1 6{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J%! out $end
$var wire 1 H%! in1 $end
$var wire 1 H%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I%! out $end
$var wire 1 !4 in1 $end
$var wire 1 2{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K%! out $end
$var wire 1 I%! in1 $end
$var wire 1 I%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L%! out $end
$var wire 1 J%! in1 $end
$var wire 1 K%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6%! out $end
$var wire 1 L%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 8%! Out $end
$var wire 1 !4 S $end
$var wire 1 5{ InpA $end
$var wire 1 1{ InpB $end
$var wire 1 M%! notS $end
$var wire 1 N%! nand1 $end
$var wire 1 O%! nand2 $end
$var wire 1 P%! inputA $end
$var wire 1 Q%! inputB $end
$var wire 1 R%! final_not $end

$scope module S_not $end
$var wire 1 M%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N%! out $end
$var wire 1 M%! in1 $end
$var wire 1 5{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P%! out $end
$var wire 1 N%! in1 $end
$var wire 1 N%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O%! out $end
$var wire 1 !4 in1 $end
$var wire 1 1{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q%! out $end
$var wire 1 O%! in1 $end
$var wire 1 O%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R%! out $end
$var wire 1 P%! in1 $end
$var wire 1 Q%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8%! out $end
$var wire 1 R%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 3%! Out $end
$var wire 1 !4 S $end
$var wire 1 -%! InpA $end
$var wire 1 1%! InpB $end
$var wire 1 S%! notS $end
$var wire 1 T%! nand1 $end
$var wire 1 U%! nand2 $end
$var wire 1 V%! inputA $end
$var wire 1 W%! inputB $end
$var wire 1 X%! final_not $end

$scope module S_not $end
$var wire 1 S%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T%! out $end
$var wire 1 S%! in1 $end
$var wire 1 -%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V%! out $end
$var wire 1 T%! in1 $end
$var wire 1 T%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U%! out $end
$var wire 1 !4 in1 $end
$var wire 1 1%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W%! out $end
$var wire 1 U%! in1 $end
$var wire 1 U%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X%! out $end
$var wire 1 V%! in1 $end
$var wire 1 W%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3%! out $end
$var wire 1 X%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 5%! Out $end
$var wire 1 !4 S $end
$var wire 1 ,%! InpA $end
$var wire 1 0%! InpB $end
$var wire 1 Y%! notS $end
$var wire 1 Z%! nand1 $end
$var wire 1 [%! nand2 $end
$var wire 1 \%! inputA $end
$var wire 1 ]%! inputB $end
$var wire 1 ^%! final_not $end

$scope module S_not $end
$var wire 1 Y%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z%! out $end
$var wire 1 Y%! in1 $end
$var wire 1 ,%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \%! out $end
$var wire 1 Z%! in1 $end
$var wire 1 Z%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [%! out $end
$var wire 1 !4 in1 $end
$var wire 1 0%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]%! out $end
$var wire 1 [%! in1 $end
$var wire 1 [%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^%! out $end
$var wire 1 \%! in1 $end
$var wire 1 ]%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5%! out $end
$var wire 1 ^%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 7%! Out $end
$var wire 1 !4 S $end
$var wire 1 +%! InpA $end
$var wire 1 /%! InpB $end
$var wire 1 _%! notS $end
$var wire 1 `%! nand1 $end
$var wire 1 a%! nand2 $end
$var wire 1 b%! inputA $end
$var wire 1 c%! inputB $end
$var wire 1 d%! final_not $end

$scope module S_not $end
$var wire 1 _%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `%! out $end
$var wire 1 _%! in1 $end
$var wire 1 +%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b%! out $end
$var wire 1 `%! in1 $end
$var wire 1 `%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a%! out $end
$var wire 1 !4 in1 $end
$var wire 1 /%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c%! out $end
$var wire 1 a%! in1 $end
$var wire 1 a%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d%! out $end
$var wire 1 b%! in1 $end
$var wire 1 c%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7%! out $end
$var wire 1 d%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 :%! Out $end
$var wire 1 !4 S $end
$var wire 1 *%! InpA $end
$var wire 1 .%! InpB $end
$var wire 1 e%! notS $end
$var wire 1 f%! nand1 $end
$var wire 1 g%! nand2 $end
$var wire 1 h%! inputA $end
$var wire 1 i%! inputB $end
$var wire 1 j%! final_not $end

$scope module S_not $end
$var wire 1 e%! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f%! out $end
$var wire 1 e%! in1 $end
$var wire 1 *%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h%! out $end
$var wire 1 f%! in1 $end
$var wire 1 f%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g%! out $end
$var wire 1 !4 in1 $end
$var wire 1 .%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i%! out $end
$var wire 1 g%! in1 $end
$var wire 1 g%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j%! out $end
$var wire 1 h%! in1 $end
$var wire 1 i%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :%! out $end
$var wire 1 j%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 H{ Out $end
$var wire 1 )%! S $end
$var wire 1 2%! InpA $end
$var wire 1 3%! InpB $end
$var wire 1 k%! notS $end
$var wire 1 l%! nand1 $end
$var wire 1 m%! nand2 $end
$var wire 1 n%! inputA $end
$var wire 1 o%! inputB $end
$var wire 1 p%! final_not $end

$scope module S_not $end
$var wire 1 k%! out $end
$var wire 1 )%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l%! out $end
$var wire 1 k%! in1 $end
$var wire 1 2%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n%! out $end
$var wire 1 l%! in1 $end
$var wire 1 l%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m%! out $end
$var wire 1 )%! in1 $end
$var wire 1 3%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o%! out $end
$var wire 1 m%! in1 $end
$var wire 1 m%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p%! out $end
$var wire 1 n%! in1 $end
$var wire 1 o%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H{ out $end
$var wire 1 p%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 G{ Out $end
$var wire 1 )%! S $end
$var wire 1 4%! InpA $end
$var wire 1 5%! InpB $end
$var wire 1 q%! notS $end
$var wire 1 r%! nand1 $end
$var wire 1 s%! nand2 $end
$var wire 1 t%! inputA $end
$var wire 1 u%! inputB $end
$var wire 1 v%! final_not $end

$scope module S_not $end
$var wire 1 q%! out $end
$var wire 1 )%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r%! out $end
$var wire 1 q%! in1 $end
$var wire 1 4%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t%! out $end
$var wire 1 r%! in1 $end
$var wire 1 r%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s%! out $end
$var wire 1 )%! in1 $end
$var wire 1 5%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u%! out $end
$var wire 1 s%! in1 $end
$var wire 1 s%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v%! out $end
$var wire 1 t%! in1 $end
$var wire 1 u%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G{ out $end
$var wire 1 v%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 F{ Out $end
$var wire 1 )%! S $end
$var wire 1 6%! InpA $end
$var wire 1 7%! InpB $end
$var wire 1 w%! notS $end
$var wire 1 x%! nand1 $end
$var wire 1 y%! nand2 $end
$var wire 1 z%! inputA $end
$var wire 1 {%! inputB $end
$var wire 1 |%! final_not $end

$scope module S_not $end
$var wire 1 w%! out $end
$var wire 1 )%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x%! out $end
$var wire 1 w%! in1 $end
$var wire 1 6%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z%! out $end
$var wire 1 x%! in1 $end
$var wire 1 x%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y%! out $end
$var wire 1 )%! in1 $end
$var wire 1 7%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {%! out $end
$var wire 1 y%! in1 $end
$var wire 1 y%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |%! out $end
$var wire 1 z%! in1 $end
$var wire 1 {%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F{ out $end
$var wire 1 |%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 E{ Out $end
$var wire 1 )%! S $end
$var wire 1 8%! InpA $end
$var wire 1 :%! InpB $end
$var wire 1 }%! notS $end
$var wire 1 ~%! nand1 $end
$var wire 1 !&! nand2 $end
$var wire 1 "&! inputA $end
$var wire 1 #&! inputB $end
$var wire 1 $&! final_not $end

$scope module S_not $end
$var wire 1 }%! out $end
$var wire 1 )%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~%! out $end
$var wire 1 }%! in1 $end
$var wire 1 8%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "&! out $end
$var wire 1 ~%! in1 $end
$var wire 1 ~%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !&! out $end
$var wire 1 )%! in1 $end
$var wire 1 :%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #&! out $end
$var wire 1 !&! in1 $end
$var wire 1 !&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $&! out $end
$var wire 1 "&! in1 $end
$var wire 1 #&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E{ out $end
$var wire 1 $&! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 A{ Out [3] $end
$var wire 1 B{ Out [2] $end
$var wire 1 C{ Out [1] $end
$var wire 1 D{ Out [0] $end
$var wire 1 %&! S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 1{ InpA [3] $end
$var wire 1 2{ InpA [2] $end
$var wire 1 3{ InpA [1] $end
$var wire 1 4{ InpA [0] $end
$var wire 1 -{ InpB [3] $end
$var wire 1 .{ InpB [2] $end
$var wire 1 /{ InpB [1] $end
$var wire 1 0{ InpB [0] $end
$var wire 1 &&! InpC [3] $end
$var wire 1 '&! InpC [2] $end
$var wire 1 (&! InpC [1] $end
$var wire 1 )&! InpC [0] $end
$var wire 1 *&! InpD [3] $end
$var wire 1 +&! InpD [2] $end
$var wire 1 ,&! InpD [1] $end
$var wire 1 -&! InpD [0] $end
$var wire 1 .&! stage1_1_bit0 $end
$var wire 1 /&! stage1_2_bit0 $end
$var wire 1 0&! stage1_1_bit1 $end
$var wire 1 1&! stage1_2_bit1 $end
$var wire 1 2&! stage1_1_bit2 $end
$var wire 1 3&! stage1_2_bit2 $end
$var wire 1 4&! stage1_1_bit3 $end
$var wire 1 5&! stage1_2_bit4 $end
$var wire 1 6&! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 .&! Out $end
$var wire 1 !4 S $end
$var wire 1 4{ InpA $end
$var wire 1 0{ InpB $end
$var wire 1 7&! notS $end
$var wire 1 8&! nand1 $end
$var wire 1 9&! nand2 $end
$var wire 1 :&! inputA $end
$var wire 1 ;&! inputB $end
$var wire 1 <&! final_not $end

$scope module S_not $end
$var wire 1 7&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8&! out $end
$var wire 1 7&! in1 $end
$var wire 1 4{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :&! out $end
$var wire 1 8&! in1 $end
$var wire 1 8&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9&! out $end
$var wire 1 !4 in1 $end
$var wire 1 0{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;&! out $end
$var wire 1 9&! in1 $end
$var wire 1 9&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <&! out $end
$var wire 1 :&! in1 $end
$var wire 1 ;&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .&! out $end
$var wire 1 <&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 0&! Out $end
$var wire 1 !4 S $end
$var wire 1 3{ InpA $end
$var wire 1 /{ InpB $end
$var wire 1 =&! notS $end
$var wire 1 >&! nand1 $end
$var wire 1 ?&! nand2 $end
$var wire 1 @&! inputA $end
$var wire 1 A&! inputB $end
$var wire 1 B&! final_not $end

$scope module S_not $end
$var wire 1 =&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >&! out $end
$var wire 1 =&! in1 $end
$var wire 1 3{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @&! out $end
$var wire 1 >&! in1 $end
$var wire 1 >&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?&! out $end
$var wire 1 !4 in1 $end
$var wire 1 /{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A&! out $end
$var wire 1 ?&! in1 $end
$var wire 1 ?&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B&! out $end
$var wire 1 @&! in1 $end
$var wire 1 A&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0&! out $end
$var wire 1 B&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 2&! Out $end
$var wire 1 !4 S $end
$var wire 1 2{ InpA $end
$var wire 1 .{ InpB $end
$var wire 1 C&! notS $end
$var wire 1 D&! nand1 $end
$var wire 1 E&! nand2 $end
$var wire 1 F&! inputA $end
$var wire 1 G&! inputB $end
$var wire 1 H&! final_not $end

$scope module S_not $end
$var wire 1 C&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D&! out $end
$var wire 1 C&! in1 $end
$var wire 1 2{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F&! out $end
$var wire 1 D&! in1 $end
$var wire 1 D&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E&! out $end
$var wire 1 !4 in1 $end
$var wire 1 .{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G&! out $end
$var wire 1 E&! in1 $end
$var wire 1 E&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H&! out $end
$var wire 1 F&! in1 $end
$var wire 1 G&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2&! out $end
$var wire 1 H&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 4&! Out $end
$var wire 1 !4 S $end
$var wire 1 1{ InpA $end
$var wire 1 -{ InpB $end
$var wire 1 I&! notS $end
$var wire 1 J&! nand1 $end
$var wire 1 K&! nand2 $end
$var wire 1 L&! inputA $end
$var wire 1 M&! inputB $end
$var wire 1 N&! final_not $end

$scope module S_not $end
$var wire 1 I&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J&! out $end
$var wire 1 I&! in1 $end
$var wire 1 1{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L&! out $end
$var wire 1 J&! in1 $end
$var wire 1 J&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K&! out $end
$var wire 1 !4 in1 $end
$var wire 1 -{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M&! out $end
$var wire 1 K&! in1 $end
$var wire 1 K&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N&! out $end
$var wire 1 L&! in1 $end
$var wire 1 M&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4&! out $end
$var wire 1 N&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 /&! Out $end
$var wire 1 !4 S $end
$var wire 1 )&! InpA $end
$var wire 1 -&! InpB $end
$var wire 1 O&! notS $end
$var wire 1 P&! nand1 $end
$var wire 1 Q&! nand2 $end
$var wire 1 R&! inputA $end
$var wire 1 S&! inputB $end
$var wire 1 T&! final_not $end

$scope module S_not $end
$var wire 1 O&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P&! out $end
$var wire 1 O&! in1 $end
$var wire 1 )&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R&! out $end
$var wire 1 P&! in1 $end
$var wire 1 P&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q&! out $end
$var wire 1 !4 in1 $end
$var wire 1 -&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S&! out $end
$var wire 1 Q&! in1 $end
$var wire 1 Q&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T&! out $end
$var wire 1 R&! in1 $end
$var wire 1 S&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /&! out $end
$var wire 1 T&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 1&! Out $end
$var wire 1 !4 S $end
$var wire 1 (&! InpA $end
$var wire 1 ,&! InpB $end
$var wire 1 U&! notS $end
$var wire 1 V&! nand1 $end
$var wire 1 W&! nand2 $end
$var wire 1 X&! inputA $end
$var wire 1 Y&! inputB $end
$var wire 1 Z&! final_not $end

$scope module S_not $end
$var wire 1 U&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V&! out $end
$var wire 1 U&! in1 $end
$var wire 1 (&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X&! out $end
$var wire 1 V&! in1 $end
$var wire 1 V&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W&! out $end
$var wire 1 !4 in1 $end
$var wire 1 ,&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y&! out $end
$var wire 1 W&! in1 $end
$var wire 1 W&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z&! out $end
$var wire 1 X&! in1 $end
$var wire 1 Y&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1&! out $end
$var wire 1 Z&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 3&! Out $end
$var wire 1 !4 S $end
$var wire 1 '&! InpA $end
$var wire 1 +&! InpB $end
$var wire 1 [&! notS $end
$var wire 1 \&! nand1 $end
$var wire 1 ]&! nand2 $end
$var wire 1 ^&! inputA $end
$var wire 1 _&! inputB $end
$var wire 1 `&! final_not $end

$scope module S_not $end
$var wire 1 [&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \&! out $end
$var wire 1 [&! in1 $end
$var wire 1 '&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^&! out $end
$var wire 1 \&! in1 $end
$var wire 1 \&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]&! out $end
$var wire 1 !4 in1 $end
$var wire 1 +&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _&! out $end
$var wire 1 ]&! in1 $end
$var wire 1 ]&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `&! out $end
$var wire 1 ^&! in1 $end
$var wire 1 _&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3&! out $end
$var wire 1 `&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 6&! Out $end
$var wire 1 !4 S $end
$var wire 1 &&! InpA $end
$var wire 1 *&! InpB $end
$var wire 1 a&! notS $end
$var wire 1 b&! nand1 $end
$var wire 1 c&! nand2 $end
$var wire 1 d&! inputA $end
$var wire 1 e&! inputB $end
$var wire 1 f&! final_not $end

$scope module S_not $end
$var wire 1 a&! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b&! out $end
$var wire 1 a&! in1 $end
$var wire 1 &&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d&! out $end
$var wire 1 b&! in1 $end
$var wire 1 b&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c&! out $end
$var wire 1 !4 in1 $end
$var wire 1 *&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e&! out $end
$var wire 1 c&! in1 $end
$var wire 1 c&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f&! out $end
$var wire 1 d&! in1 $end
$var wire 1 e&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6&! out $end
$var wire 1 f&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 D{ Out $end
$var wire 1 %&! S $end
$var wire 1 .&! InpA $end
$var wire 1 /&! InpB $end
$var wire 1 g&! notS $end
$var wire 1 h&! nand1 $end
$var wire 1 i&! nand2 $end
$var wire 1 j&! inputA $end
$var wire 1 k&! inputB $end
$var wire 1 l&! final_not $end

$scope module S_not $end
$var wire 1 g&! out $end
$var wire 1 %&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h&! out $end
$var wire 1 g&! in1 $end
$var wire 1 .&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j&! out $end
$var wire 1 h&! in1 $end
$var wire 1 h&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i&! out $end
$var wire 1 %&! in1 $end
$var wire 1 /&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k&! out $end
$var wire 1 i&! in1 $end
$var wire 1 i&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l&! out $end
$var wire 1 j&! in1 $end
$var wire 1 k&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D{ out $end
$var wire 1 l&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 C{ Out $end
$var wire 1 %&! S $end
$var wire 1 0&! InpA $end
$var wire 1 1&! InpB $end
$var wire 1 m&! notS $end
$var wire 1 n&! nand1 $end
$var wire 1 o&! nand2 $end
$var wire 1 p&! inputA $end
$var wire 1 q&! inputB $end
$var wire 1 r&! final_not $end

$scope module S_not $end
$var wire 1 m&! out $end
$var wire 1 %&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n&! out $end
$var wire 1 m&! in1 $end
$var wire 1 0&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p&! out $end
$var wire 1 n&! in1 $end
$var wire 1 n&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o&! out $end
$var wire 1 %&! in1 $end
$var wire 1 1&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q&! out $end
$var wire 1 o&! in1 $end
$var wire 1 o&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r&! out $end
$var wire 1 p&! in1 $end
$var wire 1 q&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C{ out $end
$var wire 1 r&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 B{ Out $end
$var wire 1 %&! S $end
$var wire 1 2&! InpA $end
$var wire 1 3&! InpB $end
$var wire 1 s&! notS $end
$var wire 1 t&! nand1 $end
$var wire 1 u&! nand2 $end
$var wire 1 v&! inputA $end
$var wire 1 w&! inputB $end
$var wire 1 x&! final_not $end

$scope module S_not $end
$var wire 1 s&! out $end
$var wire 1 %&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t&! out $end
$var wire 1 s&! in1 $end
$var wire 1 2&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v&! out $end
$var wire 1 t&! in1 $end
$var wire 1 t&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u&! out $end
$var wire 1 %&! in1 $end
$var wire 1 3&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w&! out $end
$var wire 1 u&! in1 $end
$var wire 1 u&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x&! out $end
$var wire 1 v&! in1 $end
$var wire 1 w&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B{ out $end
$var wire 1 x&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 A{ Out $end
$var wire 1 %&! S $end
$var wire 1 4&! InpA $end
$var wire 1 6&! InpB $end
$var wire 1 y&! notS $end
$var wire 1 z&! nand1 $end
$var wire 1 {&! nand2 $end
$var wire 1 |&! inputA $end
$var wire 1 }&! inputB $end
$var wire 1 ~&! final_not $end

$scope module S_not $end
$var wire 1 y&! out $end
$var wire 1 %&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z&! out $end
$var wire 1 y&! in1 $end
$var wire 1 4&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |&! out $end
$var wire 1 z&! in1 $end
$var wire 1 z&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {&! out $end
$var wire 1 %&! in1 $end
$var wire 1 6&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }&! out $end
$var wire 1 {&! in1 $end
$var wire 1 {&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~&! out $end
$var wire 1 |&! in1 $end
$var wire 1 }&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A{ out $end
$var wire 1 ~&! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 ={ Out [3] $end
$var wire 1 >{ Out [2] $end
$var wire 1 ?{ Out [1] $end
$var wire 1 @{ Out [0] $end
$var wire 1 !'! S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 -{ InpA [3] $end
$var wire 1 .{ InpA [2] $end
$var wire 1 /{ InpA [1] $end
$var wire 1 0{ InpA [0] $end
$var wire 1 ){ InpB [3] $end
$var wire 1 *{ InpB [2] $end
$var wire 1 +{ InpB [1] $end
$var wire 1 ,{ InpB [0] $end
$var wire 1 "'! InpC [3] $end
$var wire 1 #'! InpC [2] $end
$var wire 1 $'! InpC [1] $end
$var wire 1 %'! InpC [0] $end
$var wire 1 &'! InpD [3] $end
$var wire 1 ''! InpD [2] $end
$var wire 1 ('! InpD [1] $end
$var wire 1 )'! InpD [0] $end
$var wire 1 *'! stage1_1_bit0 $end
$var wire 1 +'! stage1_2_bit0 $end
$var wire 1 ,'! stage1_1_bit1 $end
$var wire 1 -'! stage1_2_bit1 $end
$var wire 1 .'! stage1_1_bit2 $end
$var wire 1 /'! stage1_2_bit2 $end
$var wire 1 0'! stage1_1_bit3 $end
$var wire 1 1'! stage1_2_bit4 $end
$var wire 1 2'! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 *'! Out $end
$var wire 1 !4 S $end
$var wire 1 0{ InpA $end
$var wire 1 ,{ InpB $end
$var wire 1 3'! notS $end
$var wire 1 4'! nand1 $end
$var wire 1 5'! nand2 $end
$var wire 1 6'! inputA $end
$var wire 1 7'! inputB $end
$var wire 1 8'! final_not $end

$scope module S_not $end
$var wire 1 3'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4'! out $end
$var wire 1 3'! in1 $end
$var wire 1 0{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6'! out $end
$var wire 1 4'! in1 $end
$var wire 1 4'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5'! out $end
$var wire 1 !4 in1 $end
$var wire 1 ,{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7'! out $end
$var wire 1 5'! in1 $end
$var wire 1 5'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8'! out $end
$var wire 1 6'! in1 $end
$var wire 1 7'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *'! out $end
$var wire 1 8'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ,'! Out $end
$var wire 1 !4 S $end
$var wire 1 /{ InpA $end
$var wire 1 +{ InpB $end
$var wire 1 9'! notS $end
$var wire 1 :'! nand1 $end
$var wire 1 ;'! nand2 $end
$var wire 1 <'! inputA $end
$var wire 1 ='! inputB $end
$var wire 1 >'! final_not $end

$scope module S_not $end
$var wire 1 9'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :'! out $end
$var wire 1 9'! in1 $end
$var wire 1 /{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <'! out $end
$var wire 1 :'! in1 $end
$var wire 1 :'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;'! out $end
$var wire 1 !4 in1 $end
$var wire 1 +{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ='! out $end
$var wire 1 ;'! in1 $end
$var wire 1 ;'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >'! out $end
$var wire 1 <'! in1 $end
$var wire 1 ='! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,'! out $end
$var wire 1 >'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 .'! Out $end
$var wire 1 !4 S $end
$var wire 1 .{ InpA $end
$var wire 1 *{ InpB $end
$var wire 1 ?'! notS $end
$var wire 1 @'! nand1 $end
$var wire 1 A'! nand2 $end
$var wire 1 B'! inputA $end
$var wire 1 C'! inputB $end
$var wire 1 D'! final_not $end

$scope module S_not $end
$var wire 1 ?'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @'! out $end
$var wire 1 ?'! in1 $end
$var wire 1 .{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B'! out $end
$var wire 1 @'! in1 $end
$var wire 1 @'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A'! out $end
$var wire 1 !4 in1 $end
$var wire 1 *{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C'! out $end
$var wire 1 A'! in1 $end
$var wire 1 A'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D'! out $end
$var wire 1 B'! in1 $end
$var wire 1 C'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .'! out $end
$var wire 1 D'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 0'! Out $end
$var wire 1 !4 S $end
$var wire 1 -{ InpA $end
$var wire 1 ){ InpB $end
$var wire 1 E'! notS $end
$var wire 1 F'! nand1 $end
$var wire 1 G'! nand2 $end
$var wire 1 H'! inputA $end
$var wire 1 I'! inputB $end
$var wire 1 J'! final_not $end

$scope module S_not $end
$var wire 1 E'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F'! out $end
$var wire 1 E'! in1 $end
$var wire 1 -{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H'! out $end
$var wire 1 F'! in1 $end
$var wire 1 F'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G'! out $end
$var wire 1 !4 in1 $end
$var wire 1 ){ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I'! out $end
$var wire 1 G'! in1 $end
$var wire 1 G'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J'! out $end
$var wire 1 H'! in1 $end
$var wire 1 I'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0'! out $end
$var wire 1 J'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 +'! Out $end
$var wire 1 !4 S $end
$var wire 1 %'! InpA $end
$var wire 1 )'! InpB $end
$var wire 1 K'! notS $end
$var wire 1 L'! nand1 $end
$var wire 1 M'! nand2 $end
$var wire 1 N'! inputA $end
$var wire 1 O'! inputB $end
$var wire 1 P'! final_not $end

$scope module S_not $end
$var wire 1 K'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L'! out $end
$var wire 1 K'! in1 $end
$var wire 1 %'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N'! out $end
$var wire 1 L'! in1 $end
$var wire 1 L'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M'! out $end
$var wire 1 !4 in1 $end
$var wire 1 )'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O'! out $end
$var wire 1 M'! in1 $end
$var wire 1 M'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P'! out $end
$var wire 1 N'! in1 $end
$var wire 1 O'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +'! out $end
$var wire 1 P'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 -'! Out $end
$var wire 1 !4 S $end
$var wire 1 $'! InpA $end
$var wire 1 ('! InpB $end
$var wire 1 Q'! notS $end
$var wire 1 R'! nand1 $end
$var wire 1 S'! nand2 $end
$var wire 1 T'! inputA $end
$var wire 1 U'! inputB $end
$var wire 1 V'! final_not $end

$scope module S_not $end
$var wire 1 Q'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R'! out $end
$var wire 1 Q'! in1 $end
$var wire 1 $'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T'! out $end
$var wire 1 R'! in1 $end
$var wire 1 R'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S'! out $end
$var wire 1 !4 in1 $end
$var wire 1 ('! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U'! out $end
$var wire 1 S'! in1 $end
$var wire 1 S'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V'! out $end
$var wire 1 T'! in1 $end
$var wire 1 U'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -'! out $end
$var wire 1 V'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 /'! Out $end
$var wire 1 !4 S $end
$var wire 1 #'! InpA $end
$var wire 1 ''! InpB $end
$var wire 1 W'! notS $end
$var wire 1 X'! nand1 $end
$var wire 1 Y'! nand2 $end
$var wire 1 Z'! inputA $end
$var wire 1 ['! inputB $end
$var wire 1 \'! final_not $end

$scope module S_not $end
$var wire 1 W'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X'! out $end
$var wire 1 W'! in1 $end
$var wire 1 #'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z'! out $end
$var wire 1 X'! in1 $end
$var wire 1 X'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y'! out $end
$var wire 1 !4 in1 $end
$var wire 1 ''! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ['! out $end
$var wire 1 Y'! in1 $end
$var wire 1 Y'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \'! out $end
$var wire 1 Z'! in1 $end
$var wire 1 ['! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /'! out $end
$var wire 1 \'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 2'! Out $end
$var wire 1 !4 S $end
$var wire 1 "'! InpA $end
$var wire 1 &'! InpB $end
$var wire 1 ]'! notS $end
$var wire 1 ^'! nand1 $end
$var wire 1 _'! nand2 $end
$var wire 1 `'! inputA $end
$var wire 1 a'! inputB $end
$var wire 1 b'! final_not $end

$scope module S_not $end
$var wire 1 ]'! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^'! out $end
$var wire 1 ]'! in1 $end
$var wire 1 "'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `'! out $end
$var wire 1 ^'! in1 $end
$var wire 1 ^'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _'! out $end
$var wire 1 !4 in1 $end
$var wire 1 &'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a'! out $end
$var wire 1 _'! in1 $end
$var wire 1 _'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b'! out $end
$var wire 1 `'! in1 $end
$var wire 1 a'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2'! out $end
$var wire 1 b'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 @{ Out $end
$var wire 1 !'! S $end
$var wire 1 *'! InpA $end
$var wire 1 +'! InpB $end
$var wire 1 c'! notS $end
$var wire 1 d'! nand1 $end
$var wire 1 e'! nand2 $end
$var wire 1 f'! inputA $end
$var wire 1 g'! inputB $end
$var wire 1 h'! final_not $end

$scope module S_not $end
$var wire 1 c'! out $end
$var wire 1 !'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d'! out $end
$var wire 1 c'! in1 $end
$var wire 1 *'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f'! out $end
$var wire 1 d'! in1 $end
$var wire 1 d'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e'! out $end
$var wire 1 !'! in1 $end
$var wire 1 +'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g'! out $end
$var wire 1 e'! in1 $end
$var wire 1 e'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h'! out $end
$var wire 1 f'! in1 $end
$var wire 1 g'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @{ out $end
$var wire 1 h'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ?{ Out $end
$var wire 1 !'! S $end
$var wire 1 ,'! InpA $end
$var wire 1 -'! InpB $end
$var wire 1 i'! notS $end
$var wire 1 j'! nand1 $end
$var wire 1 k'! nand2 $end
$var wire 1 l'! inputA $end
$var wire 1 m'! inputB $end
$var wire 1 n'! final_not $end

$scope module S_not $end
$var wire 1 i'! out $end
$var wire 1 !'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j'! out $end
$var wire 1 i'! in1 $end
$var wire 1 ,'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l'! out $end
$var wire 1 j'! in1 $end
$var wire 1 j'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k'! out $end
$var wire 1 !'! in1 $end
$var wire 1 -'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m'! out $end
$var wire 1 k'! in1 $end
$var wire 1 k'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n'! out $end
$var wire 1 l'! in1 $end
$var wire 1 m'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?{ out $end
$var wire 1 n'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 >{ Out $end
$var wire 1 !'! S $end
$var wire 1 .'! InpA $end
$var wire 1 /'! InpB $end
$var wire 1 o'! notS $end
$var wire 1 p'! nand1 $end
$var wire 1 q'! nand2 $end
$var wire 1 r'! inputA $end
$var wire 1 s'! inputB $end
$var wire 1 t'! final_not $end

$scope module S_not $end
$var wire 1 o'! out $end
$var wire 1 !'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p'! out $end
$var wire 1 o'! in1 $end
$var wire 1 .'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r'! out $end
$var wire 1 p'! in1 $end
$var wire 1 p'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q'! out $end
$var wire 1 !'! in1 $end
$var wire 1 /'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s'! out $end
$var wire 1 q'! in1 $end
$var wire 1 q'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t'! out $end
$var wire 1 r'! in1 $end
$var wire 1 s'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >{ out $end
$var wire 1 t'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ={ Out $end
$var wire 1 !'! S $end
$var wire 1 0'! InpA $end
$var wire 1 2'! InpB $end
$var wire 1 u'! notS $end
$var wire 1 v'! nand1 $end
$var wire 1 w'! nand2 $end
$var wire 1 x'! inputA $end
$var wire 1 y'! inputB $end
$var wire 1 z'! final_not $end

$scope module S_not $end
$var wire 1 u'! out $end
$var wire 1 !'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v'! out $end
$var wire 1 u'! in1 $end
$var wire 1 0'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x'! out $end
$var wire 1 v'! in1 $end
$var wire 1 v'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w'! out $end
$var wire 1 !'! in1 $end
$var wire 1 2'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y'! out $end
$var wire 1 w'! in1 $end
$var wire 1 w'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z'! out $end
$var wire 1 x'! in1 $end
$var wire 1 y'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ={ out $end
$var wire 1 z'! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 9{ Out [3] $end
$var wire 1 :{ Out [2] $end
$var wire 1 ;{ Out [1] $end
$var wire 1 <{ Out [0] $end
$var wire 1 {'! S [1] $end
$var wire 1 !4 S [0] $end
$var wire 1 ){ InpA [3] $end
$var wire 1 *{ InpA [2] $end
$var wire 1 +{ InpA [1] $end
$var wire 1 ,{ InpA [0] $end
$var wire 1 5{ InpB [3] $end
$var wire 1 6{ InpB [2] $end
$var wire 1 7{ InpB [1] $end
$var wire 1 8{ InpB [0] $end
$var wire 1 |'! InpC [3] $end
$var wire 1 }'! InpC [2] $end
$var wire 1 ~'! InpC [1] $end
$var wire 1 !(! InpC [0] $end
$var wire 1 "(! InpD [3] $end
$var wire 1 #(! InpD [2] $end
$var wire 1 $(! InpD [1] $end
$var wire 1 %(! InpD [0] $end
$var wire 1 &(! stage1_1_bit0 $end
$var wire 1 '(! stage1_2_bit0 $end
$var wire 1 ((! stage1_1_bit1 $end
$var wire 1 )(! stage1_2_bit1 $end
$var wire 1 *(! stage1_1_bit2 $end
$var wire 1 +(! stage1_2_bit2 $end
$var wire 1 ,(! stage1_1_bit3 $end
$var wire 1 -(! stage1_2_bit4 $end
$var wire 1 .(! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 &(! Out $end
$var wire 1 !4 S $end
$var wire 1 ,{ InpA $end
$var wire 1 8{ InpB $end
$var wire 1 /(! notS $end
$var wire 1 0(! nand1 $end
$var wire 1 1(! nand2 $end
$var wire 1 2(! inputA $end
$var wire 1 3(! inputB $end
$var wire 1 4(! final_not $end

$scope module S_not $end
$var wire 1 /(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0(! out $end
$var wire 1 /(! in1 $end
$var wire 1 ,{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2(! out $end
$var wire 1 0(! in1 $end
$var wire 1 0(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1(! out $end
$var wire 1 !4 in1 $end
$var wire 1 8{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3(! out $end
$var wire 1 1(! in1 $end
$var wire 1 1(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4(! out $end
$var wire 1 2(! in1 $end
$var wire 1 3(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &(! out $end
$var wire 1 4(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ((! Out $end
$var wire 1 !4 S $end
$var wire 1 +{ InpA $end
$var wire 1 7{ InpB $end
$var wire 1 5(! notS $end
$var wire 1 6(! nand1 $end
$var wire 1 7(! nand2 $end
$var wire 1 8(! inputA $end
$var wire 1 9(! inputB $end
$var wire 1 :(! final_not $end

$scope module S_not $end
$var wire 1 5(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6(! out $end
$var wire 1 5(! in1 $end
$var wire 1 +{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8(! out $end
$var wire 1 6(! in1 $end
$var wire 1 6(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7(! out $end
$var wire 1 !4 in1 $end
$var wire 1 7{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9(! out $end
$var wire 1 7(! in1 $end
$var wire 1 7(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :(! out $end
$var wire 1 8(! in1 $end
$var wire 1 9(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ((! out $end
$var wire 1 :(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 *(! Out $end
$var wire 1 !4 S $end
$var wire 1 *{ InpA $end
$var wire 1 6{ InpB $end
$var wire 1 ;(! notS $end
$var wire 1 <(! nand1 $end
$var wire 1 =(! nand2 $end
$var wire 1 >(! inputA $end
$var wire 1 ?(! inputB $end
$var wire 1 @(! final_not $end

$scope module S_not $end
$var wire 1 ;(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <(! out $end
$var wire 1 ;(! in1 $end
$var wire 1 *{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >(! out $end
$var wire 1 <(! in1 $end
$var wire 1 <(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =(! out $end
$var wire 1 !4 in1 $end
$var wire 1 6{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?(! out $end
$var wire 1 =(! in1 $end
$var wire 1 =(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @(! out $end
$var wire 1 >(! in1 $end
$var wire 1 ?(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *(! out $end
$var wire 1 @(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ,(! Out $end
$var wire 1 !4 S $end
$var wire 1 ){ InpA $end
$var wire 1 5{ InpB $end
$var wire 1 A(! notS $end
$var wire 1 B(! nand1 $end
$var wire 1 C(! nand2 $end
$var wire 1 D(! inputA $end
$var wire 1 E(! inputB $end
$var wire 1 F(! final_not $end

$scope module S_not $end
$var wire 1 A(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B(! out $end
$var wire 1 A(! in1 $end
$var wire 1 ){ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D(! out $end
$var wire 1 B(! in1 $end
$var wire 1 B(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C(! out $end
$var wire 1 !4 in1 $end
$var wire 1 5{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E(! out $end
$var wire 1 C(! in1 $end
$var wire 1 C(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F(! out $end
$var wire 1 D(! in1 $end
$var wire 1 E(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,(! out $end
$var wire 1 F(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 '(! Out $end
$var wire 1 !4 S $end
$var wire 1 !(! InpA $end
$var wire 1 %(! InpB $end
$var wire 1 G(! notS $end
$var wire 1 H(! nand1 $end
$var wire 1 I(! nand2 $end
$var wire 1 J(! inputA $end
$var wire 1 K(! inputB $end
$var wire 1 L(! final_not $end

$scope module S_not $end
$var wire 1 G(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H(! out $end
$var wire 1 G(! in1 $end
$var wire 1 !(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J(! out $end
$var wire 1 H(! in1 $end
$var wire 1 H(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I(! out $end
$var wire 1 !4 in1 $end
$var wire 1 %(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K(! out $end
$var wire 1 I(! in1 $end
$var wire 1 I(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L(! out $end
$var wire 1 J(! in1 $end
$var wire 1 K(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '(! out $end
$var wire 1 L(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 )(! Out $end
$var wire 1 !4 S $end
$var wire 1 ~'! InpA $end
$var wire 1 $(! InpB $end
$var wire 1 M(! notS $end
$var wire 1 N(! nand1 $end
$var wire 1 O(! nand2 $end
$var wire 1 P(! inputA $end
$var wire 1 Q(! inputB $end
$var wire 1 R(! final_not $end

$scope module S_not $end
$var wire 1 M(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N(! out $end
$var wire 1 M(! in1 $end
$var wire 1 ~'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P(! out $end
$var wire 1 N(! in1 $end
$var wire 1 N(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O(! out $end
$var wire 1 !4 in1 $end
$var wire 1 $(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q(! out $end
$var wire 1 O(! in1 $end
$var wire 1 O(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R(! out $end
$var wire 1 P(! in1 $end
$var wire 1 Q(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )(! out $end
$var wire 1 R(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 +(! Out $end
$var wire 1 !4 S $end
$var wire 1 }'! InpA $end
$var wire 1 #(! InpB $end
$var wire 1 S(! notS $end
$var wire 1 T(! nand1 $end
$var wire 1 U(! nand2 $end
$var wire 1 V(! inputA $end
$var wire 1 W(! inputB $end
$var wire 1 X(! final_not $end

$scope module S_not $end
$var wire 1 S(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T(! out $end
$var wire 1 S(! in1 $end
$var wire 1 }'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V(! out $end
$var wire 1 T(! in1 $end
$var wire 1 T(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U(! out $end
$var wire 1 !4 in1 $end
$var wire 1 #(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W(! out $end
$var wire 1 U(! in1 $end
$var wire 1 U(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X(! out $end
$var wire 1 V(! in1 $end
$var wire 1 W(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +(! out $end
$var wire 1 X(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 .(! Out $end
$var wire 1 !4 S $end
$var wire 1 |'! InpA $end
$var wire 1 "(! InpB $end
$var wire 1 Y(! notS $end
$var wire 1 Z(! nand1 $end
$var wire 1 [(! nand2 $end
$var wire 1 \(! inputA $end
$var wire 1 ](! inputB $end
$var wire 1 ^(! final_not $end

$scope module S_not $end
$var wire 1 Y(! out $end
$var wire 1 !4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z(! out $end
$var wire 1 Y(! in1 $end
$var wire 1 |'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \(! out $end
$var wire 1 Z(! in1 $end
$var wire 1 Z(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [(! out $end
$var wire 1 !4 in1 $end
$var wire 1 "(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ](! out $end
$var wire 1 [(! in1 $end
$var wire 1 [(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^(! out $end
$var wire 1 \(! in1 $end
$var wire 1 ](! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .(! out $end
$var wire 1 ^(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 <{ Out $end
$var wire 1 {'! S $end
$var wire 1 &(! InpA $end
$var wire 1 '(! InpB $end
$var wire 1 _(! notS $end
$var wire 1 `(! nand1 $end
$var wire 1 a(! nand2 $end
$var wire 1 b(! inputA $end
$var wire 1 c(! inputB $end
$var wire 1 d(! final_not $end

$scope module S_not $end
$var wire 1 _(! out $end
$var wire 1 {'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `(! out $end
$var wire 1 _(! in1 $end
$var wire 1 &(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b(! out $end
$var wire 1 `(! in1 $end
$var wire 1 `(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a(! out $end
$var wire 1 {'! in1 $end
$var wire 1 '(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c(! out $end
$var wire 1 a(! in1 $end
$var wire 1 a(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d(! out $end
$var wire 1 b(! in1 $end
$var wire 1 c(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <{ out $end
$var wire 1 d(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ;{ Out $end
$var wire 1 {'! S $end
$var wire 1 ((! InpA $end
$var wire 1 )(! InpB $end
$var wire 1 e(! notS $end
$var wire 1 f(! nand1 $end
$var wire 1 g(! nand2 $end
$var wire 1 h(! inputA $end
$var wire 1 i(! inputB $end
$var wire 1 j(! final_not $end

$scope module S_not $end
$var wire 1 e(! out $end
$var wire 1 {'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f(! out $end
$var wire 1 e(! in1 $end
$var wire 1 ((! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h(! out $end
$var wire 1 f(! in1 $end
$var wire 1 f(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g(! out $end
$var wire 1 {'! in1 $end
$var wire 1 )(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i(! out $end
$var wire 1 g(! in1 $end
$var wire 1 g(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j(! out $end
$var wire 1 h(! in1 $end
$var wire 1 i(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;{ out $end
$var wire 1 j(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 :{ Out $end
$var wire 1 {'! S $end
$var wire 1 *(! InpA $end
$var wire 1 +(! InpB $end
$var wire 1 k(! notS $end
$var wire 1 l(! nand1 $end
$var wire 1 m(! nand2 $end
$var wire 1 n(! inputA $end
$var wire 1 o(! inputB $end
$var wire 1 p(! final_not $end

$scope module S_not $end
$var wire 1 k(! out $end
$var wire 1 {'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l(! out $end
$var wire 1 k(! in1 $end
$var wire 1 *(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n(! out $end
$var wire 1 l(! in1 $end
$var wire 1 l(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m(! out $end
$var wire 1 {'! in1 $end
$var wire 1 +(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o(! out $end
$var wire 1 m(! in1 $end
$var wire 1 m(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p(! out $end
$var wire 1 n(! in1 $end
$var wire 1 o(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :{ out $end
$var wire 1 p(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 9{ Out $end
$var wire 1 {'! S $end
$var wire 1 ,(! InpA $end
$var wire 1 .(! InpB $end
$var wire 1 q(! notS $end
$var wire 1 r(! nand1 $end
$var wire 1 s(! nand2 $end
$var wire 1 t(! inputA $end
$var wire 1 u(! inputB $end
$var wire 1 v(! final_not $end

$scope module S_not $end
$var wire 1 q(! out $end
$var wire 1 {'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r(! out $end
$var wire 1 q(! in1 $end
$var wire 1 ,(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t(! out $end
$var wire 1 r(! in1 $end
$var wire 1 r(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s(! out $end
$var wire 1 {'! in1 $end
$var wire 1 .(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u(! out $end
$var wire 1 s(! in1 $end
$var wire 1 s(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v(! out $end
$var wire 1 t(! in1 $end
$var wire 1 u(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9{ out $end
$var wire 1 v(! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 R5 Out [3] $end
$var wire 1 S5 Out [2] $end
$var wire 1 T5 Out [1] $end
$var wire 1 U5 Out [0] $end
$var wire 1 w(! S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 E{ InpA [3] $end
$var wire 1 F{ InpA [2] $end
$var wire 1 G{ InpA [1] $end
$var wire 1 H{ InpA [0] $end
$var wire 1 ={ InpB [3] $end
$var wire 1 >{ InpB [2] $end
$var wire 1 ?{ InpB [1] $end
$var wire 1 @{ InpB [0] $end
$var wire 1 x(! InpC [3] $end
$var wire 1 y(! InpC [2] $end
$var wire 1 z(! InpC [1] $end
$var wire 1 {(! InpC [0] $end
$var wire 1 |(! InpD [3] $end
$var wire 1 }(! InpD [2] $end
$var wire 1 ~(! InpD [1] $end
$var wire 1 !)! InpD [0] $end
$var wire 1 ")! stage1_1_bit0 $end
$var wire 1 #)! stage1_2_bit0 $end
$var wire 1 $)! stage1_1_bit1 $end
$var wire 1 %)! stage1_2_bit1 $end
$var wire 1 &)! stage1_1_bit2 $end
$var wire 1 ')! stage1_2_bit2 $end
$var wire 1 ()! stage1_1_bit3 $end
$var wire 1 ))! stage1_2_bit4 $end
$var wire 1 *)! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ")! Out $end
$var wire 1 ~3 S $end
$var wire 1 H{ InpA $end
$var wire 1 @{ InpB $end
$var wire 1 +)! notS $end
$var wire 1 ,)! nand1 $end
$var wire 1 -)! nand2 $end
$var wire 1 .)! inputA $end
$var wire 1 /)! inputB $end
$var wire 1 0)! final_not $end

$scope module S_not $end
$var wire 1 +)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,)! out $end
$var wire 1 +)! in1 $end
$var wire 1 H{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .)! out $end
$var wire 1 ,)! in1 $end
$var wire 1 ,)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 @{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /)! out $end
$var wire 1 -)! in1 $end
$var wire 1 -)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0)! out $end
$var wire 1 .)! in1 $end
$var wire 1 /)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ")! out $end
$var wire 1 0)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 $)! Out $end
$var wire 1 ~3 S $end
$var wire 1 G{ InpA $end
$var wire 1 ?{ InpB $end
$var wire 1 1)! notS $end
$var wire 1 2)! nand1 $end
$var wire 1 3)! nand2 $end
$var wire 1 4)! inputA $end
$var wire 1 5)! inputB $end
$var wire 1 6)! final_not $end

$scope module S_not $end
$var wire 1 1)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2)! out $end
$var wire 1 1)! in1 $end
$var wire 1 G{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4)! out $end
$var wire 1 2)! in1 $end
$var wire 1 2)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 ?{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5)! out $end
$var wire 1 3)! in1 $end
$var wire 1 3)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6)! out $end
$var wire 1 4)! in1 $end
$var wire 1 5)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $)! out $end
$var wire 1 6)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 &)! Out $end
$var wire 1 ~3 S $end
$var wire 1 F{ InpA $end
$var wire 1 >{ InpB $end
$var wire 1 7)! notS $end
$var wire 1 8)! nand1 $end
$var wire 1 9)! nand2 $end
$var wire 1 :)! inputA $end
$var wire 1 ;)! inputB $end
$var wire 1 <)! final_not $end

$scope module S_not $end
$var wire 1 7)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8)! out $end
$var wire 1 7)! in1 $end
$var wire 1 F{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :)! out $end
$var wire 1 8)! in1 $end
$var wire 1 8)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 >{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;)! out $end
$var wire 1 9)! in1 $end
$var wire 1 9)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <)! out $end
$var wire 1 :)! in1 $end
$var wire 1 ;)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &)! out $end
$var wire 1 <)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ()! Out $end
$var wire 1 ~3 S $end
$var wire 1 E{ InpA $end
$var wire 1 ={ InpB $end
$var wire 1 =)! notS $end
$var wire 1 >)! nand1 $end
$var wire 1 ?)! nand2 $end
$var wire 1 @)! inputA $end
$var wire 1 A)! inputB $end
$var wire 1 B)! final_not $end

$scope module S_not $end
$var wire 1 =)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >)! out $end
$var wire 1 =)! in1 $end
$var wire 1 E{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @)! out $end
$var wire 1 >)! in1 $end
$var wire 1 >)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 ={ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A)! out $end
$var wire 1 ?)! in1 $end
$var wire 1 ?)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B)! out $end
$var wire 1 @)! in1 $end
$var wire 1 A)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ()! out $end
$var wire 1 B)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 #)! Out $end
$var wire 1 ~3 S $end
$var wire 1 {(! InpA $end
$var wire 1 !)! InpB $end
$var wire 1 C)! notS $end
$var wire 1 D)! nand1 $end
$var wire 1 E)! nand2 $end
$var wire 1 F)! inputA $end
$var wire 1 G)! inputB $end
$var wire 1 H)! final_not $end

$scope module S_not $end
$var wire 1 C)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D)! out $end
$var wire 1 C)! in1 $end
$var wire 1 {(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F)! out $end
$var wire 1 D)! in1 $end
$var wire 1 D)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 !)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G)! out $end
$var wire 1 E)! in1 $end
$var wire 1 E)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H)! out $end
$var wire 1 F)! in1 $end
$var wire 1 G)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #)! out $end
$var wire 1 H)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 %)! Out $end
$var wire 1 ~3 S $end
$var wire 1 z(! InpA $end
$var wire 1 ~(! InpB $end
$var wire 1 I)! notS $end
$var wire 1 J)! nand1 $end
$var wire 1 K)! nand2 $end
$var wire 1 L)! inputA $end
$var wire 1 M)! inputB $end
$var wire 1 N)! final_not $end

$scope module S_not $end
$var wire 1 I)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J)! out $end
$var wire 1 I)! in1 $end
$var wire 1 z(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L)! out $end
$var wire 1 J)! in1 $end
$var wire 1 J)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 ~(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M)! out $end
$var wire 1 K)! in1 $end
$var wire 1 K)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N)! out $end
$var wire 1 L)! in1 $end
$var wire 1 M)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %)! out $end
$var wire 1 N)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ')! Out $end
$var wire 1 ~3 S $end
$var wire 1 y(! InpA $end
$var wire 1 }(! InpB $end
$var wire 1 O)! notS $end
$var wire 1 P)! nand1 $end
$var wire 1 Q)! nand2 $end
$var wire 1 R)! inputA $end
$var wire 1 S)! inputB $end
$var wire 1 T)! final_not $end

$scope module S_not $end
$var wire 1 O)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P)! out $end
$var wire 1 O)! in1 $end
$var wire 1 y(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R)! out $end
$var wire 1 P)! in1 $end
$var wire 1 P)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 }(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S)! out $end
$var wire 1 Q)! in1 $end
$var wire 1 Q)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T)! out $end
$var wire 1 R)! in1 $end
$var wire 1 S)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ')! out $end
$var wire 1 T)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 *)! Out $end
$var wire 1 ~3 S $end
$var wire 1 x(! InpA $end
$var wire 1 |(! InpB $end
$var wire 1 U)! notS $end
$var wire 1 V)! nand1 $end
$var wire 1 W)! nand2 $end
$var wire 1 X)! inputA $end
$var wire 1 Y)! inputB $end
$var wire 1 Z)! final_not $end

$scope module S_not $end
$var wire 1 U)! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V)! out $end
$var wire 1 U)! in1 $end
$var wire 1 x(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X)! out $end
$var wire 1 V)! in1 $end
$var wire 1 V)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W)! out $end
$var wire 1 ~3 in1 $end
$var wire 1 |(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y)! out $end
$var wire 1 W)! in1 $end
$var wire 1 W)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z)! out $end
$var wire 1 X)! in1 $end
$var wire 1 Y)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *)! out $end
$var wire 1 Z)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 U5 Out $end
$var wire 1 w(! S $end
$var wire 1 ")! InpA $end
$var wire 1 #)! InpB $end
$var wire 1 [)! notS $end
$var wire 1 \)! nand1 $end
$var wire 1 ])! nand2 $end
$var wire 1 ^)! inputA $end
$var wire 1 _)! inputB $end
$var wire 1 `)! final_not $end

$scope module S_not $end
$var wire 1 [)! out $end
$var wire 1 w(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \)! out $end
$var wire 1 [)! in1 $end
$var wire 1 ")! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^)! out $end
$var wire 1 \)! in1 $end
$var wire 1 \)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ])! out $end
$var wire 1 w(! in1 $end
$var wire 1 #)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _)! out $end
$var wire 1 ])! in1 $end
$var wire 1 ])! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `)! out $end
$var wire 1 ^)! in1 $end
$var wire 1 _)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U5 out $end
$var wire 1 `)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 T5 Out $end
$var wire 1 w(! S $end
$var wire 1 $)! InpA $end
$var wire 1 %)! InpB $end
$var wire 1 a)! notS $end
$var wire 1 b)! nand1 $end
$var wire 1 c)! nand2 $end
$var wire 1 d)! inputA $end
$var wire 1 e)! inputB $end
$var wire 1 f)! final_not $end

$scope module S_not $end
$var wire 1 a)! out $end
$var wire 1 w(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b)! out $end
$var wire 1 a)! in1 $end
$var wire 1 $)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d)! out $end
$var wire 1 b)! in1 $end
$var wire 1 b)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c)! out $end
$var wire 1 w(! in1 $end
$var wire 1 %)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e)! out $end
$var wire 1 c)! in1 $end
$var wire 1 c)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f)! out $end
$var wire 1 d)! in1 $end
$var wire 1 e)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T5 out $end
$var wire 1 f)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 S5 Out $end
$var wire 1 w(! S $end
$var wire 1 &)! InpA $end
$var wire 1 ')! InpB $end
$var wire 1 g)! notS $end
$var wire 1 h)! nand1 $end
$var wire 1 i)! nand2 $end
$var wire 1 j)! inputA $end
$var wire 1 k)! inputB $end
$var wire 1 l)! final_not $end

$scope module S_not $end
$var wire 1 g)! out $end
$var wire 1 w(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h)! out $end
$var wire 1 g)! in1 $end
$var wire 1 &)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j)! out $end
$var wire 1 h)! in1 $end
$var wire 1 h)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i)! out $end
$var wire 1 w(! in1 $end
$var wire 1 ')! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k)! out $end
$var wire 1 i)! in1 $end
$var wire 1 i)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l)! out $end
$var wire 1 j)! in1 $end
$var wire 1 k)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S5 out $end
$var wire 1 l)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 R5 Out $end
$var wire 1 w(! S $end
$var wire 1 ()! InpA $end
$var wire 1 *)! InpB $end
$var wire 1 m)! notS $end
$var wire 1 n)! nand1 $end
$var wire 1 o)! nand2 $end
$var wire 1 p)! inputA $end
$var wire 1 q)! inputB $end
$var wire 1 r)! final_not $end

$scope module S_not $end
$var wire 1 m)! out $end
$var wire 1 w(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n)! out $end
$var wire 1 m)! in1 $end
$var wire 1 ()! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p)! out $end
$var wire 1 n)! in1 $end
$var wire 1 n)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o)! out $end
$var wire 1 w(! in1 $end
$var wire 1 *)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q)! out $end
$var wire 1 o)! in1 $end
$var wire 1 o)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r)! out $end
$var wire 1 p)! in1 $end
$var wire 1 q)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R5 out $end
$var wire 1 r)! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 N5 Out [3] $end
$var wire 1 O5 Out [2] $end
$var wire 1 P5 Out [1] $end
$var wire 1 Q5 Out [0] $end
$var wire 1 s)! S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 A{ InpA [3] $end
$var wire 1 B{ InpA [2] $end
$var wire 1 C{ InpA [1] $end
$var wire 1 D{ InpA [0] $end
$var wire 1 9{ InpB [3] $end
$var wire 1 :{ InpB [2] $end
$var wire 1 ;{ InpB [1] $end
$var wire 1 <{ InpB [0] $end
$var wire 1 t)! InpC [3] $end
$var wire 1 u)! InpC [2] $end
$var wire 1 v)! InpC [1] $end
$var wire 1 w)! InpC [0] $end
$var wire 1 x)! InpD [3] $end
$var wire 1 y)! InpD [2] $end
$var wire 1 z)! InpD [1] $end
$var wire 1 {)! InpD [0] $end
$var wire 1 |)! stage1_1_bit0 $end
$var wire 1 })! stage1_2_bit0 $end
$var wire 1 ~)! stage1_1_bit1 $end
$var wire 1 !*! stage1_2_bit1 $end
$var wire 1 "*! stage1_1_bit2 $end
$var wire 1 #*! stage1_2_bit2 $end
$var wire 1 $*! stage1_1_bit3 $end
$var wire 1 %*! stage1_2_bit4 $end
$var wire 1 &*! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 |)! Out $end
$var wire 1 ~3 S $end
$var wire 1 D{ InpA $end
$var wire 1 <{ InpB $end
$var wire 1 '*! notS $end
$var wire 1 (*! nand1 $end
$var wire 1 )*! nand2 $end
$var wire 1 **! inputA $end
$var wire 1 +*! inputB $end
$var wire 1 ,*! final_not $end

$scope module S_not $end
$var wire 1 '*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (*! out $end
$var wire 1 '*! in1 $end
$var wire 1 D{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 **! out $end
$var wire 1 (*! in1 $end
$var wire 1 (*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 <{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +*! out $end
$var wire 1 )*! in1 $end
$var wire 1 )*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,*! out $end
$var wire 1 **! in1 $end
$var wire 1 +*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |)! out $end
$var wire 1 ,*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ~)! Out $end
$var wire 1 ~3 S $end
$var wire 1 C{ InpA $end
$var wire 1 ;{ InpB $end
$var wire 1 -*! notS $end
$var wire 1 .*! nand1 $end
$var wire 1 /*! nand2 $end
$var wire 1 0*! inputA $end
$var wire 1 1*! inputB $end
$var wire 1 2*! final_not $end

$scope module S_not $end
$var wire 1 -*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .*! out $end
$var wire 1 -*! in1 $end
$var wire 1 C{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0*! out $end
$var wire 1 .*! in1 $end
$var wire 1 .*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 ;{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1*! out $end
$var wire 1 /*! in1 $end
$var wire 1 /*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2*! out $end
$var wire 1 0*! in1 $end
$var wire 1 1*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~)! out $end
$var wire 1 2*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 "*! Out $end
$var wire 1 ~3 S $end
$var wire 1 B{ InpA $end
$var wire 1 :{ InpB $end
$var wire 1 3*! notS $end
$var wire 1 4*! nand1 $end
$var wire 1 5*! nand2 $end
$var wire 1 6*! inputA $end
$var wire 1 7*! inputB $end
$var wire 1 8*! final_not $end

$scope module S_not $end
$var wire 1 3*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4*! out $end
$var wire 1 3*! in1 $end
$var wire 1 B{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6*! out $end
$var wire 1 4*! in1 $end
$var wire 1 4*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 :{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7*! out $end
$var wire 1 5*! in1 $end
$var wire 1 5*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8*! out $end
$var wire 1 6*! in1 $end
$var wire 1 7*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "*! out $end
$var wire 1 8*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 $*! Out $end
$var wire 1 ~3 S $end
$var wire 1 A{ InpA $end
$var wire 1 9{ InpB $end
$var wire 1 9*! notS $end
$var wire 1 :*! nand1 $end
$var wire 1 ;*! nand2 $end
$var wire 1 <*! inputA $end
$var wire 1 =*! inputB $end
$var wire 1 >*! final_not $end

$scope module S_not $end
$var wire 1 9*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :*! out $end
$var wire 1 9*! in1 $end
$var wire 1 A{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <*! out $end
$var wire 1 :*! in1 $end
$var wire 1 :*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 9{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =*! out $end
$var wire 1 ;*! in1 $end
$var wire 1 ;*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >*! out $end
$var wire 1 <*! in1 $end
$var wire 1 =*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $*! out $end
$var wire 1 >*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 })! Out $end
$var wire 1 ~3 S $end
$var wire 1 w)! InpA $end
$var wire 1 {)! InpB $end
$var wire 1 ?*! notS $end
$var wire 1 @*! nand1 $end
$var wire 1 A*! nand2 $end
$var wire 1 B*! inputA $end
$var wire 1 C*! inputB $end
$var wire 1 D*! final_not $end

$scope module S_not $end
$var wire 1 ?*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @*! out $end
$var wire 1 ?*! in1 $end
$var wire 1 w)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B*! out $end
$var wire 1 @*! in1 $end
$var wire 1 @*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 {)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C*! out $end
$var wire 1 A*! in1 $end
$var wire 1 A*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D*! out $end
$var wire 1 B*! in1 $end
$var wire 1 C*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 })! out $end
$var wire 1 D*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 !*! Out $end
$var wire 1 ~3 S $end
$var wire 1 v)! InpA $end
$var wire 1 z)! InpB $end
$var wire 1 E*! notS $end
$var wire 1 F*! nand1 $end
$var wire 1 G*! nand2 $end
$var wire 1 H*! inputA $end
$var wire 1 I*! inputB $end
$var wire 1 J*! final_not $end

$scope module S_not $end
$var wire 1 E*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F*! out $end
$var wire 1 E*! in1 $end
$var wire 1 v)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H*! out $end
$var wire 1 F*! in1 $end
$var wire 1 F*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 z)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I*! out $end
$var wire 1 G*! in1 $end
$var wire 1 G*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J*! out $end
$var wire 1 H*! in1 $end
$var wire 1 I*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !*! out $end
$var wire 1 J*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 #*! Out $end
$var wire 1 ~3 S $end
$var wire 1 u)! InpA $end
$var wire 1 y)! InpB $end
$var wire 1 K*! notS $end
$var wire 1 L*! nand1 $end
$var wire 1 M*! nand2 $end
$var wire 1 N*! inputA $end
$var wire 1 O*! inputB $end
$var wire 1 P*! final_not $end

$scope module S_not $end
$var wire 1 K*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L*! out $end
$var wire 1 K*! in1 $end
$var wire 1 u)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N*! out $end
$var wire 1 L*! in1 $end
$var wire 1 L*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 y)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O*! out $end
$var wire 1 M*! in1 $end
$var wire 1 M*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P*! out $end
$var wire 1 N*! in1 $end
$var wire 1 O*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #*! out $end
$var wire 1 P*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 &*! Out $end
$var wire 1 ~3 S $end
$var wire 1 t)! InpA $end
$var wire 1 x)! InpB $end
$var wire 1 Q*! notS $end
$var wire 1 R*! nand1 $end
$var wire 1 S*! nand2 $end
$var wire 1 T*! inputA $end
$var wire 1 U*! inputB $end
$var wire 1 V*! final_not $end

$scope module S_not $end
$var wire 1 Q*! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R*! out $end
$var wire 1 Q*! in1 $end
$var wire 1 t)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T*! out $end
$var wire 1 R*! in1 $end
$var wire 1 R*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S*! out $end
$var wire 1 ~3 in1 $end
$var wire 1 x)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U*! out $end
$var wire 1 S*! in1 $end
$var wire 1 S*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V*! out $end
$var wire 1 T*! in1 $end
$var wire 1 U*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &*! out $end
$var wire 1 V*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Q5 Out $end
$var wire 1 s)! S $end
$var wire 1 |)! InpA $end
$var wire 1 })! InpB $end
$var wire 1 W*! notS $end
$var wire 1 X*! nand1 $end
$var wire 1 Y*! nand2 $end
$var wire 1 Z*! inputA $end
$var wire 1 [*! inputB $end
$var wire 1 \*! final_not $end

$scope module S_not $end
$var wire 1 W*! out $end
$var wire 1 s)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X*! out $end
$var wire 1 W*! in1 $end
$var wire 1 |)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z*! out $end
$var wire 1 X*! in1 $end
$var wire 1 X*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y*! out $end
$var wire 1 s)! in1 $end
$var wire 1 })! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [*! out $end
$var wire 1 Y*! in1 $end
$var wire 1 Y*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \*! out $end
$var wire 1 Z*! in1 $end
$var wire 1 [*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q5 out $end
$var wire 1 \*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 P5 Out $end
$var wire 1 s)! S $end
$var wire 1 ~)! InpA $end
$var wire 1 !*! InpB $end
$var wire 1 ]*! notS $end
$var wire 1 ^*! nand1 $end
$var wire 1 _*! nand2 $end
$var wire 1 `*! inputA $end
$var wire 1 a*! inputB $end
$var wire 1 b*! final_not $end

$scope module S_not $end
$var wire 1 ]*! out $end
$var wire 1 s)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^*! out $end
$var wire 1 ]*! in1 $end
$var wire 1 ~)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `*! out $end
$var wire 1 ^*! in1 $end
$var wire 1 ^*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _*! out $end
$var wire 1 s)! in1 $end
$var wire 1 !*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a*! out $end
$var wire 1 _*! in1 $end
$var wire 1 _*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b*! out $end
$var wire 1 `*! in1 $end
$var wire 1 a*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P5 out $end
$var wire 1 b*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 O5 Out $end
$var wire 1 s)! S $end
$var wire 1 "*! InpA $end
$var wire 1 #*! InpB $end
$var wire 1 c*! notS $end
$var wire 1 d*! nand1 $end
$var wire 1 e*! nand2 $end
$var wire 1 f*! inputA $end
$var wire 1 g*! inputB $end
$var wire 1 h*! final_not $end

$scope module S_not $end
$var wire 1 c*! out $end
$var wire 1 s)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d*! out $end
$var wire 1 c*! in1 $end
$var wire 1 "*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f*! out $end
$var wire 1 d*! in1 $end
$var wire 1 d*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e*! out $end
$var wire 1 s)! in1 $end
$var wire 1 #*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g*! out $end
$var wire 1 e*! in1 $end
$var wire 1 e*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h*! out $end
$var wire 1 f*! in1 $end
$var wire 1 g*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O5 out $end
$var wire 1 h*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 N5 Out $end
$var wire 1 s)! S $end
$var wire 1 $*! InpA $end
$var wire 1 &*! InpB $end
$var wire 1 i*! notS $end
$var wire 1 j*! nand1 $end
$var wire 1 k*! nand2 $end
$var wire 1 l*! inputA $end
$var wire 1 m*! inputB $end
$var wire 1 n*! final_not $end

$scope module S_not $end
$var wire 1 i*! out $end
$var wire 1 s)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j*! out $end
$var wire 1 i*! in1 $end
$var wire 1 $*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l*! out $end
$var wire 1 j*! in1 $end
$var wire 1 j*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k*! out $end
$var wire 1 s)! in1 $end
$var wire 1 &*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m*! out $end
$var wire 1 k*! in1 $end
$var wire 1 k*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n*! out $end
$var wire 1 l*! in1 $end
$var wire 1 m*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N5 out $end
$var wire 1 n*! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 J5 Out [3] $end
$var wire 1 K5 Out [2] $end
$var wire 1 L5 Out [1] $end
$var wire 1 M5 Out [0] $end
$var wire 1 o*! S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 ={ InpA [3] $end
$var wire 1 >{ InpA [2] $end
$var wire 1 ?{ InpA [1] $end
$var wire 1 @{ InpA [0] $end
$var wire 1 E{ InpB [3] $end
$var wire 1 F{ InpB [2] $end
$var wire 1 G{ InpB [1] $end
$var wire 1 H{ InpB [0] $end
$var wire 1 p*! InpC [3] $end
$var wire 1 q*! InpC [2] $end
$var wire 1 r*! InpC [1] $end
$var wire 1 s*! InpC [0] $end
$var wire 1 t*! InpD [3] $end
$var wire 1 u*! InpD [2] $end
$var wire 1 v*! InpD [1] $end
$var wire 1 w*! InpD [0] $end
$var wire 1 x*! stage1_1_bit0 $end
$var wire 1 y*! stage1_2_bit0 $end
$var wire 1 z*! stage1_1_bit1 $end
$var wire 1 {*! stage1_2_bit1 $end
$var wire 1 |*! stage1_1_bit2 $end
$var wire 1 }*! stage1_2_bit2 $end
$var wire 1 ~*! stage1_1_bit3 $end
$var wire 1 !+! stage1_2_bit4 $end
$var wire 1 "+! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 x*! Out $end
$var wire 1 ~3 S $end
$var wire 1 @{ InpA $end
$var wire 1 H{ InpB $end
$var wire 1 #+! notS $end
$var wire 1 $+! nand1 $end
$var wire 1 %+! nand2 $end
$var wire 1 &+! inputA $end
$var wire 1 '+! inputB $end
$var wire 1 (+! final_not $end

$scope module S_not $end
$var wire 1 #+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $+! out $end
$var wire 1 #+! in1 $end
$var wire 1 @{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &+! out $end
$var wire 1 $+! in1 $end
$var wire 1 $+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 H{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '+! out $end
$var wire 1 %+! in1 $end
$var wire 1 %+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (+! out $end
$var wire 1 &+! in1 $end
$var wire 1 '+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x*! out $end
$var wire 1 (+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 z*! Out $end
$var wire 1 ~3 S $end
$var wire 1 ?{ InpA $end
$var wire 1 G{ InpB $end
$var wire 1 )+! notS $end
$var wire 1 *+! nand1 $end
$var wire 1 ++! nand2 $end
$var wire 1 ,+! inputA $end
$var wire 1 -+! inputB $end
$var wire 1 .+! final_not $end

$scope module S_not $end
$var wire 1 )+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *+! out $end
$var wire 1 )+! in1 $end
$var wire 1 ?{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,+! out $end
$var wire 1 *+! in1 $end
$var wire 1 *+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ++! out $end
$var wire 1 ~3 in1 $end
$var wire 1 G{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -+! out $end
$var wire 1 ++! in1 $end
$var wire 1 ++! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .+! out $end
$var wire 1 ,+! in1 $end
$var wire 1 -+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z*! out $end
$var wire 1 .+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |*! Out $end
$var wire 1 ~3 S $end
$var wire 1 >{ InpA $end
$var wire 1 F{ InpB $end
$var wire 1 /+! notS $end
$var wire 1 0+! nand1 $end
$var wire 1 1+! nand2 $end
$var wire 1 2+! inputA $end
$var wire 1 3+! inputB $end
$var wire 1 4+! final_not $end

$scope module S_not $end
$var wire 1 /+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0+! out $end
$var wire 1 /+! in1 $end
$var wire 1 >{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2+! out $end
$var wire 1 0+! in1 $end
$var wire 1 0+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 F{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3+! out $end
$var wire 1 1+! in1 $end
$var wire 1 1+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4+! out $end
$var wire 1 2+! in1 $end
$var wire 1 3+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |*! out $end
$var wire 1 4+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~*! Out $end
$var wire 1 ~3 S $end
$var wire 1 ={ InpA $end
$var wire 1 E{ InpB $end
$var wire 1 5+! notS $end
$var wire 1 6+! nand1 $end
$var wire 1 7+! nand2 $end
$var wire 1 8+! inputA $end
$var wire 1 9+! inputB $end
$var wire 1 :+! final_not $end

$scope module S_not $end
$var wire 1 5+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6+! out $end
$var wire 1 5+! in1 $end
$var wire 1 ={ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8+! out $end
$var wire 1 6+! in1 $end
$var wire 1 6+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 E{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9+! out $end
$var wire 1 7+! in1 $end
$var wire 1 7+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :+! out $end
$var wire 1 8+! in1 $end
$var wire 1 9+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~*! out $end
$var wire 1 :+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 y*! Out $end
$var wire 1 ~3 S $end
$var wire 1 s*! InpA $end
$var wire 1 w*! InpB $end
$var wire 1 ;+! notS $end
$var wire 1 <+! nand1 $end
$var wire 1 =+! nand2 $end
$var wire 1 >+! inputA $end
$var wire 1 ?+! inputB $end
$var wire 1 @+! final_not $end

$scope module S_not $end
$var wire 1 ;+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <+! out $end
$var wire 1 ;+! in1 $end
$var wire 1 s*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >+! out $end
$var wire 1 <+! in1 $end
$var wire 1 <+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 w*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?+! out $end
$var wire 1 =+! in1 $end
$var wire 1 =+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @+! out $end
$var wire 1 >+! in1 $end
$var wire 1 ?+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y*! out $end
$var wire 1 @+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {*! Out $end
$var wire 1 ~3 S $end
$var wire 1 r*! InpA $end
$var wire 1 v*! InpB $end
$var wire 1 A+! notS $end
$var wire 1 B+! nand1 $end
$var wire 1 C+! nand2 $end
$var wire 1 D+! inputA $end
$var wire 1 E+! inputB $end
$var wire 1 F+! final_not $end

$scope module S_not $end
$var wire 1 A+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B+! out $end
$var wire 1 A+! in1 $end
$var wire 1 r*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D+! out $end
$var wire 1 B+! in1 $end
$var wire 1 B+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 v*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E+! out $end
$var wire 1 C+! in1 $end
$var wire 1 C+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F+! out $end
$var wire 1 D+! in1 $end
$var wire 1 E+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {*! out $end
$var wire 1 F+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }*! Out $end
$var wire 1 ~3 S $end
$var wire 1 q*! InpA $end
$var wire 1 u*! InpB $end
$var wire 1 G+! notS $end
$var wire 1 H+! nand1 $end
$var wire 1 I+! nand2 $end
$var wire 1 J+! inputA $end
$var wire 1 K+! inputB $end
$var wire 1 L+! final_not $end

$scope module S_not $end
$var wire 1 G+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H+! out $end
$var wire 1 G+! in1 $end
$var wire 1 q*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J+! out $end
$var wire 1 H+! in1 $end
$var wire 1 H+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 u*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K+! out $end
$var wire 1 I+! in1 $end
$var wire 1 I+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L+! out $end
$var wire 1 J+! in1 $end
$var wire 1 K+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }*! out $end
$var wire 1 L+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "+! Out $end
$var wire 1 ~3 S $end
$var wire 1 p*! InpA $end
$var wire 1 t*! InpB $end
$var wire 1 M+! notS $end
$var wire 1 N+! nand1 $end
$var wire 1 O+! nand2 $end
$var wire 1 P+! inputA $end
$var wire 1 Q+! inputB $end
$var wire 1 R+! final_not $end

$scope module S_not $end
$var wire 1 M+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N+! out $end
$var wire 1 M+! in1 $end
$var wire 1 p*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P+! out $end
$var wire 1 N+! in1 $end
$var wire 1 N+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O+! out $end
$var wire 1 ~3 in1 $end
$var wire 1 t*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q+! out $end
$var wire 1 O+! in1 $end
$var wire 1 O+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R+! out $end
$var wire 1 P+! in1 $end
$var wire 1 Q+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "+! out $end
$var wire 1 R+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 M5 Out $end
$var wire 1 o*! S $end
$var wire 1 x*! InpA $end
$var wire 1 y*! InpB $end
$var wire 1 S+! notS $end
$var wire 1 T+! nand1 $end
$var wire 1 U+! nand2 $end
$var wire 1 V+! inputA $end
$var wire 1 W+! inputB $end
$var wire 1 X+! final_not $end

$scope module S_not $end
$var wire 1 S+! out $end
$var wire 1 o*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T+! out $end
$var wire 1 S+! in1 $end
$var wire 1 x*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V+! out $end
$var wire 1 T+! in1 $end
$var wire 1 T+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U+! out $end
$var wire 1 o*! in1 $end
$var wire 1 y*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W+! out $end
$var wire 1 U+! in1 $end
$var wire 1 U+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X+! out $end
$var wire 1 V+! in1 $end
$var wire 1 W+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M5 out $end
$var wire 1 X+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 L5 Out $end
$var wire 1 o*! S $end
$var wire 1 z*! InpA $end
$var wire 1 {*! InpB $end
$var wire 1 Y+! notS $end
$var wire 1 Z+! nand1 $end
$var wire 1 [+! nand2 $end
$var wire 1 \+! inputA $end
$var wire 1 ]+! inputB $end
$var wire 1 ^+! final_not $end

$scope module S_not $end
$var wire 1 Y+! out $end
$var wire 1 o*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z+! out $end
$var wire 1 Y+! in1 $end
$var wire 1 z*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \+! out $end
$var wire 1 Z+! in1 $end
$var wire 1 Z+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [+! out $end
$var wire 1 o*! in1 $end
$var wire 1 {*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]+! out $end
$var wire 1 [+! in1 $end
$var wire 1 [+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^+! out $end
$var wire 1 \+! in1 $end
$var wire 1 ]+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L5 out $end
$var wire 1 ^+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 K5 Out $end
$var wire 1 o*! S $end
$var wire 1 |*! InpA $end
$var wire 1 }*! InpB $end
$var wire 1 _+! notS $end
$var wire 1 `+! nand1 $end
$var wire 1 a+! nand2 $end
$var wire 1 b+! inputA $end
$var wire 1 c+! inputB $end
$var wire 1 d+! final_not $end

$scope module S_not $end
$var wire 1 _+! out $end
$var wire 1 o*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `+! out $end
$var wire 1 _+! in1 $end
$var wire 1 |*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b+! out $end
$var wire 1 `+! in1 $end
$var wire 1 `+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a+! out $end
$var wire 1 o*! in1 $end
$var wire 1 }*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c+! out $end
$var wire 1 a+! in1 $end
$var wire 1 a+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d+! out $end
$var wire 1 b+! in1 $end
$var wire 1 c+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K5 out $end
$var wire 1 d+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 J5 Out $end
$var wire 1 o*! S $end
$var wire 1 ~*! InpA $end
$var wire 1 "+! InpB $end
$var wire 1 e+! notS $end
$var wire 1 f+! nand1 $end
$var wire 1 g+! nand2 $end
$var wire 1 h+! inputA $end
$var wire 1 i+! inputB $end
$var wire 1 j+! final_not $end

$scope module S_not $end
$var wire 1 e+! out $end
$var wire 1 o*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f+! out $end
$var wire 1 e+! in1 $end
$var wire 1 ~*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h+! out $end
$var wire 1 f+! in1 $end
$var wire 1 f+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g+! out $end
$var wire 1 o*! in1 $end
$var wire 1 "+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i+! out $end
$var wire 1 g+! in1 $end
$var wire 1 g+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j+! out $end
$var wire 1 h+! in1 $end
$var wire 1 i+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J5 out $end
$var wire 1 j+! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 F5 Out [3] $end
$var wire 1 G5 Out [2] $end
$var wire 1 H5 Out [1] $end
$var wire 1 I5 Out [0] $end
$var wire 1 k+! S [1] $end
$var wire 1 ~3 S [0] $end
$var wire 1 9{ InpA [3] $end
$var wire 1 :{ InpA [2] $end
$var wire 1 ;{ InpA [1] $end
$var wire 1 <{ InpA [0] $end
$var wire 1 A{ InpB [3] $end
$var wire 1 B{ InpB [2] $end
$var wire 1 C{ InpB [1] $end
$var wire 1 D{ InpB [0] $end
$var wire 1 l+! InpC [3] $end
$var wire 1 m+! InpC [2] $end
$var wire 1 n+! InpC [1] $end
$var wire 1 o+! InpC [0] $end
$var wire 1 p+! InpD [3] $end
$var wire 1 q+! InpD [2] $end
$var wire 1 r+! InpD [1] $end
$var wire 1 s+! InpD [0] $end
$var wire 1 t+! stage1_1_bit0 $end
$var wire 1 u+! stage1_2_bit0 $end
$var wire 1 v+! stage1_1_bit1 $end
$var wire 1 w+! stage1_2_bit1 $end
$var wire 1 x+! stage1_1_bit2 $end
$var wire 1 y+! stage1_2_bit2 $end
$var wire 1 z+! stage1_1_bit3 $end
$var wire 1 {+! stage1_2_bit4 $end
$var wire 1 |+! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 t+! Out $end
$var wire 1 ~3 S $end
$var wire 1 <{ InpA $end
$var wire 1 D{ InpB $end
$var wire 1 }+! notS $end
$var wire 1 ~+! nand1 $end
$var wire 1 !,! nand2 $end
$var wire 1 ",! inputA $end
$var wire 1 #,! inputB $end
$var wire 1 $,! final_not $end

$scope module S_not $end
$var wire 1 }+! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~+! out $end
$var wire 1 }+! in1 $end
$var wire 1 <{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ",! out $end
$var wire 1 ~+! in1 $end
$var wire 1 ~+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 D{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #,! out $end
$var wire 1 !,! in1 $end
$var wire 1 !,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $,! out $end
$var wire 1 ",! in1 $end
$var wire 1 #,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t+! out $end
$var wire 1 $,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 v+! Out $end
$var wire 1 ~3 S $end
$var wire 1 ;{ InpA $end
$var wire 1 C{ InpB $end
$var wire 1 %,! notS $end
$var wire 1 &,! nand1 $end
$var wire 1 ',! nand2 $end
$var wire 1 (,! inputA $end
$var wire 1 ),! inputB $end
$var wire 1 *,! final_not $end

$scope module S_not $end
$var wire 1 %,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &,! out $end
$var wire 1 %,! in1 $end
$var wire 1 ;{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (,! out $end
$var wire 1 &,! in1 $end
$var wire 1 &,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ',! out $end
$var wire 1 ~3 in1 $end
$var wire 1 C{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ),! out $end
$var wire 1 ',! in1 $end
$var wire 1 ',! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *,! out $end
$var wire 1 (,! in1 $end
$var wire 1 ),! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v+! out $end
$var wire 1 *,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 x+! Out $end
$var wire 1 ~3 S $end
$var wire 1 :{ InpA $end
$var wire 1 B{ InpB $end
$var wire 1 +,! notS $end
$var wire 1 ,,! nand1 $end
$var wire 1 -,! nand2 $end
$var wire 1 .,! inputA $end
$var wire 1 /,! inputB $end
$var wire 1 0,! final_not $end

$scope module S_not $end
$var wire 1 +,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,,! out $end
$var wire 1 +,! in1 $end
$var wire 1 :{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .,! out $end
$var wire 1 ,,! in1 $end
$var wire 1 ,,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 B{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /,! out $end
$var wire 1 -,! in1 $end
$var wire 1 -,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0,! out $end
$var wire 1 .,! in1 $end
$var wire 1 /,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x+! out $end
$var wire 1 0,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 z+! Out $end
$var wire 1 ~3 S $end
$var wire 1 9{ InpA $end
$var wire 1 A{ InpB $end
$var wire 1 1,! notS $end
$var wire 1 2,! nand1 $end
$var wire 1 3,! nand2 $end
$var wire 1 4,! inputA $end
$var wire 1 5,! inputB $end
$var wire 1 6,! final_not $end

$scope module S_not $end
$var wire 1 1,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2,! out $end
$var wire 1 1,! in1 $end
$var wire 1 9{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4,! out $end
$var wire 1 2,! in1 $end
$var wire 1 2,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 A{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5,! out $end
$var wire 1 3,! in1 $end
$var wire 1 3,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6,! out $end
$var wire 1 4,! in1 $end
$var wire 1 5,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z+! out $end
$var wire 1 6,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 u+! Out $end
$var wire 1 ~3 S $end
$var wire 1 o+! InpA $end
$var wire 1 s+! InpB $end
$var wire 1 7,! notS $end
$var wire 1 8,! nand1 $end
$var wire 1 9,! nand2 $end
$var wire 1 :,! inputA $end
$var wire 1 ;,! inputB $end
$var wire 1 <,! final_not $end

$scope module S_not $end
$var wire 1 7,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8,! out $end
$var wire 1 7,! in1 $end
$var wire 1 o+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :,! out $end
$var wire 1 8,! in1 $end
$var wire 1 8,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 s+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;,! out $end
$var wire 1 9,! in1 $end
$var wire 1 9,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <,! out $end
$var wire 1 :,! in1 $end
$var wire 1 ;,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u+! out $end
$var wire 1 <,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 w+! Out $end
$var wire 1 ~3 S $end
$var wire 1 n+! InpA $end
$var wire 1 r+! InpB $end
$var wire 1 =,! notS $end
$var wire 1 >,! nand1 $end
$var wire 1 ?,! nand2 $end
$var wire 1 @,! inputA $end
$var wire 1 A,! inputB $end
$var wire 1 B,! final_not $end

$scope module S_not $end
$var wire 1 =,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >,! out $end
$var wire 1 =,! in1 $end
$var wire 1 n+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @,! out $end
$var wire 1 >,! in1 $end
$var wire 1 >,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 r+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A,! out $end
$var wire 1 ?,! in1 $end
$var wire 1 ?,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B,! out $end
$var wire 1 @,! in1 $end
$var wire 1 A,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w+! out $end
$var wire 1 B,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 y+! Out $end
$var wire 1 ~3 S $end
$var wire 1 m+! InpA $end
$var wire 1 q+! InpB $end
$var wire 1 C,! notS $end
$var wire 1 D,! nand1 $end
$var wire 1 E,! nand2 $end
$var wire 1 F,! inputA $end
$var wire 1 G,! inputB $end
$var wire 1 H,! final_not $end

$scope module S_not $end
$var wire 1 C,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D,! out $end
$var wire 1 C,! in1 $end
$var wire 1 m+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F,! out $end
$var wire 1 D,! in1 $end
$var wire 1 D,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 q+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G,! out $end
$var wire 1 E,! in1 $end
$var wire 1 E,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H,! out $end
$var wire 1 F,! in1 $end
$var wire 1 G,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y+! out $end
$var wire 1 H,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 |+! Out $end
$var wire 1 ~3 S $end
$var wire 1 l+! InpA $end
$var wire 1 p+! InpB $end
$var wire 1 I,! notS $end
$var wire 1 J,! nand1 $end
$var wire 1 K,! nand2 $end
$var wire 1 L,! inputA $end
$var wire 1 M,! inputB $end
$var wire 1 N,! final_not $end

$scope module S_not $end
$var wire 1 I,! out $end
$var wire 1 ~3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J,! out $end
$var wire 1 I,! in1 $end
$var wire 1 l+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L,! out $end
$var wire 1 J,! in1 $end
$var wire 1 J,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K,! out $end
$var wire 1 ~3 in1 $end
$var wire 1 p+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M,! out $end
$var wire 1 K,! in1 $end
$var wire 1 K,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N,! out $end
$var wire 1 L,! in1 $end
$var wire 1 M,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |+! out $end
$var wire 1 N,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 I5 Out $end
$var wire 1 k+! S $end
$var wire 1 t+! InpA $end
$var wire 1 u+! InpB $end
$var wire 1 O,! notS $end
$var wire 1 P,! nand1 $end
$var wire 1 Q,! nand2 $end
$var wire 1 R,! inputA $end
$var wire 1 S,! inputB $end
$var wire 1 T,! final_not $end

$scope module S_not $end
$var wire 1 O,! out $end
$var wire 1 k+! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P,! out $end
$var wire 1 O,! in1 $end
$var wire 1 t+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R,! out $end
$var wire 1 P,! in1 $end
$var wire 1 P,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q,! out $end
$var wire 1 k+! in1 $end
$var wire 1 u+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S,! out $end
$var wire 1 Q,! in1 $end
$var wire 1 Q,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T,! out $end
$var wire 1 R,! in1 $end
$var wire 1 S,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I5 out $end
$var wire 1 T,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 H5 Out $end
$var wire 1 k+! S $end
$var wire 1 v+! InpA $end
$var wire 1 w+! InpB $end
$var wire 1 U,! notS $end
$var wire 1 V,! nand1 $end
$var wire 1 W,! nand2 $end
$var wire 1 X,! inputA $end
$var wire 1 Y,! inputB $end
$var wire 1 Z,! final_not $end

$scope module S_not $end
$var wire 1 U,! out $end
$var wire 1 k+! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V,! out $end
$var wire 1 U,! in1 $end
$var wire 1 v+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X,! out $end
$var wire 1 V,! in1 $end
$var wire 1 V,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W,! out $end
$var wire 1 k+! in1 $end
$var wire 1 w+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y,! out $end
$var wire 1 W,! in1 $end
$var wire 1 W,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z,! out $end
$var wire 1 X,! in1 $end
$var wire 1 Y,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H5 out $end
$var wire 1 Z,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 G5 Out $end
$var wire 1 k+! S $end
$var wire 1 x+! InpA $end
$var wire 1 y+! InpB $end
$var wire 1 [,! notS $end
$var wire 1 \,! nand1 $end
$var wire 1 ],! nand2 $end
$var wire 1 ^,! inputA $end
$var wire 1 _,! inputB $end
$var wire 1 `,! final_not $end

$scope module S_not $end
$var wire 1 [,! out $end
$var wire 1 k+! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \,! out $end
$var wire 1 [,! in1 $end
$var wire 1 x+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^,! out $end
$var wire 1 \,! in1 $end
$var wire 1 \,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ],! out $end
$var wire 1 k+! in1 $end
$var wire 1 y+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _,! out $end
$var wire 1 ],! in1 $end
$var wire 1 ],! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `,! out $end
$var wire 1 ^,! in1 $end
$var wire 1 _,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G5 out $end
$var wire 1 `,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 F5 Out $end
$var wire 1 k+! S $end
$var wire 1 z+! InpA $end
$var wire 1 |+! InpB $end
$var wire 1 a,! notS $end
$var wire 1 b,! nand1 $end
$var wire 1 c,! nand2 $end
$var wire 1 d,! inputA $end
$var wire 1 e,! inputB $end
$var wire 1 f,! final_not $end

$scope module S_not $end
$var wire 1 a,! out $end
$var wire 1 k+! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b,! out $end
$var wire 1 a,! in1 $end
$var wire 1 z+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d,! out $end
$var wire 1 b,! in1 $end
$var wire 1 b,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c,! out $end
$var wire 1 k+! in1 $end
$var wire 1 |+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e,! out $end
$var wire 1 c,! in1 $end
$var wire 1 c,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f,! out $end
$var wire 1 d,! in1 $end
$var wire 1 e,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F5 out $end
$var wire 1 f,! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_0 $end
$var wire 1 04 Out [3] $end
$var wire 1 14 Out [2] $end
$var wire 1 24 Out [1] $end
$var wire 1 34 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 P4 InpA [3] $end
$var wire 1 Q4 InpA [2] $end
$var wire 1 R4 InpA [1] $end
$var wire 1 S4 InpA [0] $end
$var wire 1 `4 InpB [3] $end
$var wire 1 a4 InpB [2] $end
$var wire 1 b4 InpB [1] $end
$var wire 1 c4 InpB [0] $end
$var wire 1 p4 InpC [3] $end
$var wire 1 q4 InpC [2] $end
$var wire 1 r4 InpC [1] $end
$var wire 1 s4 InpC [0] $end
$var wire 1 "5 InpD [3] $end
$var wire 1 #5 InpD [2] $end
$var wire 1 $5 InpD [1] $end
$var wire 1 %5 InpD [0] $end
$var wire 1 g,! stage1_1_bit0 $end
$var wire 1 h,! stage1_2_bit0 $end
$var wire 1 i,! stage1_1_bit1 $end
$var wire 1 j,! stage1_2_bit1 $end
$var wire 1 k,! stage1_1_bit2 $end
$var wire 1 l,! stage1_2_bit2 $end
$var wire 1 m,! stage1_1_bit3 $end
$var wire 1 n,! stage1_2_bit4 $end
$var wire 1 o,! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 g,! Out $end
$var wire 1 i$ S $end
$var wire 1 S4 InpA $end
$var wire 1 c4 InpB $end
$var wire 1 p,! notS $end
$var wire 1 q,! nand1 $end
$var wire 1 r,! nand2 $end
$var wire 1 s,! inputA $end
$var wire 1 t,! inputB $end
$var wire 1 u,! final_not $end

$scope module S_not $end
$var wire 1 p,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q,! out $end
$var wire 1 p,! in1 $end
$var wire 1 S4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s,! out $end
$var wire 1 q,! in1 $end
$var wire 1 q,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r,! out $end
$var wire 1 i$ in1 $end
$var wire 1 c4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t,! out $end
$var wire 1 r,! in1 $end
$var wire 1 r,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u,! out $end
$var wire 1 s,! in1 $end
$var wire 1 t,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g,! out $end
$var wire 1 u,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 i,! Out $end
$var wire 1 i$ S $end
$var wire 1 R4 InpA $end
$var wire 1 b4 InpB $end
$var wire 1 v,! notS $end
$var wire 1 w,! nand1 $end
$var wire 1 x,! nand2 $end
$var wire 1 y,! inputA $end
$var wire 1 z,! inputB $end
$var wire 1 {,! final_not $end

$scope module S_not $end
$var wire 1 v,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w,! out $end
$var wire 1 v,! in1 $end
$var wire 1 R4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y,! out $end
$var wire 1 w,! in1 $end
$var wire 1 w,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x,! out $end
$var wire 1 i$ in1 $end
$var wire 1 b4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z,! out $end
$var wire 1 x,! in1 $end
$var wire 1 x,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {,! out $end
$var wire 1 y,! in1 $end
$var wire 1 z,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i,! out $end
$var wire 1 {,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 k,! Out $end
$var wire 1 i$ S $end
$var wire 1 Q4 InpA $end
$var wire 1 a4 InpB $end
$var wire 1 |,! notS $end
$var wire 1 },! nand1 $end
$var wire 1 ~,! nand2 $end
$var wire 1 !-! inputA $end
$var wire 1 "-! inputB $end
$var wire 1 #-! final_not $end

$scope module S_not $end
$var wire 1 |,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 },! out $end
$var wire 1 |,! in1 $end
$var wire 1 Q4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !-! out $end
$var wire 1 },! in1 $end
$var wire 1 },! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~,! out $end
$var wire 1 i$ in1 $end
$var wire 1 a4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "-! out $end
$var wire 1 ~,! in1 $end
$var wire 1 ~,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #-! out $end
$var wire 1 !-! in1 $end
$var wire 1 "-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k,! out $end
$var wire 1 #-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 m,! Out $end
$var wire 1 i$ S $end
$var wire 1 P4 InpA $end
$var wire 1 `4 InpB $end
$var wire 1 $-! notS $end
$var wire 1 %-! nand1 $end
$var wire 1 &-! nand2 $end
$var wire 1 '-! inputA $end
$var wire 1 (-! inputB $end
$var wire 1 )-! final_not $end

$scope module S_not $end
$var wire 1 $-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %-! out $end
$var wire 1 $-! in1 $end
$var wire 1 P4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '-! out $end
$var wire 1 %-! in1 $end
$var wire 1 %-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &-! out $end
$var wire 1 i$ in1 $end
$var wire 1 `4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (-! out $end
$var wire 1 &-! in1 $end
$var wire 1 &-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )-! out $end
$var wire 1 '-! in1 $end
$var wire 1 (-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m,! out $end
$var wire 1 )-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 h,! Out $end
$var wire 1 i$ S $end
$var wire 1 s4 InpA $end
$var wire 1 %5 InpB $end
$var wire 1 *-! notS $end
$var wire 1 +-! nand1 $end
$var wire 1 ,-! nand2 $end
$var wire 1 --! inputA $end
$var wire 1 .-! inputB $end
$var wire 1 /-! final_not $end

$scope module S_not $end
$var wire 1 *-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +-! out $end
$var wire 1 *-! in1 $end
$var wire 1 s4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 --! out $end
$var wire 1 +-! in1 $end
$var wire 1 +-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,-! out $end
$var wire 1 i$ in1 $end
$var wire 1 %5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .-! out $end
$var wire 1 ,-! in1 $end
$var wire 1 ,-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /-! out $end
$var wire 1 --! in1 $end
$var wire 1 .-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h,! out $end
$var wire 1 /-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 j,! Out $end
$var wire 1 i$ S $end
$var wire 1 r4 InpA $end
$var wire 1 $5 InpB $end
$var wire 1 0-! notS $end
$var wire 1 1-! nand1 $end
$var wire 1 2-! nand2 $end
$var wire 1 3-! inputA $end
$var wire 1 4-! inputB $end
$var wire 1 5-! final_not $end

$scope module S_not $end
$var wire 1 0-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1-! out $end
$var wire 1 0-! in1 $end
$var wire 1 r4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3-! out $end
$var wire 1 1-! in1 $end
$var wire 1 1-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2-! out $end
$var wire 1 i$ in1 $end
$var wire 1 $5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4-! out $end
$var wire 1 2-! in1 $end
$var wire 1 2-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5-! out $end
$var wire 1 3-! in1 $end
$var wire 1 4-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j,! out $end
$var wire 1 5-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 l,! Out $end
$var wire 1 i$ S $end
$var wire 1 q4 InpA $end
$var wire 1 #5 InpB $end
$var wire 1 6-! notS $end
$var wire 1 7-! nand1 $end
$var wire 1 8-! nand2 $end
$var wire 1 9-! inputA $end
$var wire 1 :-! inputB $end
$var wire 1 ;-! final_not $end

$scope module S_not $end
$var wire 1 6-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7-! out $end
$var wire 1 6-! in1 $end
$var wire 1 q4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9-! out $end
$var wire 1 7-! in1 $end
$var wire 1 7-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8-! out $end
$var wire 1 i$ in1 $end
$var wire 1 #5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :-! out $end
$var wire 1 8-! in1 $end
$var wire 1 8-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;-! out $end
$var wire 1 9-! in1 $end
$var wire 1 :-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l,! out $end
$var wire 1 ;-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 o,! Out $end
$var wire 1 i$ S $end
$var wire 1 p4 InpA $end
$var wire 1 "5 InpB $end
$var wire 1 <-! notS $end
$var wire 1 =-! nand1 $end
$var wire 1 >-! nand2 $end
$var wire 1 ?-! inputA $end
$var wire 1 @-! inputB $end
$var wire 1 A-! final_not $end

$scope module S_not $end
$var wire 1 <-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =-! out $end
$var wire 1 <-! in1 $end
$var wire 1 p4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?-! out $end
$var wire 1 =-! in1 $end
$var wire 1 =-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >-! out $end
$var wire 1 i$ in1 $end
$var wire 1 "5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @-! out $end
$var wire 1 >-! in1 $end
$var wire 1 >-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A-! out $end
$var wire 1 ?-! in1 $end
$var wire 1 @-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o,! out $end
$var wire 1 A-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 34 Out $end
$var wire 1 h$ S $end
$var wire 1 g,! InpA $end
$var wire 1 h,! InpB $end
$var wire 1 B-! notS $end
$var wire 1 C-! nand1 $end
$var wire 1 D-! nand2 $end
$var wire 1 E-! inputA $end
$var wire 1 F-! inputB $end
$var wire 1 G-! final_not $end

$scope module S_not $end
$var wire 1 B-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C-! out $end
$var wire 1 B-! in1 $end
$var wire 1 g,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E-! out $end
$var wire 1 C-! in1 $end
$var wire 1 C-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D-! out $end
$var wire 1 h$ in1 $end
$var wire 1 h,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F-! out $end
$var wire 1 D-! in1 $end
$var wire 1 D-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G-! out $end
$var wire 1 E-! in1 $end
$var wire 1 F-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 34 out $end
$var wire 1 G-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 24 Out $end
$var wire 1 h$ S $end
$var wire 1 i,! InpA $end
$var wire 1 j,! InpB $end
$var wire 1 H-! notS $end
$var wire 1 I-! nand1 $end
$var wire 1 J-! nand2 $end
$var wire 1 K-! inputA $end
$var wire 1 L-! inputB $end
$var wire 1 M-! final_not $end

$scope module S_not $end
$var wire 1 H-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I-! out $end
$var wire 1 H-! in1 $end
$var wire 1 i,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K-! out $end
$var wire 1 I-! in1 $end
$var wire 1 I-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J-! out $end
$var wire 1 h$ in1 $end
$var wire 1 j,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L-! out $end
$var wire 1 J-! in1 $end
$var wire 1 J-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M-! out $end
$var wire 1 K-! in1 $end
$var wire 1 L-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 24 out $end
$var wire 1 M-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 14 Out $end
$var wire 1 h$ S $end
$var wire 1 k,! InpA $end
$var wire 1 l,! InpB $end
$var wire 1 N-! notS $end
$var wire 1 O-! nand1 $end
$var wire 1 P-! nand2 $end
$var wire 1 Q-! inputA $end
$var wire 1 R-! inputB $end
$var wire 1 S-! final_not $end

$scope module S_not $end
$var wire 1 N-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O-! out $end
$var wire 1 N-! in1 $end
$var wire 1 k,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q-! out $end
$var wire 1 O-! in1 $end
$var wire 1 O-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P-! out $end
$var wire 1 h$ in1 $end
$var wire 1 l,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R-! out $end
$var wire 1 P-! in1 $end
$var wire 1 P-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S-! out $end
$var wire 1 Q-! in1 $end
$var wire 1 R-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 14 out $end
$var wire 1 S-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 04 Out $end
$var wire 1 h$ S $end
$var wire 1 m,! InpA $end
$var wire 1 o,! InpB $end
$var wire 1 T-! notS $end
$var wire 1 U-! nand1 $end
$var wire 1 V-! nand2 $end
$var wire 1 W-! inputA $end
$var wire 1 X-! inputB $end
$var wire 1 Y-! final_not $end

$scope module S_not $end
$var wire 1 T-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U-! out $end
$var wire 1 T-! in1 $end
$var wire 1 m,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W-! out $end
$var wire 1 U-! in1 $end
$var wire 1 U-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V-! out $end
$var wire 1 h$ in1 $end
$var wire 1 o,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X-! out $end
$var wire 1 V-! in1 $end
$var wire 1 V-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y-! out $end
$var wire 1 W-! in1 $end
$var wire 1 X-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 04 out $end
$var wire 1 Y-! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_1 $end
$var wire 1 ,4 Out [3] $end
$var wire 1 -4 Out [2] $end
$var wire 1 .4 Out [1] $end
$var wire 1 /4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 L4 InpA [3] $end
$var wire 1 M4 InpA [2] $end
$var wire 1 N4 InpA [1] $end
$var wire 1 O4 InpA [0] $end
$var wire 1 \4 InpB [3] $end
$var wire 1 ]4 InpB [2] $end
$var wire 1 ^4 InpB [1] $end
$var wire 1 _4 InpB [0] $end
$var wire 1 l4 InpC [3] $end
$var wire 1 m4 InpC [2] $end
$var wire 1 n4 InpC [1] $end
$var wire 1 o4 InpC [0] $end
$var wire 1 |4 InpD [3] $end
$var wire 1 }4 InpD [2] $end
$var wire 1 ~4 InpD [1] $end
$var wire 1 !5 InpD [0] $end
$var wire 1 Z-! stage1_1_bit0 $end
$var wire 1 [-! stage1_2_bit0 $end
$var wire 1 \-! stage1_1_bit1 $end
$var wire 1 ]-! stage1_2_bit1 $end
$var wire 1 ^-! stage1_1_bit2 $end
$var wire 1 _-! stage1_2_bit2 $end
$var wire 1 `-! stage1_1_bit3 $end
$var wire 1 a-! stage1_2_bit4 $end
$var wire 1 b-! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Z-! Out $end
$var wire 1 i$ S $end
$var wire 1 O4 InpA $end
$var wire 1 _4 InpB $end
$var wire 1 c-! notS $end
$var wire 1 d-! nand1 $end
$var wire 1 e-! nand2 $end
$var wire 1 f-! inputA $end
$var wire 1 g-! inputB $end
$var wire 1 h-! final_not $end

$scope module S_not $end
$var wire 1 c-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d-! out $end
$var wire 1 c-! in1 $end
$var wire 1 O4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f-! out $end
$var wire 1 d-! in1 $end
$var wire 1 d-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e-! out $end
$var wire 1 i$ in1 $end
$var wire 1 _4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g-! out $end
$var wire 1 e-! in1 $end
$var wire 1 e-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h-! out $end
$var wire 1 f-! in1 $end
$var wire 1 g-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z-! out $end
$var wire 1 h-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 \-! Out $end
$var wire 1 i$ S $end
$var wire 1 N4 InpA $end
$var wire 1 ^4 InpB $end
$var wire 1 i-! notS $end
$var wire 1 j-! nand1 $end
$var wire 1 k-! nand2 $end
$var wire 1 l-! inputA $end
$var wire 1 m-! inputB $end
$var wire 1 n-! final_not $end

$scope module S_not $end
$var wire 1 i-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j-! out $end
$var wire 1 i-! in1 $end
$var wire 1 N4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l-! out $end
$var wire 1 j-! in1 $end
$var wire 1 j-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k-! out $end
$var wire 1 i$ in1 $end
$var wire 1 ^4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m-! out $end
$var wire 1 k-! in1 $end
$var wire 1 k-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n-! out $end
$var wire 1 l-! in1 $end
$var wire 1 m-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \-! out $end
$var wire 1 n-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ^-! Out $end
$var wire 1 i$ S $end
$var wire 1 M4 InpA $end
$var wire 1 ]4 InpB $end
$var wire 1 o-! notS $end
$var wire 1 p-! nand1 $end
$var wire 1 q-! nand2 $end
$var wire 1 r-! inputA $end
$var wire 1 s-! inputB $end
$var wire 1 t-! final_not $end

$scope module S_not $end
$var wire 1 o-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p-! out $end
$var wire 1 o-! in1 $end
$var wire 1 M4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r-! out $end
$var wire 1 p-! in1 $end
$var wire 1 p-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q-! out $end
$var wire 1 i$ in1 $end
$var wire 1 ]4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s-! out $end
$var wire 1 q-! in1 $end
$var wire 1 q-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t-! out $end
$var wire 1 r-! in1 $end
$var wire 1 s-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^-! out $end
$var wire 1 t-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 `-! Out $end
$var wire 1 i$ S $end
$var wire 1 L4 InpA $end
$var wire 1 \4 InpB $end
$var wire 1 u-! notS $end
$var wire 1 v-! nand1 $end
$var wire 1 w-! nand2 $end
$var wire 1 x-! inputA $end
$var wire 1 y-! inputB $end
$var wire 1 z-! final_not $end

$scope module S_not $end
$var wire 1 u-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v-! out $end
$var wire 1 u-! in1 $end
$var wire 1 L4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x-! out $end
$var wire 1 v-! in1 $end
$var wire 1 v-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w-! out $end
$var wire 1 i$ in1 $end
$var wire 1 \4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y-! out $end
$var wire 1 w-! in1 $end
$var wire 1 w-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z-! out $end
$var wire 1 x-! in1 $end
$var wire 1 y-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `-! out $end
$var wire 1 z-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 [-! Out $end
$var wire 1 i$ S $end
$var wire 1 o4 InpA $end
$var wire 1 !5 InpB $end
$var wire 1 {-! notS $end
$var wire 1 |-! nand1 $end
$var wire 1 }-! nand2 $end
$var wire 1 ~-! inputA $end
$var wire 1 !.! inputB $end
$var wire 1 ".! final_not $end

$scope module S_not $end
$var wire 1 {-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |-! out $end
$var wire 1 {-! in1 $end
$var wire 1 o4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~-! out $end
$var wire 1 |-! in1 $end
$var wire 1 |-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }-! out $end
$var wire 1 i$ in1 $end
$var wire 1 !5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !.! out $end
$var wire 1 }-! in1 $end
$var wire 1 }-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ".! out $end
$var wire 1 ~-! in1 $end
$var wire 1 !.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [-! out $end
$var wire 1 ".! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ]-! Out $end
$var wire 1 i$ S $end
$var wire 1 n4 InpA $end
$var wire 1 ~4 InpB $end
$var wire 1 #.! notS $end
$var wire 1 $.! nand1 $end
$var wire 1 %.! nand2 $end
$var wire 1 &.! inputA $end
$var wire 1 '.! inputB $end
$var wire 1 (.! final_not $end

$scope module S_not $end
$var wire 1 #.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $.! out $end
$var wire 1 #.! in1 $end
$var wire 1 n4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &.! out $end
$var wire 1 $.! in1 $end
$var wire 1 $.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %.! out $end
$var wire 1 i$ in1 $end
$var wire 1 ~4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '.! out $end
$var wire 1 %.! in1 $end
$var wire 1 %.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (.! out $end
$var wire 1 &.! in1 $end
$var wire 1 '.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]-! out $end
$var wire 1 (.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 _-! Out $end
$var wire 1 i$ S $end
$var wire 1 m4 InpA $end
$var wire 1 }4 InpB $end
$var wire 1 ).! notS $end
$var wire 1 *.! nand1 $end
$var wire 1 +.! nand2 $end
$var wire 1 ,.! inputA $end
$var wire 1 -.! inputB $end
$var wire 1 ..! final_not $end

$scope module S_not $end
$var wire 1 ).! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *.! out $end
$var wire 1 ).! in1 $end
$var wire 1 m4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,.! out $end
$var wire 1 *.! in1 $end
$var wire 1 *.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +.! out $end
$var wire 1 i$ in1 $end
$var wire 1 }4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -.! out $end
$var wire 1 +.! in1 $end
$var wire 1 +.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ..! out $end
$var wire 1 ,.! in1 $end
$var wire 1 -.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _-! out $end
$var wire 1 ..! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 b-! Out $end
$var wire 1 i$ S $end
$var wire 1 l4 InpA $end
$var wire 1 |4 InpB $end
$var wire 1 /.! notS $end
$var wire 1 0.! nand1 $end
$var wire 1 1.! nand2 $end
$var wire 1 2.! inputA $end
$var wire 1 3.! inputB $end
$var wire 1 4.! final_not $end

$scope module S_not $end
$var wire 1 /.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0.! out $end
$var wire 1 /.! in1 $end
$var wire 1 l4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2.! out $end
$var wire 1 0.! in1 $end
$var wire 1 0.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1.! out $end
$var wire 1 i$ in1 $end
$var wire 1 |4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3.! out $end
$var wire 1 1.! in1 $end
$var wire 1 1.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4.! out $end
$var wire 1 2.! in1 $end
$var wire 1 3.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b-! out $end
$var wire 1 4.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 /4 Out $end
$var wire 1 h$ S $end
$var wire 1 Z-! InpA $end
$var wire 1 [-! InpB $end
$var wire 1 5.! notS $end
$var wire 1 6.! nand1 $end
$var wire 1 7.! nand2 $end
$var wire 1 8.! inputA $end
$var wire 1 9.! inputB $end
$var wire 1 :.! final_not $end

$scope module S_not $end
$var wire 1 5.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6.! out $end
$var wire 1 5.! in1 $end
$var wire 1 Z-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8.! out $end
$var wire 1 6.! in1 $end
$var wire 1 6.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7.! out $end
$var wire 1 h$ in1 $end
$var wire 1 [-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9.! out $end
$var wire 1 7.! in1 $end
$var wire 1 7.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :.! out $end
$var wire 1 8.! in1 $end
$var wire 1 9.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /4 out $end
$var wire 1 :.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 .4 Out $end
$var wire 1 h$ S $end
$var wire 1 \-! InpA $end
$var wire 1 ]-! InpB $end
$var wire 1 ;.! notS $end
$var wire 1 <.! nand1 $end
$var wire 1 =.! nand2 $end
$var wire 1 >.! inputA $end
$var wire 1 ?.! inputB $end
$var wire 1 @.! final_not $end

$scope module S_not $end
$var wire 1 ;.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <.! out $end
$var wire 1 ;.! in1 $end
$var wire 1 \-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >.! out $end
$var wire 1 <.! in1 $end
$var wire 1 <.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =.! out $end
$var wire 1 h$ in1 $end
$var wire 1 ]-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?.! out $end
$var wire 1 =.! in1 $end
$var wire 1 =.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @.! out $end
$var wire 1 >.! in1 $end
$var wire 1 ?.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .4 out $end
$var wire 1 @.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 -4 Out $end
$var wire 1 h$ S $end
$var wire 1 ^-! InpA $end
$var wire 1 _-! InpB $end
$var wire 1 A.! notS $end
$var wire 1 B.! nand1 $end
$var wire 1 C.! nand2 $end
$var wire 1 D.! inputA $end
$var wire 1 E.! inputB $end
$var wire 1 F.! final_not $end

$scope module S_not $end
$var wire 1 A.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B.! out $end
$var wire 1 A.! in1 $end
$var wire 1 ^-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D.! out $end
$var wire 1 B.! in1 $end
$var wire 1 B.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C.! out $end
$var wire 1 h$ in1 $end
$var wire 1 _-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E.! out $end
$var wire 1 C.! in1 $end
$var wire 1 C.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F.! out $end
$var wire 1 D.! in1 $end
$var wire 1 E.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -4 out $end
$var wire 1 F.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ,4 Out $end
$var wire 1 h$ S $end
$var wire 1 `-! InpA $end
$var wire 1 b-! InpB $end
$var wire 1 G.! notS $end
$var wire 1 H.! nand1 $end
$var wire 1 I.! nand2 $end
$var wire 1 J.! inputA $end
$var wire 1 K.! inputB $end
$var wire 1 L.! final_not $end

$scope module S_not $end
$var wire 1 G.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H.! out $end
$var wire 1 G.! in1 $end
$var wire 1 `-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J.! out $end
$var wire 1 H.! in1 $end
$var wire 1 H.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I.! out $end
$var wire 1 h$ in1 $end
$var wire 1 b-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K.! out $end
$var wire 1 I.! in1 $end
$var wire 1 I.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L.! out $end
$var wire 1 J.! in1 $end
$var wire 1 K.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,4 out $end
$var wire 1 L.! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_2 $end
$var wire 1 (4 Out [3] $end
$var wire 1 )4 Out [2] $end
$var wire 1 *4 Out [1] $end
$var wire 1 +4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 H4 InpA [3] $end
$var wire 1 I4 InpA [2] $end
$var wire 1 J4 InpA [1] $end
$var wire 1 K4 InpA [0] $end
$var wire 1 X4 InpB [3] $end
$var wire 1 Y4 InpB [2] $end
$var wire 1 Z4 InpB [1] $end
$var wire 1 [4 InpB [0] $end
$var wire 1 h4 InpC [3] $end
$var wire 1 i4 InpC [2] $end
$var wire 1 j4 InpC [1] $end
$var wire 1 k4 InpC [0] $end
$var wire 1 x4 InpD [3] $end
$var wire 1 y4 InpD [2] $end
$var wire 1 z4 InpD [1] $end
$var wire 1 {4 InpD [0] $end
$var wire 1 M.! stage1_1_bit0 $end
$var wire 1 N.! stage1_2_bit0 $end
$var wire 1 O.! stage1_1_bit1 $end
$var wire 1 P.! stage1_2_bit1 $end
$var wire 1 Q.! stage1_1_bit2 $end
$var wire 1 R.! stage1_2_bit2 $end
$var wire 1 S.! stage1_1_bit3 $end
$var wire 1 T.! stage1_2_bit4 $end
$var wire 1 U.! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 M.! Out $end
$var wire 1 i$ S $end
$var wire 1 K4 InpA $end
$var wire 1 [4 InpB $end
$var wire 1 V.! notS $end
$var wire 1 W.! nand1 $end
$var wire 1 X.! nand2 $end
$var wire 1 Y.! inputA $end
$var wire 1 Z.! inputB $end
$var wire 1 [.! final_not $end

$scope module S_not $end
$var wire 1 V.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W.! out $end
$var wire 1 V.! in1 $end
$var wire 1 K4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y.! out $end
$var wire 1 W.! in1 $end
$var wire 1 W.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X.! out $end
$var wire 1 i$ in1 $end
$var wire 1 [4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z.! out $end
$var wire 1 X.! in1 $end
$var wire 1 X.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [.! out $end
$var wire 1 Y.! in1 $end
$var wire 1 Z.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M.! out $end
$var wire 1 [.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 O.! Out $end
$var wire 1 i$ S $end
$var wire 1 J4 InpA $end
$var wire 1 Z4 InpB $end
$var wire 1 \.! notS $end
$var wire 1 ].! nand1 $end
$var wire 1 ^.! nand2 $end
$var wire 1 _.! inputA $end
$var wire 1 `.! inputB $end
$var wire 1 a.! final_not $end

$scope module S_not $end
$var wire 1 \.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ].! out $end
$var wire 1 \.! in1 $end
$var wire 1 J4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _.! out $end
$var wire 1 ].! in1 $end
$var wire 1 ].! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^.! out $end
$var wire 1 i$ in1 $end
$var wire 1 Z4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `.! out $end
$var wire 1 ^.! in1 $end
$var wire 1 ^.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a.! out $end
$var wire 1 _.! in1 $end
$var wire 1 `.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O.! out $end
$var wire 1 a.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Q.! Out $end
$var wire 1 i$ S $end
$var wire 1 I4 InpA $end
$var wire 1 Y4 InpB $end
$var wire 1 b.! notS $end
$var wire 1 c.! nand1 $end
$var wire 1 d.! nand2 $end
$var wire 1 e.! inputA $end
$var wire 1 f.! inputB $end
$var wire 1 g.! final_not $end

$scope module S_not $end
$var wire 1 b.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c.! out $end
$var wire 1 b.! in1 $end
$var wire 1 I4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e.! out $end
$var wire 1 c.! in1 $end
$var wire 1 c.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d.! out $end
$var wire 1 i$ in1 $end
$var wire 1 Y4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f.! out $end
$var wire 1 d.! in1 $end
$var wire 1 d.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g.! out $end
$var wire 1 e.! in1 $end
$var wire 1 f.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q.! out $end
$var wire 1 g.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 S.! Out $end
$var wire 1 i$ S $end
$var wire 1 H4 InpA $end
$var wire 1 X4 InpB $end
$var wire 1 h.! notS $end
$var wire 1 i.! nand1 $end
$var wire 1 j.! nand2 $end
$var wire 1 k.! inputA $end
$var wire 1 l.! inputB $end
$var wire 1 m.! final_not $end

$scope module S_not $end
$var wire 1 h.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i.! out $end
$var wire 1 h.! in1 $end
$var wire 1 H4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k.! out $end
$var wire 1 i.! in1 $end
$var wire 1 i.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j.! out $end
$var wire 1 i$ in1 $end
$var wire 1 X4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l.! out $end
$var wire 1 j.! in1 $end
$var wire 1 j.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m.! out $end
$var wire 1 k.! in1 $end
$var wire 1 l.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S.! out $end
$var wire 1 m.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 N.! Out $end
$var wire 1 i$ S $end
$var wire 1 k4 InpA $end
$var wire 1 {4 InpB $end
$var wire 1 n.! notS $end
$var wire 1 o.! nand1 $end
$var wire 1 p.! nand2 $end
$var wire 1 q.! inputA $end
$var wire 1 r.! inputB $end
$var wire 1 s.! final_not $end

$scope module S_not $end
$var wire 1 n.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o.! out $end
$var wire 1 n.! in1 $end
$var wire 1 k4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q.! out $end
$var wire 1 o.! in1 $end
$var wire 1 o.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p.! out $end
$var wire 1 i$ in1 $end
$var wire 1 {4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r.! out $end
$var wire 1 p.! in1 $end
$var wire 1 p.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s.! out $end
$var wire 1 q.! in1 $end
$var wire 1 r.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N.! out $end
$var wire 1 s.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 P.! Out $end
$var wire 1 i$ S $end
$var wire 1 j4 InpA $end
$var wire 1 z4 InpB $end
$var wire 1 t.! notS $end
$var wire 1 u.! nand1 $end
$var wire 1 v.! nand2 $end
$var wire 1 w.! inputA $end
$var wire 1 x.! inputB $end
$var wire 1 y.! final_not $end

$scope module S_not $end
$var wire 1 t.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u.! out $end
$var wire 1 t.! in1 $end
$var wire 1 j4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w.! out $end
$var wire 1 u.! in1 $end
$var wire 1 u.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v.! out $end
$var wire 1 i$ in1 $end
$var wire 1 z4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x.! out $end
$var wire 1 v.! in1 $end
$var wire 1 v.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y.! out $end
$var wire 1 w.! in1 $end
$var wire 1 x.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P.! out $end
$var wire 1 y.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 R.! Out $end
$var wire 1 i$ S $end
$var wire 1 i4 InpA $end
$var wire 1 y4 InpB $end
$var wire 1 z.! notS $end
$var wire 1 {.! nand1 $end
$var wire 1 |.! nand2 $end
$var wire 1 }.! inputA $end
$var wire 1 ~.! inputB $end
$var wire 1 !/! final_not $end

$scope module S_not $end
$var wire 1 z.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {.! out $end
$var wire 1 z.! in1 $end
$var wire 1 i4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }.! out $end
$var wire 1 {.! in1 $end
$var wire 1 {.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |.! out $end
$var wire 1 i$ in1 $end
$var wire 1 y4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~.! out $end
$var wire 1 |.! in1 $end
$var wire 1 |.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !/! out $end
$var wire 1 }.! in1 $end
$var wire 1 ~.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R.! out $end
$var wire 1 !/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 U.! Out $end
$var wire 1 i$ S $end
$var wire 1 h4 InpA $end
$var wire 1 x4 InpB $end
$var wire 1 "/! notS $end
$var wire 1 #/! nand1 $end
$var wire 1 $/! nand2 $end
$var wire 1 %/! inputA $end
$var wire 1 &/! inputB $end
$var wire 1 '/! final_not $end

$scope module S_not $end
$var wire 1 "/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #/! out $end
$var wire 1 "/! in1 $end
$var wire 1 h4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %/! out $end
$var wire 1 #/! in1 $end
$var wire 1 #/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $/! out $end
$var wire 1 i$ in1 $end
$var wire 1 x4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &/! out $end
$var wire 1 $/! in1 $end
$var wire 1 $/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '/! out $end
$var wire 1 %/! in1 $end
$var wire 1 &/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U.! out $end
$var wire 1 '/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 +4 Out $end
$var wire 1 h$ S $end
$var wire 1 M.! InpA $end
$var wire 1 N.! InpB $end
$var wire 1 (/! notS $end
$var wire 1 )/! nand1 $end
$var wire 1 */! nand2 $end
$var wire 1 +/! inputA $end
$var wire 1 ,/! inputB $end
$var wire 1 -/! final_not $end

$scope module S_not $end
$var wire 1 (/! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )/! out $end
$var wire 1 (/! in1 $end
$var wire 1 M.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +/! out $end
$var wire 1 )/! in1 $end
$var wire 1 )/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 */! out $end
$var wire 1 h$ in1 $end
$var wire 1 N.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,/! out $end
$var wire 1 */! in1 $end
$var wire 1 */! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -/! out $end
$var wire 1 +/! in1 $end
$var wire 1 ,/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +4 out $end
$var wire 1 -/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 *4 Out $end
$var wire 1 h$ S $end
$var wire 1 O.! InpA $end
$var wire 1 P.! InpB $end
$var wire 1 ./! notS $end
$var wire 1 //! nand1 $end
$var wire 1 0/! nand2 $end
$var wire 1 1/! inputA $end
$var wire 1 2/! inputB $end
$var wire 1 3/! final_not $end

$scope module S_not $end
$var wire 1 ./! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 //! out $end
$var wire 1 ./! in1 $end
$var wire 1 O.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1/! out $end
$var wire 1 //! in1 $end
$var wire 1 //! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0/! out $end
$var wire 1 h$ in1 $end
$var wire 1 P.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2/! out $end
$var wire 1 0/! in1 $end
$var wire 1 0/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3/! out $end
$var wire 1 1/! in1 $end
$var wire 1 2/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *4 out $end
$var wire 1 3/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 )4 Out $end
$var wire 1 h$ S $end
$var wire 1 Q.! InpA $end
$var wire 1 R.! InpB $end
$var wire 1 4/! notS $end
$var wire 1 5/! nand1 $end
$var wire 1 6/! nand2 $end
$var wire 1 7/! inputA $end
$var wire 1 8/! inputB $end
$var wire 1 9/! final_not $end

$scope module S_not $end
$var wire 1 4/! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5/! out $end
$var wire 1 4/! in1 $end
$var wire 1 Q.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7/! out $end
$var wire 1 5/! in1 $end
$var wire 1 5/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6/! out $end
$var wire 1 h$ in1 $end
$var wire 1 R.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8/! out $end
$var wire 1 6/! in1 $end
$var wire 1 6/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9/! out $end
$var wire 1 7/! in1 $end
$var wire 1 8/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )4 out $end
$var wire 1 9/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 (4 Out $end
$var wire 1 h$ S $end
$var wire 1 S.! InpA $end
$var wire 1 U.! InpB $end
$var wire 1 :/! notS $end
$var wire 1 ;/! nand1 $end
$var wire 1 </! nand2 $end
$var wire 1 =/! inputA $end
$var wire 1 >/! inputB $end
$var wire 1 ?/! final_not $end

$scope module S_not $end
$var wire 1 :/! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;/! out $end
$var wire 1 :/! in1 $end
$var wire 1 S.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =/! out $end
$var wire 1 ;/! in1 $end
$var wire 1 ;/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 </! out $end
$var wire 1 h$ in1 $end
$var wire 1 U.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >/! out $end
$var wire 1 </! in1 $end
$var wire 1 </! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?/! out $end
$var wire 1 =/! in1 $end
$var wire 1 >/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (4 out $end
$var wire 1 ?/! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_3 $end
$var wire 1 $4 Out [3] $end
$var wire 1 %4 Out [2] $end
$var wire 1 &4 Out [1] $end
$var wire 1 '4 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 D4 InpA [3] $end
$var wire 1 E4 InpA [2] $end
$var wire 1 F4 InpA [1] $end
$var wire 1 G4 InpA [0] $end
$var wire 1 T4 InpB [3] $end
$var wire 1 U4 InpB [2] $end
$var wire 1 V4 InpB [1] $end
$var wire 1 W4 InpB [0] $end
$var wire 1 d4 InpC [3] $end
$var wire 1 e4 InpC [2] $end
$var wire 1 f4 InpC [1] $end
$var wire 1 g4 InpC [0] $end
$var wire 1 t4 InpD [3] $end
$var wire 1 u4 InpD [2] $end
$var wire 1 v4 InpD [1] $end
$var wire 1 w4 InpD [0] $end
$var wire 1 @/! stage1_1_bit0 $end
$var wire 1 A/! stage1_2_bit0 $end
$var wire 1 B/! stage1_1_bit1 $end
$var wire 1 C/! stage1_2_bit1 $end
$var wire 1 D/! stage1_1_bit2 $end
$var wire 1 E/! stage1_2_bit2 $end
$var wire 1 F/! stage1_1_bit3 $end
$var wire 1 G/! stage1_2_bit4 $end
$var wire 1 H/! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 @/! Out $end
$var wire 1 i$ S $end
$var wire 1 G4 InpA $end
$var wire 1 W4 InpB $end
$var wire 1 I/! notS $end
$var wire 1 J/! nand1 $end
$var wire 1 K/! nand2 $end
$var wire 1 L/! inputA $end
$var wire 1 M/! inputB $end
$var wire 1 N/! final_not $end

$scope module S_not $end
$var wire 1 I/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J/! out $end
$var wire 1 I/! in1 $end
$var wire 1 G4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L/! out $end
$var wire 1 J/! in1 $end
$var wire 1 J/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K/! out $end
$var wire 1 i$ in1 $end
$var wire 1 W4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M/! out $end
$var wire 1 K/! in1 $end
$var wire 1 K/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N/! out $end
$var wire 1 L/! in1 $end
$var wire 1 M/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @/! out $end
$var wire 1 N/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 B/! Out $end
$var wire 1 i$ S $end
$var wire 1 F4 InpA $end
$var wire 1 V4 InpB $end
$var wire 1 O/! notS $end
$var wire 1 P/! nand1 $end
$var wire 1 Q/! nand2 $end
$var wire 1 R/! inputA $end
$var wire 1 S/! inputB $end
$var wire 1 T/! final_not $end

$scope module S_not $end
$var wire 1 O/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P/! out $end
$var wire 1 O/! in1 $end
$var wire 1 F4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R/! out $end
$var wire 1 P/! in1 $end
$var wire 1 P/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q/! out $end
$var wire 1 i$ in1 $end
$var wire 1 V4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S/! out $end
$var wire 1 Q/! in1 $end
$var wire 1 Q/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T/! out $end
$var wire 1 R/! in1 $end
$var wire 1 S/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B/! out $end
$var wire 1 T/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 D/! Out $end
$var wire 1 i$ S $end
$var wire 1 E4 InpA $end
$var wire 1 U4 InpB $end
$var wire 1 U/! notS $end
$var wire 1 V/! nand1 $end
$var wire 1 W/! nand2 $end
$var wire 1 X/! inputA $end
$var wire 1 Y/! inputB $end
$var wire 1 Z/! final_not $end

$scope module S_not $end
$var wire 1 U/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V/! out $end
$var wire 1 U/! in1 $end
$var wire 1 E4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X/! out $end
$var wire 1 V/! in1 $end
$var wire 1 V/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W/! out $end
$var wire 1 i$ in1 $end
$var wire 1 U4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y/! out $end
$var wire 1 W/! in1 $end
$var wire 1 W/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z/! out $end
$var wire 1 X/! in1 $end
$var wire 1 Y/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D/! out $end
$var wire 1 Z/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 F/! Out $end
$var wire 1 i$ S $end
$var wire 1 D4 InpA $end
$var wire 1 T4 InpB $end
$var wire 1 [/! notS $end
$var wire 1 \/! nand1 $end
$var wire 1 ]/! nand2 $end
$var wire 1 ^/! inputA $end
$var wire 1 _/! inputB $end
$var wire 1 `/! final_not $end

$scope module S_not $end
$var wire 1 [/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \/! out $end
$var wire 1 [/! in1 $end
$var wire 1 D4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^/! out $end
$var wire 1 \/! in1 $end
$var wire 1 \/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]/! out $end
$var wire 1 i$ in1 $end
$var wire 1 T4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _/! out $end
$var wire 1 ]/! in1 $end
$var wire 1 ]/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `/! out $end
$var wire 1 ^/! in1 $end
$var wire 1 _/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F/! out $end
$var wire 1 `/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 A/! Out $end
$var wire 1 i$ S $end
$var wire 1 g4 InpA $end
$var wire 1 w4 InpB $end
$var wire 1 a/! notS $end
$var wire 1 b/! nand1 $end
$var wire 1 c/! nand2 $end
$var wire 1 d/! inputA $end
$var wire 1 e/! inputB $end
$var wire 1 f/! final_not $end

$scope module S_not $end
$var wire 1 a/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b/! out $end
$var wire 1 a/! in1 $end
$var wire 1 g4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d/! out $end
$var wire 1 b/! in1 $end
$var wire 1 b/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c/! out $end
$var wire 1 i$ in1 $end
$var wire 1 w4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e/! out $end
$var wire 1 c/! in1 $end
$var wire 1 c/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f/! out $end
$var wire 1 d/! in1 $end
$var wire 1 e/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A/! out $end
$var wire 1 f/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 C/! Out $end
$var wire 1 i$ S $end
$var wire 1 f4 InpA $end
$var wire 1 v4 InpB $end
$var wire 1 g/! notS $end
$var wire 1 h/! nand1 $end
$var wire 1 i/! nand2 $end
$var wire 1 j/! inputA $end
$var wire 1 k/! inputB $end
$var wire 1 l/! final_not $end

$scope module S_not $end
$var wire 1 g/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h/! out $end
$var wire 1 g/! in1 $end
$var wire 1 f4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j/! out $end
$var wire 1 h/! in1 $end
$var wire 1 h/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i/! out $end
$var wire 1 i$ in1 $end
$var wire 1 v4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k/! out $end
$var wire 1 i/! in1 $end
$var wire 1 i/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l/! out $end
$var wire 1 j/! in1 $end
$var wire 1 k/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C/! out $end
$var wire 1 l/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 E/! Out $end
$var wire 1 i$ S $end
$var wire 1 e4 InpA $end
$var wire 1 u4 InpB $end
$var wire 1 m/! notS $end
$var wire 1 n/! nand1 $end
$var wire 1 o/! nand2 $end
$var wire 1 p/! inputA $end
$var wire 1 q/! inputB $end
$var wire 1 r/! final_not $end

$scope module S_not $end
$var wire 1 m/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n/! out $end
$var wire 1 m/! in1 $end
$var wire 1 e4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p/! out $end
$var wire 1 n/! in1 $end
$var wire 1 n/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o/! out $end
$var wire 1 i$ in1 $end
$var wire 1 u4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q/! out $end
$var wire 1 o/! in1 $end
$var wire 1 o/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r/! out $end
$var wire 1 p/! in1 $end
$var wire 1 q/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E/! out $end
$var wire 1 r/! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 H/! Out $end
$var wire 1 i$ S $end
$var wire 1 d4 InpA $end
$var wire 1 t4 InpB $end
$var wire 1 s/! notS $end
$var wire 1 t/! nand1 $end
$var wire 1 u/! nand2 $end
$var wire 1 v/! inputA $end
$var wire 1 w/! inputB $end
$var wire 1 x/! final_not $end

$scope module S_not $end
$var wire 1 s/! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t/! out $end
$var wire 1 s/! in1 $end
$var wire 1 d4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v/! out $end
$var wire 1 t/! in1 $end
$var wire 1 t/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u/! out $end
$var wire 1 i$ in1 $end
$var wire 1 t4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w/! out $end
$var wire 1 u/! in1 $end
$var wire 1 u/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x/! out $end
$var wire 1 v/! in1 $end
$var wire 1 w/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H/! out $end
$var wire 1 x/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 '4 Out $end
$var wire 1 h$ S $end
$var wire 1 @/! InpA $end
$var wire 1 A/! InpB $end
$var wire 1 y/! notS $end
$var wire 1 z/! nand1 $end
$var wire 1 {/! nand2 $end
$var wire 1 |/! inputA $end
$var wire 1 }/! inputB $end
$var wire 1 ~/! final_not $end

$scope module S_not $end
$var wire 1 y/! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z/! out $end
$var wire 1 y/! in1 $end
$var wire 1 @/! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |/! out $end
$var wire 1 z/! in1 $end
$var wire 1 z/! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {/! out $end
$var wire 1 h$ in1 $end
$var wire 1 A/! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }/! out $end
$var wire 1 {/! in1 $end
$var wire 1 {/! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~/! out $end
$var wire 1 |/! in1 $end
$var wire 1 }/! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '4 out $end
$var wire 1 ~/! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 &4 Out $end
$var wire 1 h$ S $end
$var wire 1 B/! InpA $end
$var wire 1 C/! InpB $end
$var wire 1 !0! notS $end
$var wire 1 "0! nand1 $end
$var wire 1 #0! nand2 $end
$var wire 1 $0! inputA $end
$var wire 1 %0! inputB $end
$var wire 1 &0! final_not $end

$scope module S_not $end
$var wire 1 !0! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "0! out $end
$var wire 1 !0! in1 $end
$var wire 1 B/! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $0! out $end
$var wire 1 "0! in1 $end
$var wire 1 "0! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #0! out $end
$var wire 1 h$ in1 $end
$var wire 1 C/! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %0! out $end
$var wire 1 #0! in1 $end
$var wire 1 #0! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &0! out $end
$var wire 1 $0! in1 $end
$var wire 1 %0! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &4 out $end
$var wire 1 &0! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 %4 Out $end
$var wire 1 h$ S $end
$var wire 1 D/! InpA $end
$var wire 1 E/! InpB $end
$var wire 1 '0! notS $end
$var wire 1 (0! nand1 $end
$var wire 1 )0! nand2 $end
$var wire 1 *0! inputA $end
$var wire 1 +0! inputB $end
$var wire 1 ,0! final_not $end

$scope module S_not $end
$var wire 1 '0! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (0! out $end
$var wire 1 '0! in1 $end
$var wire 1 D/! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *0! out $end
$var wire 1 (0! in1 $end
$var wire 1 (0! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )0! out $end
$var wire 1 h$ in1 $end
$var wire 1 E/! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +0! out $end
$var wire 1 )0! in1 $end
$var wire 1 )0! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,0! out $end
$var wire 1 *0! in1 $end
$var wire 1 +0! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %4 out $end
$var wire 1 ,0! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 $4 Out $end
$var wire 1 h$ S $end
$var wire 1 F/! InpA $end
$var wire 1 H/! InpB $end
$var wire 1 -0! notS $end
$var wire 1 .0! nand1 $end
$var wire 1 /0! nand2 $end
$var wire 1 00! inputA $end
$var wire 1 10! inputB $end
$var wire 1 20! final_not $end

$scope module S_not $end
$var wire 1 -0! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .0! out $end
$var wire 1 -0! in1 $end
$var wire 1 F/! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 00! out $end
$var wire 1 .0! in1 $end
$var wire 1 .0! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /0! out $end
$var wire 1 h$ in1 $end
$var wire 1 H/! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 10! out $end
$var wire 1 /0! in1 $end
$var wire 1 /0! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 20! out $end
$var wire 1 00! in1 $end
$var wire 1 10! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $4 out $end
$var wire 1 20! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module branchCond $end
$var wire 1 O$ brchSig [2] $end
$var wire 1 P$ brchSig [1] $end
$var wire 1 Q$ brchSig [0] $end
$var wire 1 ;2 sf $end
$var wire 1 82 zf $end
$var wire 1 92 of $end
$var wire 1 :2 cf $end
$var reg 1 30! jmpSel $end
$upscope $end

$scope module pcImmAdd $end
$var parameter 32 40! N $end
$var wire 1 ]2 sum [15] $end
$var wire 1 ^2 sum [14] $end
$var wire 1 _2 sum [13] $end
$var wire 1 `2 sum [12] $end
$var wire 1 a2 sum [11] $end
$var wire 1 b2 sum [10] $end
$var wire 1 c2 sum [9] $end
$var wire 1 d2 sum [8] $end
$var wire 1 e2 sum [7] $end
$var wire 1 f2 sum [6] $end
$var wire 1 g2 sum [5] $end
$var wire 1 h2 sum [4] $end
$var wire 1 i2 sum [3] $end
$var wire 1 j2 sum [2] $end
$var wire 1 k2 sum [1] $end
$var wire 1 l2 sum [0] $end
$var wire 1 50! c_out $end
$var wire 1 60! ofl $end
$var wire 1 =2 a [15] $end
$var wire 1 >2 a [14] $end
$var wire 1 ?2 a [13] $end
$var wire 1 @2 a [12] $end
$var wire 1 A2 a [11] $end
$var wire 1 B2 a [10] $end
$var wire 1 C2 a [9] $end
$var wire 1 D2 a [8] $end
$var wire 1 E2 a [7] $end
$var wire 1 F2 a [6] $end
$var wire 1 G2 a [5] $end
$var wire 1 H2 a [4] $end
$var wire 1 I2 a [3] $end
$var wire 1 J2 a [2] $end
$var wire 1 K2 a [1] $end
$var wire 1 L2 a [0] $end
$var wire 1 M2 b [15] $end
$var wire 1 N2 b [14] $end
$var wire 1 O2 b [13] $end
$var wire 1 P2 b [12] $end
$var wire 1 Q2 b [11] $end
$var wire 1 R2 b [10] $end
$var wire 1 S2 b [9] $end
$var wire 1 T2 b [8] $end
$var wire 1 U2 b [7] $end
$var wire 1 V2 b [6] $end
$var wire 1 W2 b [5] $end
$var wire 1 X2 b [4] $end
$var wire 1 Y2 b [3] $end
$var wire 1 Z2 b [2] $end
$var wire 1 [2 b [1] $end
$var wire 1 \2 b [0] $end
$var wire 1 70! c_in $end
$var wire 1 80! sign $end
$var wire 1 90! byte0_c $end
$var wire 1 :0! byte1_c $end
$var wire 1 ;0! byte2_c $end

$scope module byte0 $end
$var parameter 32 <0! N $end
$var wire 1 i2 sum [3] $end
$var wire 1 j2 sum [2] $end
$var wire 1 k2 sum [1] $end
$var wire 1 l2 sum [0] $end
$var wire 1 90! c_out $end
$var wire 1 I2 a [3] $end
$var wire 1 J2 a [2] $end
$var wire 1 K2 a [1] $end
$var wire 1 L2 a [0] $end
$var wire 1 Y2 b [3] $end
$var wire 1 Z2 b [2] $end
$var wire 1 [2 b [1] $end
$var wire 1 \2 b [0] $end
$var wire 1 70! c_in $end
$var wire 1 =0! bit0_c $end
$var wire 1 >0! bit1_c $end
$var wire 1 ?0! bit2_c $end

$scope module bit0 $end
$var wire 1 l2 s $end
$var wire 1 =0! c_out $end
$var wire 1 L2 a $end
$var wire 1 \2 b $end
$var wire 1 70! c_in $end
$var wire 1 @0! sumXOR $end
$var wire 1 A0! AB_nand $end
$var wire 1 B0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 @0! out $end
$var wire 1 L2 in1 $end
$var wire 1 \2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 l2 out $end
$var wire 1 @0! in1 $end
$var wire 1 70! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 A0! out $end
$var wire 1 L2 in1 $end
$var wire 1 \2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 B0! out $end
$var wire 1 @0! in1 $end
$var wire 1 70! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 =0! out $end
$var wire 1 B0! in1 $end
$var wire 1 A0! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 k2 s $end
$var wire 1 >0! c_out $end
$var wire 1 K2 a $end
$var wire 1 [2 b $end
$var wire 1 =0! c_in $end
$var wire 1 C0! sumXOR $end
$var wire 1 D0! AB_nand $end
$var wire 1 E0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 C0! out $end
$var wire 1 K2 in1 $end
$var wire 1 [2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 k2 out $end
$var wire 1 C0! in1 $end
$var wire 1 =0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 D0! out $end
$var wire 1 K2 in1 $end
$var wire 1 [2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 E0! out $end
$var wire 1 C0! in1 $end
$var wire 1 =0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 >0! out $end
$var wire 1 E0! in1 $end
$var wire 1 D0! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 j2 s $end
$var wire 1 ?0! c_out $end
$var wire 1 J2 a $end
$var wire 1 Z2 b $end
$var wire 1 >0! c_in $end
$var wire 1 F0! sumXOR $end
$var wire 1 G0! AB_nand $end
$var wire 1 H0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 F0! out $end
$var wire 1 J2 in1 $end
$var wire 1 Z2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 j2 out $end
$var wire 1 F0! in1 $end
$var wire 1 >0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 G0! out $end
$var wire 1 J2 in1 $end
$var wire 1 Z2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 H0! out $end
$var wire 1 F0! in1 $end
$var wire 1 >0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ?0! out $end
$var wire 1 H0! in1 $end
$var wire 1 G0! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 i2 s $end
$var wire 1 90! c_out $end
$var wire 1 I2 a $end
$var wire 1 Y2 b $end
$var wire 1 ?0! c_in $end
$var wire 1 I0! sumXOR $end
$var wire 1 J0! AB_nand $end
$var wire 1 K0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 I0! out $end
$var wire 1 I2 in1 $end
$var wire 1 Y2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 i2 out $end
$var wire 1 I0! in1 $end
$var wire 1 ?0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 J0! out $end
$var wire 1 I2 in1 $end
$var wire 1 Y2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 K0! out $end
$var wire 1 I0! in1 $end
$var wire 1 ?0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 90! out $end
$var wire 1 K0! in1 $end
$var wire 1 J0! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 L0! N $end
$var wire 1 e2 sum [3] $end
$var wire 1 f2 sum [2] $end
$var wire 1 g2 sum [1] $end
$var wire 1 h2 sum [0] $end
$var wire 1 :0! c_out $end
$var wire 1 E2 a [3] $end
$var wire 1 F2 a [2] $end
$var wire 1 G2 a [1] $end
$var wire 1 H2 a [0] $end
$var wire 1 U2 b [3] $end
$var wire 1 V2 b [2] $end
$var wire 1 W2 b [1] $end
$var wire 1 X2 b [0] $end
$var wire 1 90! c_in $end
$var wire 1 M0! bit0_c $end
$var wire 1 N0! bit1_c $end
$var wire 1 O0! bit2_c $end

$scope module bit0 $end
$var wire 1 h2 s $end
$var wire 1 M0! c_out $end
$var wire 1 H2 a $end
$var wire 1 X2 b $end
$var wire 1 90! c_in $end
$var wire 1 P0! sumXOR $end
$var wire 1 Q0! AB_nand $end
$var wire 1 R0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 P0! out $end
$var wire 1 H2 in1 $end
$var wire 1 X2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 h2 out $end
$var wire 1 P0! in1 $end
$var wire 1 90! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Q0! out $end
$var wire 1 H2 in1 $end
$var wire 1 X2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 R0! out $end
$var wire 1 P0! in1 $end
$var wire 1 90! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 M0! out $end
$var wire 1 R0! in1 $end
$var wire 1 Q0! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 g2 s $end
$var wire 1 N0! c_out $end
$var wire 1 G2 a $end
$var wire 1 W2 b $end
$var wire 1 M0! c_in $end
$var wire 1 S0! sumXOR $end
$var wire 1 T0! AB_nand $end
$var wire 1 U0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 S0! out $end
$var wire 1 G2 in1 $end
$var wire 1 W2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 g2 out $end
$var wire 1 S0! in1 $end
$var wire 1 M0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 T0! out $end
$var wire 1 G2 in1 $end
$var wire 1 W2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 U0! out $end
$var wire 1 S0! in1 $end
$var wire 1 M0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 N0! out $end
$var wire 1 U0! in1 $end
$var wire 1 T0! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 f2 s $end
$var wire 1 O0! c_out $end
$var wire 1 F2 a $end
$var wire 1 V2 b $end
$var wire 1 N0! c_in $end
$var wire 1 V0! sumXOR $end
$var wire 1 W0! AB_nand $end
$var wire 1 X0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 V0! out $end
$var wire 1 F2 in1 $end
$var wire 1 V2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 f2 out $end
$var wire 1 V0! in1 $end
$var wire 1 N0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 W0! out $end
$var wire 1 F2 in1 $end
$var wire 1 V2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 X0! out $end
$var wire 1 V0! in1 $end
$var wire 1 N0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 O0! out $end
$var wire 1 X0! in1 $end
$var wire 1 W0! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 e2 s $end
$var wire 1 :0! c_out $end
$var wire 1 E2 a $end
$var wire 1 U2 b $end
$var wire 1 O0! c_in $end
$var wire 1 Y0! sumXOR $end
$var wire 1 Z0! AB_nand $end
$var wire 1 [0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Y0! out $end
$var wire 1 E2 in1 $end
$var wire 1 U2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 e2 out $end
$var wire 1 Y0! in1 $end
$var wire 1 O0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Z0! out $end
$var wire 1 E2 in1 $end
$var wire 1 U2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 [0! out $end
$var wire 1 Y0! in1 $end
$var wire 1 O0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 :0! out $end
$var wire 1 [0! in1 $end
$var wire 1 Z0! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 \0! N $end
$var wire 1 a2 sum [3] $end
$var wire 1 b2 sum [2] $end
$var wire 1 c2 sum [1] $end
$var wire 1 d2 sum [0] $end
$var wire 1 ;0! c_out $end
$var wire 1 A2 a [3] $end
$var wire 1 B2 a [2] $end
$var wire 1 C2 a [1] $end
$var wire 1 D2 a [0] $end
$var wire 1 Q2 b [3] $end
$var wire 1 R2 b [2] $end
$var wire 1 S2 b [1] $end
$var wire 1 T2 b [0] $end
$var wire 1 :0! c_in $end
$var wire 1 ]0! bit0_c $end
$var wire 1 ^0! bit1_c $end
$var wire 1 _0! bit2_c $end

$scope module bit0 $end
$var wire 1 d2 s $end
$var wire 1 ]0! c_out $end
$var wire 1 D2 a $end
$var wire 1 T2 b $end
$var wire 1 :0! c_in $end
$var wire 1 `0! sumXOR $end
$var wire 1 a0! AB_nand $end
$var wire 1 b0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 `0! out $end
$var wire 1 D2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 d2 out $end
$var wire 1 `0! in1 $end
$var wire 1 :0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 a0! out $end
$var wire 1 D2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 b0! out $end
$var wire 1 `0! in1 $end
$var wire 1 :0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ]0! out $end
$var wire 1 b0! in1 $end
$var wire 1 a0! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 c2 s $end
$var wire 1 ^0! c_out $end
$var wire 1 C2 a $end
$var wire 1 S2 b $end
$var wire 1 ]0! c_in $end
$var wire 1 c0! sumXOR $end
$var wire 1 d0! AB_nand $end
$var wire 1 e0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 c0! out $end
$var wire 1 C2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 c2 out $end
$var wire 1 c0! in1 $end
$var wire 1 ]0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 d0! out $end
$var wire 1 C2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 e0! out $end
$var wire 1 c0! in1 $end
$var wire 1 ]0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ^0! out $end
$var wire 1 e0! in1 $end
$var wire 1 d0! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 b2 s $end
$var wire 1 _0! c_out $end
$var wire 1 B2 a $end
$var wire 1 R2 b $end
$var wire 1 ^0! c_in $end
$var wire 1 f0! sumXOR $end
$var wire 1 g0! AB_nand $end
$var wire 1 h0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 f0! out $end
$var wire 1 B2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 b2 out $end
$var wire 1 f0! in1 $end
$var wire 1 ^0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 g0! out $end
$var wire 1 B2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 h0! out $end
$var wire 1 f0! in1 $end
$var wire 1 ^0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 _0! out $end
$var wire 1 h0! in1 $end
$var wire 1 g0! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 a2 s $end
$var wire 1 ;0! c_out $end
$var wire 1 A2 a $end
$var wire 1 Q2 b $end
$var wire 1 _0! c_in $end
$var wire 1 i0! sumXOR $end
$var wire 1 j0! AB_nand $end
$var wire 1 k0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 i0! out $end
$var wire 1 A2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 a2 out $end
$var wire 1 i0! in1 $end
$var wire 1 _0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 j0! out $end
$var wire 1 A2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 k0! out $end
$var wire 1 i0! in1 $end
$var wire 1 _0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ;0! out $end
$var wire 1 k0! in1 $end
$var wire 1 j0! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 l0! N $end
$var wire 1 ]2 sum [3] $end
$var wire 1 ^2 sum [2] $end
$var wire 1 _2 sum [1] $end
$var wire 1 `2 sum [0] $end
$var wire 1 50! c_out $end
$var wire 1 =2 a [3] $end
$var wire 1 >2 a [2] $end
$var wire 1 ?2 a [1] $end
$var wire 1 @2 a [0] $end
$var wire 1 M2 b [3] $end
$var wire 1 N2 b [2] $end
$var wire 1 O2 b [1] $end
$var wire 1 P2 b [0] $end
$var wire 1 ;0! c_in $end
$var wire 1 m0! bit0_c $end
$var wire 1 n0! bit1_c $end
$var wire 1 o0! bit2_c $end

$scope module bit0 $end
$var wire 1 `2 s $end
$var wire 1 m0! c_out $end
$var wire 1 @2 a $end
$var wire 1 P2 b $end
$var wire 1 ;0! c_in $end
$var wire 1 p0! sumXOR $end
$var wire 1 q0! AB_nand $end
$var wire 1 r0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 p0! out $end
$var wire 1 @2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 `2 out $end
$var wire 1 p0! in1 $end
$var wire 1 ;0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 q0! out $end
$var wire 1 @2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 r0! out $end
$var wire 1 p0! in1 $end
$var wire 1 ;0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 m0! out $end
$var wire 1 r0! in1 $end
$var wire 1 q0! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 _2 s $end
$var wire 1 n0! c_out $end
$var wire 1 ?2 a $end
$var wire 1 O2 b $end
$var wire 1 m0! c_in $end
$var wire 1 s0! sumXOR $end
$var wire 1 t0! AB_nand $end
$var wire 1 u0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 s0! out $end
$var wire 1 ?2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 _2 out $end
$var wire 1 s0! in1 $end
$var wire 1 m0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 t0! out $end
$var wire 1 ?2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 u0! out $end
$var wire 1 s0! in1 $end
$var wire 1 m0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 n0! out $end
$var wire 1 u0! in1 $end
$var wire 1 t0! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ^2 s $end
$var wire 1 o0! c_out $end
$var wire 1 >2 a $end
$var wire 1 N2 b $end
$var wire 1 n0! c_in $end
$var wire 1 v0! sumXOR $end
$var wire 1 w0! AB_nand $end
$var wire 1 x0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 v0! out $end
$var wire 1 >2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ^2 out $end
$var wire 1 v0! in1 $end
$var wire 1 n0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 w0! out $end
$var wire 1 >2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 x0! out $end
$var wire 1 v0! in1 $end
$var wire 1 n0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 o0! out $end
$var wire 1 x0! in1 $end
$var wire 1 w0! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 ]2 s $end
$var wire 1 50! c_out $end
$var wire 1 =2 a $end
$var wire 1 M2 b $end
$var wire 1 o0! c_in $end
$var wire 1 y0! sumXOR $end
$var wire 1 z0! AB_nand $end
$var wire 1 {0! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 y0! out $end
$var wire 1 =2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ]2 out $end
$var wire 1 y0! in1 $end
$var wire 1 o0! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 z0! out $end
$var wire 1 =2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 {0! out $end
$var wire 1 y0! in1 $end
$var wire 1 o0! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 50! out $end
$var wire 1 {0! in1 $end
$var wire 1 z0! in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module exec2mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 2& aluFinalX [15] $end
$var wire 1 3& aluFinalX [14] $end
$var wire 1 4& aluFinalX [13] $end
$var wire 1 5& aluFinalX [12] $end
$var wire 1 6& aluFinalX [11] $end
$var wire 1 7& aluFinalX [10] $end
$var wire 1 8& aluFinalX [9] $end
$var wire 1 9& aluFinalX [8] $end
$var wire 1 :& aluFinalX [7] $end
$var wire 1 ;& aluFinalX [6] $end
$var wire 1 <& aluFinalX [5] $end
$var wire 1 =& aluFinalX [4] $end
$var wire 1 >& aluFinalX [3] $end
$var wire 1 ?& aluFinalX [2] $end
$var wire 1 @& aluFinalX [1] $end
$var wire 1 A& aluFinalX [0] $end
$var wire 1 <! newPCX [15] $end
$var wire 1 =! newPCX [14] $end
$var wire 1 >! newPCX [13] $end
$var wire 1 ?! newPCX [12] $end
$var wire 1 @! newPCX [11] $end
$var wire 1 A! newPCX [10] $end
$var wire 1 B! newPCX [9] $end
$var wire 1 C! newPCX [8] $end
$var wire 1 D! newPCX [7] $end
$var wire 1 E! newPCX [6] $end
$var wire 1 F! newPCX [5] $end
$var wire 1 G! newPCX [4] $end
$var wire 1 H! newPCX [3] $end
$var wire 1 I! newPCX [2] $end
$var wire 1 J! newPCX [1] $end
$var wire 1 K! newPCX [0] $end
$var wire 1 D' addPCX [15] $end
$var wire 1 E' addPCX [14] $end
$var wire 1 F' addPCX [13] $end
$var wire 1 G' addPCX [12] $end
$var wire 1 H' addPCX [11] $end
$var wire 1 I' addPCX [10] $end
$var wire 1 J' addPCX [9] $end
$var wire 1 K' addPCX [8] $end
$var wire 1 L' addPCX [7] $end
$var wire 1 M' addPCX [6] $end
$var wire 1 N' addPCX [5] $end
$var wire 1 O' addPCX [4] $end
$var wire 1 P' addPCX [3] $end
$var wire 1 Q' addPCX [2] $end
$var wire 1 R' addPCX [1] $end
$var wire 1 S' addPCX [0] $end
$var wire 1 b& aluOutX [15] $end
$var wire 1 c& aluOutX [14] $end
$var wire 1 d& aluOutX [13] $end
$var wire 1 e& aluOutX [12] $end
$var wire 1 f& aluOutX [11] $end
$var wire 1 g& aluOutX [10] $end
$var wire 1 h& aluOutX [9] $end
$var wire 1 i& aluOutX [8] $end
$var wire 1 j& aluOutX [7] $end
$var wire 1 k& aluOutX [6] $end
$var wire 1 l& aluOutX [5] $end
$var wire 1 m& aluOutX [4] $end
$var wire 1 n& aluOutX [3] $end
$var wire 1 o& aluOutX [2] $end
$var wire 1 p& aluOutX [1] $end
$var wire 1 q& aluOutX [0] $end
$var wire 1 l% wrtDataX [15] $end
$var wire 1 m% wrtDataX [14] $end
$var wire 1 n% wrtDataX [13] $end
$var wire 1 o% wrtDataX [12] $end
$var wire 1 p% wrtDataX [11] $end
$var wire 1 q% wrtDataX [10] $end
$var wire 1 r% wrtDataX [9] $end
$var wire 1 s% wrtDataX [8] $end
$var wire 1 t% wrtDataX [7] $end
$var wire 1 u% wrtDataX [6] $end
$var wire 1 v% wrtDataX [5] $end
$var wire 1 w% wrtDataX [4] $end
$var wire 1 x% wrtDataX [3] $end
$var wire 1 y% wrtDataX [2] $end
$var wire 1 z% wrtDataX [1] $end
$var wire 1 {% wrtDataX [0] $end
$var wire 1 J$ memWrtX $end
$var wire 1 w' readEnX $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 |' regWrtX $end
$var wire 1 $( wrtRegX [2] $end
$var wire 1 %( wrtRegX [1] $end
$var wire 1 &( wrtRegX [0] $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 o" createDumpX $end
$var wire 1 .( branchInstX $end
$var wire 1 |% wrtDataM [15] $end
$var wire 1 }% wrtDataM [14] $end
$var wire 1 ~% wrtDataM [13] $end
$var wire 1 !& wrtDataM [12] $end
$var wire 1 "& wrtDataM [11] $end
$var wire 1 #& wrtDataM [10] $end
$var wire 1 $& wrtDataM [9] $end
$var wire 1 %& wrtDataM [8] $end
$var wire 1 && wrtDataM [7] $end
$var wire 1 '& wrtDataM [6] $end
$var wire 1 (& wrtDataM [5] $end
$var wire 1 )& wrtDataM [4] $end
$var wire 1 *& wrtDataM [3] $end
$var wire 1 +& wrtDataM [2] $end
$var wire 1 ,& wrtDataM [1] $end
$var wire 1 -& wrtDataM [0] $end
$var wire 1 K$ memWrtM $end
$var wire 1 x' readEnM $end
$var wire 1 B& aluFinalM [15] $end
$var wire 1 C& aluFinalM [14] $end
$var wire 1 D& aluFinalM [13] $end
$var wire 1 E& aluFinalM [12] $end
$var wire 1 F& aluFinalM [11] $end
$var wire 1 G& aluFinalM [10] $end
$var wire 1 H& aluFinalM [9] $end
$var wire 1 I& aluFinalM [8] $end
$var wire 1 J& aluFinalM [7] $end
$var wire 1 K& aluFinalM [6] $end
$var wire 1 L& aluFinalM [5] $end
$var wire 1 M& aluFinalM [4] $end
$var wire 1 N& aluFinalM [3] $end
$var wire 1 O& aluFinalM [2] $end
$var wire 1 P& aluFinalM [1] $end
$var wire 1 Q& aluFinalM [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 T' addPCM [15] $end
$var wire 1 U' addPCM [14] $end
$var wire 1 V' addPCM [13] $end
$var wire 1 W' addPCM [12] $end
$var wire 1 X' addPCM [11] $end
$var wire 1 Y' addPCM [10] $end
$var wire 1 Z' addPCM [9] $end
$var wire 1 [' addPCM [8] $end
$var wire 1 \' addPCM [7] $end
$var wire 1 ]' addPCM [6] $end
$var wire 1 ^' addPCM [5] $end
$var wire 1 _' addPCM [4] $end
$var wire 1 `' addPCM [3] $end
$var wire 1 a' addPCM [2] $end
$var wire 1 b' addPCM [1] $end
$var wire 1 c' addPCM [0] $end
$var wire 1 r& aluOutM [15] $end
$var wire 1 s& aluOutM [14] $end
$var wire 1 t& aluOutM [13] $end
$var wire 1 u& aluOutM [12] $end
$var wire 1 v& aluOutM [11] $end
$var wire 1 w& aluOutM [10] $end
$var wire 1 x& aluOutM [9] $end
$var wire 1 y& aluOutM [8] $end
$var wire 1 z& aluOutM [7] $end
$var wire 1 {& aluOutM [6] $end
$var wire 1 |& aluOutM [5] $end
$var wire 1 }& aluOutM [4] $end
$var wire 1 ~& aluOutM [3] $end
$var wire 1 !' aluOutM [2] $end
$var wire 1 "' aluOutM [1] $end
$var wire 1 #' aluOutM [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 }' regWrtM $end
$var wire 1 '( wrtRegM [2] $end
$var wire 1 (( wrtRegM [1] $end
$var wire 1 )( wrtRegM [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 p" createDumpM $end
$var wire 1 /( branchInstM $end
$var wire 1 6( memAccessX $end
$var wire 1 7( memAccessM $end

$scope module memWrtLatch $end
$var wire 1 K$ q $end
$var wire 1 J$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |0! state $end
$upscope $end

$scope module readEnLatch $end
$var wire 1 x' q $end
$var wire 1 w' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }0! state $end
$upscope $end

$scope module regWrtLatch $end
$var wire 1 }' q $end
$var wire 1 |' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~0! state $end
$upscope $end

$scope module createDumpLatch $end
$var wire 1 p" q $end
$var wire 1 o" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !1! state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 /( q $end
$var wire 1 .( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "1! state $end
$upscope $end

$scope module memAccessLatch $end
$var wire 1 7( q $end
$var wire 1 6( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #1! state $end
$upscope $end

$scope module aluFinalLatch[15] $end
$var wire 1 B& q $end
$var wire 1 2& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $1! state $end
$upscope $end

$scope module aluFinalLatch[14] $end
$var wire 1 C& q $end
$var wire 1 3& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %1! state $end
$upscope $end

$scope module aluFinalLatch[13] $end
$var wire 1 D& q $end
$var wire 1 4& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &1! state $end
$upscope $end

$scope module aluFinalLatch[12] $end
$var wire 1 E& q $end
$var wire 1 5& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '1! state $end
$upscope $end

$scope module aluFinalLatch[11] $end
$var wire 1 F& q $end
$var wire 1 6& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (1! state $end
$upscope $end

$scope module aluFinalLatch[10] $end
$var wire 1 G& q $end
$var wire 1 7& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )1! state $end
$upscope $end

$scope module aluFinalLatch[9] $end
$var wire 1 H& q $end
$var wire 1 8& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *1! state $end
$upscope $end

$scope module aluFinalLatch[8] $end
$var wire 1 I& q $end
$var wire 1 9& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +1! state $end
$upscope $end

$scope module aluFinalLatch[7] $end
$var wire 1 J& q $end
$var wire 1 :& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,1! state $end
$upscope $end

$scope module aluFinalLatch[6] $end
$var wire 1 K& q $end
$var wire 1 ;& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -1! state $end
$upscope $end

$scope module aluFinalLatch[5] $end
$var wire 1 L& q $end
$var wire 1 <& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .1! state $end
$upscope $end

$scope module aluFinalLatch[4] $end
$var wire 1 M& q $end
$var wire 1 =& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /1! state $end
$upscope $end

$scope module aluFinalLatch[3] $end
$var wire 1 N& q $end
$var wire 1 >& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 01! state $end
$upscope $end

$scope module aluFinalLatch[2] $end
$var wire 1 O& q $end
$var wire 1 ?& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 11! state $end
$upscope $end

$scope module aluFinalLatch[1] $end
$var wire 1 P& q $end
$var wire 1 @& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 21! state $end
$upscope $end

$scope module aluFinalLatch[0] $end
$var wire 1 Q& q $end
$var wire 1 A& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 31! state $end
$upscope $end

$scope module newPCLatch[15] $end
$var wire 1 L! q $end
$var wire 1 <! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 41! state $end
$upscope $end

$scope module newPCLatch[14] $end
$var wire 1 M! q $end
$var wire 1 =! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 51! state $end
$upscope $end

$scope module newPCLatch[13] $end
$var wire 1 N! q $end
$var wire 1 >! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 61! state $end
$upscope $end

$scope module newPCLatch[12] $end
$var wire 1 O! q $end
$var wire 1 ?! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 71! state $end
$upscope $end

$scope module newPCLatch[11] $end
$var wire 1 P! q $end
$var wire 1 @! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 81! state $end
$upscope $end

$scope module newPCLatch[10] $end
$var wire 1 Q! q $end
$var wire 1 A! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 91! state $end
$upscope $end

$scope module newPCLatch[9] $end
$var wire 1 R! q $end
$var wire 1 B! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :1! state $end
$upscope $end

$scope module newPCLatch[8] $end
$var wire 1 S! q $end
$var wire 1 C! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;1! state $end
$upscope $end

$scope module newPCLatch[7] $end
$var wire 1 T! q $end
$var wire 1 D! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <1! state $end
$upscope $end

$scope module newPCLatch[6] $end
$var wire 1 U! q $end
$var wire 1 E! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =1! state $end
$upscope $end

$scope module newPCLatch[5] $end
$var wire 1 V! q $end
$var wire 1 F! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >1! state $end
$upscope $end

$scope module newPCLatch[4] $end
$var wire 1 W! q $end
$var wire 1 G! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?1! state $end
$upscope $end

$scope module newPCLatch[3] $end
$var wire 1 X! q $end
$var wire 1 H! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @1! state $end
$upscope $end

$scope module newPCLatch[2] $end
$var wire 1 Y! q $end
$var wire 1 I! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A1! state $end
$upscope $end

$scope module newPCLatch[1] $end
$var wire 1 Z! q $end
$var wire 1 J! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B1! state $end
$upscope $end

$scope module newPCLatch[0] $end
$var wire 1 [! q $end
$var wire 1 K! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C1! state $end
$upscope $end

$scope module addPCLatch[15] $end
$var wire 1 T' q $end
$var wire 1 D' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D1! state $end
$upscope $end

$scope module addPCLatch[14] $end
$var wire 1 U' q $end
$var wire 1 E' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E1! state $end
$upscope $end

$scope module addPCLatch[13] $end
$var wire 1 V' q $end
$var wire 1 F' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F1! state $end
$upscope $end

$scope module addPCLatch[12] $end
$var wire 1 W' q $end
$var wire 1 G' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G1! state $end
$upscope $end

$scope module addPCLatch[11] $end
$var wire 1 X' q $end
$var wire 1 H' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H1! state $end
$upscope $end

$scope module addPCLatch[10] $end
$var wire 1 Y' q $end
$var wire 1 I' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I1! state $end
$upscope $end

$scope module addPCLatch[9] $end
$var wire 1 Z' q $end
$var wire 1 J' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J1! state $end
$upscope $end

$scope module addPCLatch[8] $end
$var wire 1 [' q $end
$var wire 1 K' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K1! state $end
$upscope $end

$scope module addPCLatch[7] $end
$var wire 1 \' q $end
$var wire 1 L' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L1! state $end
$upscope $end

$scope module addPCLatch[6] $end
$var wire 1 ]' q $end
$var wire 1 M' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M1! state $end
$upscope $end

$scope module addPCLatch[5] $end
$var wire 1 ^' q $end
$var wire 1 N' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N1! state $end
$upscope $end

$scope module addPCLatch[4] $end
$var wire 1 _' q $end
$var wire 1 O' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O1! state $end
$upscope $end

$scope module addPCLatch[3] $end
$var wire 1 `' q $end
$var wire 1 P' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P1! state $end
$upscope $end

$scope module addPCLatch[2] $end
$var wire 1 a' q $end
$var wire 1 Q' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q1! state $end
$upscope $end

$scope module addPCLatch[1] $end
$var wire 1 b' q $end
$var wire 1 R' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R1! state $end
$upscope $end

$scope module addPCLatch[0] $end
$var wire 1 c' q $end
$var wire 1 S' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S1! state $end
$upscope $end

$scope module aluOutLatch[15] $end
$var wire 1 r& q $end
$var wire 1 b& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T1! state $end
$upscope $end

$scope module aluOutLatch[14] $end
$var wire 1 s& q $end
$var wire 1 c& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U1! state $end
$upscope $end

$scope module aluOutLatch[13] $end
$var wire 1 t& q $end
$var wire 1 d& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V1! state $end
$upscope $end

$scope module aluOutLatch[12] $end
$var wire 1 u& q $end
$var wire 1 e& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W1! state $end
$upscope $end

$scope module aluOutLatch[11] $end
$var wire 1 v& q $end
$var wire 1 f& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X1! state $end
$upscope $end

$scope module aluOutLatch[10] $end
$var wire 1 w& q $end
$var wire 1 g& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y1! state $end
$upscope $end

$scope module aluOutLatch[9] $end
$var wire 1 x& q $end
$var wire 1 h& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z1! state $end
$upscope $end

$scope module aluOutLatch[8] $end
$var wire 1 y& q $end
$var wire 1 i& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [1! state $end
$upscope $end

$scope module aluOutLatch[7] $end
$var wire 1 z& q $end
$var wire 1 j& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \1! state $end
$upscope $end

$scope module aluOutLatch[6] $end
$var wire 1 {& q $end
$var wire 1 k& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]1! state $end
$upscope $end

$scope module aluOutLatch[5] $end
$var wire 1 |& q $end
$var wire 1 l& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^1! state $end
$upscope $end

$scope module aluOutLatch[4] $end
$var wire 1 }& q $end
$var wire 1 m& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _1! state $end
$upscope $end

$scope module aluOutLatch[3] $end
$var wire 1 ~& q $end
$var wire 1 n& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `1! state $end
$upscope $end

$scope module aluOutLatch[2] $end
$var wire 1 !' q $end
$var wire 1 o& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a1! state $end
$upscope $end

$scope module aluOutLatch[1] $end
$var wire 1 "' q $end
$var wire 1 p& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b1! state $end
$upscope $end

$scope module aluOutLatch[0] $end
$var wire 1 #' q $end
$var wire 1 q& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c1! state $end
$upscope $end

$scope module wrtDataLatch[15] $end
$var wire 1 |% q $end
$var wire 1 l% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d1! state $end
$upscope $end

$scope module wrtDataLatch[14] $end
$var wire 1 }% q $end
$var wire 1 m% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e1! state $end
$upscope $end

$scope module wrtDataLatch[13] $end
$var wire 1 ~% q $end
$var wire 1 n% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f1! state $end
$upscope $end

$scope module wrtDataLatch[12] $end
$var wire 1 !& q $end
$var wire 1 o% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g1! state $end
$upscope $end

$scope module wrtDataLatch[11] $end
$var wire 1 "& q $end
$var wire 1 p% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h1! state $end
$upscope $end

$scope module wrtDataLatch[10] $end
$var wire 1 #& q $end
$var wire 1 q% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i1! state $end
$upscope $end

$scope module wrtDataLatch[9] $end
$var wire 1 $& q $end
$var wire 1 r% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j1! state $end
$upscope $end

$scope module wrtDataLatch[8] $end
$var wire 1 %& q $end
$var wire 1 s% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k1! state $end
$upscope $end

$scope module wrtDataLatch[7] $end
$var wire 1 && q $end
$var wire 1 t% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l1! state $end
$upscope $end

$scope module wrtDataLatch[6] $end
$var wire 1 '& q $end
$var wire 1 u% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m1! state $end
$upscope $end

$scope module wrtDataLatch[5] $end
$var wire 1 (& q $end
$var wire 1 v% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n1! state $end
$upscope $end

$scope module wrtDataLatch[4] $end
$var wire 1 )& q $end
$var wire 1 w% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o1! state $end
$upscope $end

$scope module wrtDataLatch[3] $end
$var wire 1 *& q $end
$var wire 1 x% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p1! state $end
$upscope $end

$scope module wrtDataLatch[2] $end
$var wire 1 +& q $end
$var wire 1 y% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q1! state $end
$upscope $end

$scope module wrtDataLatch[1] $end
$var wire 1 ,& q $end
$var wire 1 z% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r1! state $end
$upscope $end

$scope module wrtDataLatch[0] $end
$var wire 1 -& q $end
$var wire 1 {% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s1! state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 \$ q $end
$var wire 1 Z$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t1! state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 ]$ q $end
$var wire 1 [$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u1! state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 c# q $end
$var wire 1 S# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v1! state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 d# q $end
$var wire 1 T# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w1! state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 e# q $end
$var wire 1 U# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x1! state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 f# q $end
$var wire 1 V# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y1! state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 g# q $end
$var wire 1 W# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z1! state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 h# q $end
$var wire 1 X# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {1! state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 i# q $end
$var wire 1 Y# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |1! state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 j# q $end
$var wire 1 Z# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }1! state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 k# q $end
$var wire 1 [# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~1! state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 l# q $end
$var wire 1 \# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !2! state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 m# q $end
$var wire 1 ]# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "2! state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 n# q $end
$var wire 1 ^# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #2! state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 o# q $end
$var wire 1 _# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $2! state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 p# q $end
$var wire 1 `# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %2! state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 q# q $end
$var wire 1 a# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &2! state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 r# q $end
$var wire 1 b# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '2! state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 '( q $end
$var wire 1 $( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (2! state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 (( q $end
$var wire 1 %( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )2! state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 )( q $end
$var wire 1 &( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *2! state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 >" q $end
$var wire 1 ." d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +2! state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 ?" q $end
$var wire 1 /" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,2! state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 @" q $end
$var wire 1 0" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -2! state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 A" q $end
$var wire 1 1" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .2! state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 B" q $end
$var wire 1 2" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /2! state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 C" q $end
$var wire 1 3" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 02! state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 D" q $end
$var wire 1 4" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 12! state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 E" q $end
$var wire 1 5" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 22! state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 F" q $end
$var wire 1 6" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 32! state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 G" q $end
$var wire 1 7" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 42! state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 H" q $end
$var wire 1 8" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 52! state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 I" q $end
$var wire 1 9" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 62! state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 J" q $end
$var wire 1 :" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 72! state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 K" q $end
$var wire 1 ;" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 82! state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 L" q $end
$var wire 1 <" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 92! state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 M" q $end
$var wire 1 =" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :2! state $end
$upscope $end
$upscope $end

$scope module memorySection $end
$var wire 1 r& dataAddr [15] $end
$var wire 1 s& dataAddr [14] $end
$var wire 1 t& dataAddr [13] $end
$var wire 1 u& dataAddr [12] $end
$var wire 1 v& dataAddr [11] $end
$var wire 1 w& dataAddr [10] $end
$var wire 1 x& dataAddr [9] $end
$var wire 1 y& dataAddr [8] $end
$var wire 1 z& dataAddr [7] $end
$var wire 1 {& dataAddr [6] $end
$var wire 1 |& dataAddr [5] $end
$var wire 1 }& dataAddr [4] $end
$var wire 1 ~& dataAddr [3] $end
$var wire 1 !' dataAddr [2] $end
$var wire 1 "' dataAddr [1] $end
$var wire 1 #' dataAddr [0] $end
$var wire 1 |% wrtData [15] $end
$var wire 1 }% wrtData [14] $end
$var wire 1 ~% wrtData [13] $end
$var wire 1 !& wrtData [12] $end
$var wire 1 "& wrtData [11] $end
$var wire 1 #& wrtData [10] $end
$var wire 1 $& wrtData [9] $end
$var wire 1 %& wrtData [8] $end
$var wire 1 && wrtData [7] $end
$var wire 1 '& wrtData [6] $end
$var wire 1 (& wrtData [5] $end
$var wire 1 )& wrtData [4] $end
$var wire 1 *& wrtData [3] $end
$var wire 1 +& wrtData [2] $end
$var wire 1 ,& wrtData [1] $end
$var wire 1 -& wrtData [0] $end
$var wire 1 K$ memWrt $end
$var wire 1 p" createDump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 x' readEn $end
$var wire 1 7( memAccessM $end
$var wire 1 $' memOut [15] $end
$var wire 1 %' memOut [14] $end
$var wire 1 &' memOut [13] $end
$var wire 1 '' memOut [12] $end
$var wire 1 (' memOut [11] $end
$var wire 1 )' memOut [10] $end
$var wire 1 *' memOut [9] $end
$var wire 1 +' memOut [8] $end
$var wire 1 ,' memOut [7] $end
$var wire 1 -' memOut [6] $end
$var wire 1 .' memOut [5] $end
$var wire 1 /' memOut [4] $end
$var wire 1 0' memOut [3] $end
$var wire 1 1' memOut [2] $end
$var wire 1 2' memOut [1] $end
$var wire 1 3' memOut [0] $end
$var wire 1 3( alignErr $end
$var wire 1 8( alignErr_ff $end

$scope module data_mem $end
$var wire 1 $' data_out [15] $end
$var wire 1 %' data_out [14] $end
$var wire 1 &' data_out [13] $end
$var wire 1 '' data_out [12] $end
$var wire 1 (' data_out [11] $end
$var wire 1 )' data_out [10] $end
$var wire 1 *' data_out [9] $end
$var wire 1 +' data_out [8] $end
$var wire 1 ,' data_out [7] $end
$var wire 1 -' data_out [6] $end
$var wire 1 .' data_out [5] $end
$var wire 1 /' data_out [4] $end
$var wire 1 0' data_out [3] $end
$var wire 1 1' data_out [2] $end
$var wire 1 2' data_out [1] $end
$var wire 1 3' data_out [0] $end
$var wire 1 |% data_in [15] $end
$var wire 1 }% data_in [14] $end
$var wire 1 ~% data_in [13] $end
$var wire 1 !& data_in [12] $end
$var wire 1 "& data_in [11] $end
$var wire 1 #& data_in [10] $end
$var wire 1 $& data_in [9] $end
$var wire 1 %& data_in [8] $end
$var wire 1 && data_in [7] $end
$var wire 1 '& data_in [6] $end
$var wire 1 (& data_in [5] $end
$var wire 1 )& data_in [4] $end
$var wire 1 *& data_in [3] $end
$var wire 1 +& data_in [2] $end
$var wire 1 ,& data_in [1] $end
$var wire 1 -& data_in [0] $end
$var wire 1 r& addr [15] $end
$var wire 1 s& addr [14] $end
$var wire 1 t& addr [13] $end
$var wire 1 u& addr [12] $end
$var wire 1 v& addr [11] $end
$var wire 1 w& addr [10] $end
$var wire 1 x& addr [9] $end
$var wire 1 y& addr [8] $end
$var wire 1 z& addr [7] $end
$var wire 1 {& addr [6] $end
$var wire 1 |& addr [5] $end
$var wire 1 }& addr [4] $end
$var wire 1 ~& addr [3] $end
$var wire 1 !' addr [2] $end
$var wire 1 "' addr [1] $end
$var wire 1 #' addr [0] $end
$var wire 1 ;2! enable $end
$var wire 1 K$ wr $end
$var wire 1 <2! createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 3( err $end
$var reg 1 =2! loaded $end
$var reg 17 >2! largest [16:0] $end
$var integer 32 ?2! mcd $end
$var integer 32 @2! i $end
$upscope $end

$scope module alignErr_ff_dff $end
$var wire 1 8( q $end
$var wire 1 3( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A2! state $end
$upscope $end
$upscope $end

$scope module mem2wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 $' memOutM [15] $end
$var wire 1 %' memOutM [14] $end
$var wire 1 &' memOutM [13] $end
$var wire 1 '' memOutM [12] $end
$var wire 1 (' memOutM [11] $end
$var wire 1 )' memOutM [10] $end
$var wire 1 *' memOutM [9] $end
$var wire 1 +' memOutM [8] $end
$var wire 1 ,' memOutM [7] $end
$var wire 1 -' memOutM [6] $end
$var wire 1 .' memOutM [5] $end
$var wire 1 /' memOutM [4] $end
$var wire 1 0' memOutM [3] $end
$var wire 1 1' memOutM [2] $end
$var wire 1 2' memOutM [1] $end
$var wire 1 3' memOutM [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 T' addPCM [15] $end
$var wire 1 U' addPCM [14] $end
$var wire 1 V' addPCM [13] $end
$var wire 1 W' addPCM [12] $end
$var wire 1 X' addPCM [11] $end
$var wire 1 Y' addPCM [10] $end
$var wire 1 Z' addPCM [9] $end
$var wire 1 [' addPCM [8] $end
$var wire 1 \' addPCM [7] $end
$var wire 1 ]' addPCM [6] $end
$var wire 1 ^' addPCM [5] $end
$var wire 1 _' addPCM [4] $end
$var wire 1 `' addPCM [3] $end
$var wire 1 a' addPCM [2] $end
$var wire 1 b' addPCM [1] $end
$var wire 1 c' addPCM [0] $end
$var wire 1 B& aluFinalM [15] $end
$var wire 1 C& aluFinalM [14] $end
$var wire 1 D& aluFinalM [13] $end
$var wire 1 E& aluFinalM [12] $end
$var wire 1 F& aluFinalM [11] $end
$var wire 1 G& aluFinalM [10] $end
$var wire 1 H& aluFinalM [9] $end
$var wire 1 I& aluFinalM [8] $end
$var wire 1 J& aluFinalM [7] $end
$var wire 1 K& aluFinalM [6] $end
$var wire 1 L& aluFinalM [5] $end
$var wire 1 M& aluFinalM [4] $end
$var wire 1 N& aluFinalM [3] $end
$var wire 1 O& aluFinalM [2] $end
$var wire 1 P& aluFinalM [1] $end
$var wire 1 Q& aluFinalM [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 }' regWrtM $end
$var wire 1 '( wrtRegM [2] $end
$var wire 1 (( wrtRegM [1] $end
$var wire 1 )( wrtRegM [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 /( branchInstM $end
$var wire 1 ^$ wbDataSelW [1] $end
$var wire 1 _$ wbDataSelW [0] $end
$var wire 1 d' addPCW [15] $end
$var wire 1 e' addPCW [14] $end
$var wire 1 f' addPCW [13] $end
$var wire 1 g' addPCW [12] $end
$var wire 1 h' addPCW [11] $end
$var wire 1 i' addPCW [10] $end
$var wire 1 j' addPCW [9] $end
$var wire 1 k' addPCW [8] $end
$var wire 1 l' addPCW [7] $end
$var wire 1 m' addPCW [6] $end
$var wire 1 n' addPCW [5] $end
$var wire 1 o' addPCW [4] $end
$var wire 1 p' addPCW [3] $end
$var wire 1 q' addPCW [2] $end
$var wire 1 r' addPCW [1] $end
$var wire 1 s' addPCW [0] $end
$var wire 1 4' memOutW [15] $end
$var wire 1 5' memOutW [14] $end
$var wire 1 6' memOutW [13] $end
$var wire 1 7' memOutW [12] $end
$var wire 1 8' memOutW [11] $end
$var wire 1 9' memOutW [10] $end
$var wire 1 :' memOutW [9] $end
$var wire 1 ;' memOutW [8] $end
$var wire 1 <' memOutW [7] $end
$var wire 1 =' memOutW [6] $end
$var wire 1 >' memOutW [5] $end
$var wire 1 ?' memOutW [4] $end
$var wire 1 @' memOutW [3] $end
$var wire 1 A' memOutW [2] $end
$var wire 1 B' memOutW [1] $end
$var wire 1 C' memOutW [0] $end
$var wire 1 R& aluFinalW [15] $end
$var wire 1 S& aluFinalW [14] $end
$var wire 1 T& aluFinalW [13] $end
$var wire 1 U& aluFinalW [12] $end
$var wire 1 V& aluFinalW [11] $end
$var wire 1 W& aluFinalW [10] $end
$var wire 1 X& aluFinalW [9] $end
$var wire 1 Y& aluFinalW [8] $end
$var wire 1 Z& aluFinalW [7] $end
$var wire 1 [& aluFinalW [6] $end
$var wire 1 \& aluFinalW [5] $end
$var wire 1 ]& aluFinalW [4] $end
$var wire 1 ^& aluFinalW [3] $end
$var wire 1 _& aluFinalW [2] $end
$var wire 1 `& aluFinalW [1] $end
$var wire 1 a& aluFinalW [0] $end
$var wire 1 s# imm8W [15] $end
$var wire 1 t# imm8W [14] $end
$var wire 1 u# imm8W [13] $end
$var wire 1 v# imm8W [12] $end
$var wire 1 w# imm8W [11] $end
$var wire 1 x# imm8W [10] $end
$var wire 1 y# imm8W [9] $end
$var wire 1 z# imm8W [8] $end
$var wire 1 {# imm8W [7] $end
$var wire 1 |# imm8W [6] $end
$var wire 1 }# imm8W [5] $end
$var wire 1 ~# imm8W [4] $end
$var wire 1 !$ imm8W [3] $end
$var wire 1 "$ imm8W [2] $end
$var wire 1 #$ imm8W [1] $end
$var wire 1 $$ imm8W [0] $end
$var wire 1 ~' regWrtW $end
$var wire 1 *( wrtRegW [2] $end
$var wire 1 +( wrtRegW [1] $end
$var wire 1 ,( wrtRegW [0] $end
$var wire 1 N" instructionW [15] $end
$var wire 1 O" instructionW [14] $end
$var wire 1 P" instructionW [13] $end
$var wire 1 Q" instructionW [12] $end
$var wire 1 R" instructionW [11] $end
$var wire 1 S" instructionW [10] $end
$var wire 1 T" instructionW [9] $end
$var wire 1 U" instructionW [8] $end
$var wire 1 V" instructionW [7] $end
$var wire 1 W" instructionW [6] $end
$var wire 1 X" instructionW [5] $end
$var wire 1 Y" instructionW [4] $end
$var wire 1 Z" instructionW [3] $end
$var wire 1 [" instructionW [2] $end
$var wire 1 \" instructionW [1] $end
$var wire 1 ]" instructionW [0] $end
$var wire 1 \! newPCW [15] $end
$var wire 1 ]! newPCW [14] $end
$var wire 1 ^! newPCW [13] $end
$var wire 1 _! newPCW [12] $end
$var wire 1 `! newPCW [11] $end
$var wire 1 a! newPCW [10] $end
$var wire 1 b! newPCW [9] $end
$var wire 1 c! newPCW [8] $end
$var wire 1 d! newPCW [7] $end
$var wire 1 e! newPCW [6] $end
$var wire 1 f! newPCW [5] $end
$var wire 1 g! newPCW [4] $end
$var wire 1 h! newPCW [3] $end
$var wire 1 i! newPCW [2] $end
$var wire 1 j! newPCW [1] $end
$var wire 1 k! newPCW [0] $end
$var wire 1 0( branchInstW $end

$scope module regWrtLatch $end
$var wire 1 ~' q $end
$var wire 1 }' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B2! state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 0( q $end
$var wire 1 /( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C2! state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 ^$ q $end
$var wire 1 \$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D2! state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 _$ q $end
$var wire 1 ]$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E2! state $end
$upscope $end

$scope module addPCLatch[15] $end
$var wire 1 d' q $end
$var wire 1 T' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F2! state $end
$upscope $end

$scope module addPCLatch[14] $end
$var wire 1 e' q $end
$var wire 1 U' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G2! state $end
$upscope $end

$scope module addPCLatch[13] $end
$var wire 1 f' q $end
$var wire 1 V' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H2! state $end
$upscope $end

$scope module addPCLatch[12] $end
$var wire 1 g' q $end
$var wire 1 W' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I2! state $end
$upscope $end

$scope module addPCLatch[11] $end
$var wire 1 h' q $end
$var wire 1 X' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J2! state $end
$upscope $end

$scope module addPCLatch[10] $end
$var wire 1 i' q $end
$var wire 1 Y' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K2! state $end
$upscope $end

$scope module addPCLatch[9] $end
$var wire 1 j' q $end
$var wire 1 Z' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L2! state $end
$upscope $end

$scope module addPCLatch[8] $end
$var wire 1 k' q $end
$var wire 1 [' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M2! state $end
$upscope $end

$scope module addPCLatch[7] $end
$var wire 1 l' q $end
$var wire 1 \' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N2! state $end
$upscope $end

$scope module addPCLatch[6] $end
$var wire 1 m' q $end
$var wire 1 ]' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O2! state $end
$upscope $end

$scope module addPCLatch[5] $end
$var wire 1 n' q $end
$var wire 1 ^' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P2! state $end
$upscope $end

$scope module addPCLatch[4] $end
$var wire 1 o' q $end
$var wire 1 _' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q2! state $end
$upscope $end

$scope module addPCLatch[3] $end
$var wire 1 p' q $end
$var wire 1 `' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R2! state $end
$upscope $end

$scope module addPCLatch[2] $end
$var wire 1 q' q $end
$var wire 1 a' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S2! state $end
$upscope $end

$scope module addPCLatch[1] $end
$var wire 1 r' q $end
$var wire 1 b' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T2! state $end
$upscope $end

$scope module addPCLatch[0] $end
$var wire 1 s' q $end
$var wire 1 c' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U2! state $end
$upscope $end

$scope module memOutLatch[15] $end
$var wire 1 4' q $end
$var wire 1 $' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V2! state $end
$upscope $end

$scope module memOutLatch[14] $end
$var wire 1 5' q $end
$var wire 1 %' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W2! state $end
$upscope $end

$scope module memOutLatch[13] $end
$var wire 1 6' q $end
$var wire 1 &' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X2! state $end
$upscope $end

$scope module memOutLatch[12] $end
$var wire 1 7' q $end
$var wire 1 '' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y2! state $end
$upscope $end

$scope module memOutLatch[11] $end
$var wire 1 8' q $end
$var wire 1 (' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z2! state $end
$upscope $end

$scope module memOutLatch[10] $end
$var wire 1 9' q $end
$var wire 1 )' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [2! state $end
$upscope $end

$scope module memOutLatch[9] $end
$var wire 1 :' q $end
$var wire 1 *' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \2! state $end
$upscope $end

$scope module memOutLatch[8] $end
$var wire 1 ;' q $end
$var wire 1 +' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]2! state $end
$upscope $end

$scope module memOutLatch[7] $end
$var wire 1 <' q $end
$var wire 1 ,' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^2! state $end
$upscope $end

$scope module memOutLatch[6] $end
$var wire 1 =' q $end
$var wire 1 -' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _2! state $end
$upscope $end

$scope module memOutLatch[5] $end
$var wire 1 >' q $end
$var wire 1 .' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `2! state $end
$upscope $end

$scope module memOutLatch[4] $end
$var wire 1 ?' q $end
$var wire 1 /' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a2! state $end
$upscope $end

$scope module memOutLatch[3] $end
$var wire 1 @' q $end
$var wire 1 0' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b2! state $end
$upscope $end

$scope module memOutLatch[2] $end
$var wire 1 A' q $end
$var wire 1 1' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c2! state $end
$upscope $end

$scope module memOutLatch[1] $end
$var wire 1 B' q $end
$var wire 1 2' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d2! state $end
$upscope $end

$scope module memOutLatch[0] $end
$var wire 1 C' q $end
$var wire 1 3' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e2! state $end
$upscope $end

$scope module aluFinalLatch[15] $end
$var wire 1 R& q $end
$var wire 1 B& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f2! state $end
$upscope $end

$scope module aluFinalLatch[14] $end
$var wire 1 S& q $end
$var wire 1 C& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g2! state $end
$upscope $end

$scope module aluFinalLatch[13] $end
$var wire 1 T& q $end
$var wire 1 D& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h2! state $end
$upscope $end

$scope module aluFinalLatch[12] $end
$var wire 1 U& q $end
$var wire 1 E& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i2! state $end
$upscope $end

$scope module aluFinalLatch[11] $end
$var wire 1 V& q $end
$var wire 1 F& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j2! state $end
$upscope $end

$scope module aluFinalLatch[10] $end
$var wire 1 W& q $end
$var wire 1 G& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k2! state $end
$upscope $end

$scope module aluFinalLatch[9] $end
$var wire 1 X& q $end
$var wire 1 H& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l2! state $end
$upscope $end

$scope module aluFinalLatch[8] $end
$var wire 1 Y& q $end
$var wire 1 I& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m2! state $end
$upscope $end

$scope module aluFinalLatch[7] $end
$var wire 1 Z& q $end
$var wire 1 J& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n2! state $end
$upscope $end

$scope module aluFinalLatch[6] $end
$var wire 1 [& q $end
$var wire 1 K& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o2! state $end
$upscope $end

$scope module aluFinalLatch[5] $end
$var wire 1 \& q $end
$var wire 1 L& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p2! state $end
$upscope $end

$scope module aluFinalLatch[4] $end
$var wire 1 ]& q $end
$var wire 1 M& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q2! state $end
$upscope $end

$scope module aluFinalLatch[3] $end
$var wire 1 ^& q $end
$var wire 1 N& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r2! state $end
$upscope $end

$scope module aluFinalLatch[2] $end
$var wire 1 _& q $end
$var wire 1 O& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s2! state $end
$upscope $end

$scope module aluFinalLatch[1] $end
$var wire 1 `& q $end
$var wire 1 P& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t2! state $end
$upscope $end

$scope module aluFinalLatch[0] $end
$var wire 1 a& q $end
$var wire 1 Q& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u2! state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 s# q $end
$var wire 1 c# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v2! state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 t# q $end
$var wire 1 d# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w2! state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 u# q $end
$var wire 1 e# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x2! state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 v# q $end
$var wire 1 f# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y2! state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 w# q $end
$var wire 1 g# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z2! state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 x# q $end
$var wire 1 h# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {2! state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 y# q $end
$var wire 1 i# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |2! state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 z# q $end
$var wire 1 j# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }2! state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 {# q $end
$var wire 1 k# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~2! state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 |# q $end
$var wire 1 l# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !3! state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 }# q $end
$var wire 1 m# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "3! state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 ~# q $end
$var wire 1 n# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #3! state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 !$ q $end
$var wire 1 o# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $3! state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 "$ q $end
$var wire 1 p# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %3! state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 #$ q $end
$var wire 1 q# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &3! state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 $$ q $end
$var wire 1 r# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '3! state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 *( q $end
$var wire 1 '( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (3! state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 +( q $end
$var wire 1 (( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )3! state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 ,( q $end
$var wire 1 )( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *3! state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 N" q $end
$var wire 1 >" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +3! state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 O" q $end
$var wire 1 ?" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,3! state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 P" q $end
$var wire 1 @" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -3! state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 Q" q $end
$var wire 1 A" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .3! state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 R" q $end
$var wire 1 B" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /3! state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 S" q $end
$var wire 1 C" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 03! state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 T" q $end
$var wire 1 D" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 13! state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 U" q $end
$var wire 1 E" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 23! state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 V" q $end
$var wire 1 F" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 33! state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 W" q $end
$var wire 1 G" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 43! state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 X" q $end
$var wire 1 H" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 53! state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 Y" q $end
$var wire 1 I" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 63! state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 Z" q $end
$var wire 1 J" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 73! state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 [" q $end
$var wire 1 K" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 83! state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 \" q $end
$var wire 1 L" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 93! state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 ]" q $end
$var wire 1 M" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :3! state $end
$upscope $end

$scope module newPCLatch[15] $end
$var wire 1 \! q $end
$var wire 1 L! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;3! state $end
$upscope $end

$scope module newPCLatch[14] $end
$var wire 1 ]! q $end
$var wire 1 M! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <3! state $end
$upscope $end

$scope module newPCLatch[13] $end
$var wire 1 ^! q $end
$var wire 1 N! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =3! state $end
$upscope $end

$scope module newPCLatch[12] $end
$var wire 1 _! q $end
$var wire 1 O! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >3! state $end
$upscope $end

$scope module newPCLatch[11] $end
$var wire 1 `! q $end
$var wire 1 P! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?3! state $end
$upscope $end

$scope module newPCLatch[10] $end
$var wire 1 a! q $end
$var wire 1 Q! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @3! state $end
$upscope $end

$scope module newPCLatch[9] $end
$var wire 1 b! q $end
$var wire 1 R! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A3! state $end
$upscope $end

$scope module newPCLatch[8] $end
$var wire 1 c! q $end
$var wire 1 S! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B3! state $end
$upscope $end

$scope module newPCLatch[7] $end
$var wire 1 d! q $end
$var wire 1 T! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C3! state $end
$upscope $end

$scope module newPCLatch[6] $end
$var wire 1 e! q $end
$var wire 1 U! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D3! state $end
$upscope $end

$scope module newPCLatch[5] $end
$var wire 1 f! q $end
$var wire 1 V! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E3! state $end
$upscope $end

$scope module newPCLatch[4] $end
$var wire 1 g! q $end
$var wire 1 W! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F3! state $end
$upscope $end

$scope module newPCLatch[3] $end
$var wire 1 h! q $end
$var wire 1 X! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G3! state $end
$upscope $end

$scope module newPCLatch[2] $end
$var wire 1 i! q $end
$var wire 1 Y! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H3! state $end
$upscope $end

$scope module newPCLatch[1] $end
$var wire 1 j! q $end
$var wire 1 Z! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I3! state $end
$upscope $end

$scope module newPCLatch[0] $end
$var wire 1 k! q $end
$var wire 1 [! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J3! state $end
$upscope $end
$upscope $end

$scope module wbSection $end
$var wire 1 ^$ wbDataSel [1] $end
$var wire 1 _$ wbDataSel [0] $end
$var wire 1 d' addPC [15] $end
$var wire 1 e' addPC [14] $end
$var wire 1 f' addPC [13] $end
$var wire 1 g' addPC [12] $end
$var wire 1 h' addPC [11] $end
$var wire 1 i' addPC [10] $end
$var wire 1 j' addPC [9] $end
$var wire 1 k' addPC [8] $end
$var wire 1 l' addPC [7] $end
$var wire 1 m' addPC [6] $end
$var wire 1 n' addPC [5] $end
$var wire 1 o' addPC [4] $end
$var wire 1 p' addPC [3] $end
$var wire 1 q' addPC [2] $end
$var wire 1 r' addPC [1] $end
$var wire 1 s' addPC [0] $end
$var wire 1 4' memOut [15] $end
$var wire 1 5' memOut [14] $end
$var wire 1 6' memOut [13] $end
$var wire 1 7' memOut [12] $end
$var wire 1 8' memOut [11] $end
$var wire 1 9' memOut [10] $end
$var wire 1 :' memOut [9] $end
$var wire 1 ;' memOut [8] $end
$var wire 1 <' memOut [7] $end
$var wire 1 =' memOut [6] $end
$var wire 1 >' memOut [5] $end
$var wire 1 ?' memOut [4] $end
$var wire 1 @' memOut [3] $end
$var wire 1 A' memOut [2] $end
$var wire 1 B' memOut [1] $end
$var wire 1 C' memOut [0] $end
$var wire 1 R& aluFinal [15] $end
$var wire 1 S& aluFinal [14] $end
$var wire 1 T& aluFinal [13] $end
$var wire 1 U& aluFinal [12] $end
$var wire 1 V& aluFinal [11] $end
$var wire 1 W& aluFinal [10] $end
$var wire 1 X& aluFinal [9] $end
$var wire 1 Y& aluFinal [8] $end
$var wire 1 Z& aluFinal [7] $end
$var wire 1 [& aluFinal [6] $end
$var wire 1 \& aluFinal [5] $end
$var wire 1 ]& aluFinal [4] $end
$var wire 1 ^& aluFinal [3] $end
$var wire 1 _& aluFinal [2] $end
$var wire 1 `& aluFinal [1] $end
$var wire 1 a& aluFinal [0] $end
$var wire 1 s# imm8 [15] $end
$var wire 1 t# imm8 [14] $end
$var wire 1 u# imm8 [13] $end
$var wire 1 v# imm8 [12] $end
$var wire 1 w# imm8 [11] $end
$var wire 1 x# imm8 [10] $end
$var wire 1 y# imm8 [9] $end
$var wire 1 z# imm8 [8] $end
$var wire 1 {# imm8 [7] $end
$var wire 1 |# imm8 [6] $end
$var wire 1 }# imm8 [5] $end
$var wire 1 ~# imm8 [4] $end
$var wire 1 !$ imm8 [3] $end
$var wire 1 "$ imm8 [2] $end
$var wire 1 #$ imm8 [1] $end
$var wire 1 $$ imm8 [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18!
19!
x;!
0F*
0E*
0D*
0C*
0B*
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
07*
1Z*
b0 [*
b100000000000 _*
x`*
b0xxxx a*
b1xxxx b*
xc*
xd*
0e*
0f*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0g*
0.+
0-+
0,+
0++
0*+
03+
02+
01+
00+
0/+
bx *,
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0@.
0?.
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
0V.
0U.
0T.
0S.
0R.
0$/
0#/
0"/
0!/
0~.
0}.
0|.
0{.
0z.
0y.
0x.
0w.
0v.
0u.
0t.
0s.
0E/
0D/
0C/
0B/
0A/
0@/
0?/
0>/
0=/
0</
0;/
0:/
09/
08/
07/
06/
0f/
0e/
0d/
0c/
0b/
0a/
0`/
0_/
0^/
0]/
0\/
0[/
0Z/
0Y/
0X/
0W/
0)0
0(0
0'0
0&0
0%0
0$0
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0J0
0I0
0H0
0G0
0F0
0E0
0D0
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0<0
0;0
xK0
xL0
bx M0
xN0
xO0
xP0
xQ0
bx R0
xS0
xT0
xU0
xV0
bx W0
xX0
bx Y0
xZ0
x[0
x\0
x]0
x^0
0}0
0|0
0{0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0/1
0.1
0-1
0,1
0+1
0*1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0~0
0_0
0`0
021
011
001
0a0
0b0
0c0
0d0
061
051
041
031
0e0
0f0
0g0
0h0
081
071
0i0
0H1
0G1
0F1
0E1
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0=1
0<1
0;1
0:1
091
0X1
0W1
0V1
0U1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0M1
0L1
0K1
0J1
0I1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0]1
0\1
0[1
0Z1
0Y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0m1
0l1
0k1
0j1
0i1
0j0
0{1
0z1
0y1
0k0
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0l0
022
012
002
0/2
0.2
072
062
052
042
032
0m0
x30!
031!
021!
011!
001!
0/1!
0.1!
0-1!
0,1!
0+1!
0*1!
0)1!
0(1!
0'1!
0&1!
0%1!
0$1!
0C1!
0B1!
0A1!
0@1!
0?1!
0>1!
0=1!
0<1!
0;1!
0:1!
091!
081!
071!
061!
051!
041!
0S1!
0R1!
0Q1!
0P1!
0O1!
0N1!
0M1!
0L1!
0K1!
0J1!
0I1!
0H1!
0G1!
0F1!
0E1!
0D1!
0c1!
0b1!
0a1!
0`1!
0_1!
0^1!
0]1!
0\1!
0[1!
0Z1!
0Y1!
0X1!
0W1!
0V1!
0U1!
0T1!
0s1!
0r1!
0q1!
0p1!
0o1!
0n1!
0m1!
0l1!
0k1!
0j1!
0i1!
0h1!
0g1!
0f1!
0e1!
0d1!
0|0!
0}0!
0u1!
0t1!
0'2!
0&2!
0%2!
0$2!
0#2!
0"2!
0!2!
0~1!
0}1!
0|1!
0{1!
0z1!
0y1!
0x1!
0w1!
0v1!
0~0!
0*2!
0)2!
0(2!
0:2!
092!
082!
072!
062!
052!
042!
032!
022!
012!
002!
0/2!
0.2!
0-2!
0,2!
0+2!
0!1!
0"1!
0#1!
1=2!
b0 >2!
0A2!
0E2!
0D2!
0U2!
0T2!
0S2!
0R2!
0Q2!
0P2!
0O2!
0N2!
0M2!
0L2!
0K2!
0J2!
0I2!
0H2!
0G2!
0F2!
0e2!
0d2!
0c2!
0b2!
0a2!
0`2!
0_2!
0^2!
0]2!
0\2!
0[2!
0Z2!
0Y2!
0X2!
0W2!
0V2!
0u2!
0t2!
0s2!
0r2!
0q2!
0p2!
0o2!
0n2!
0m2!
0l2!
0k2!
0j2!
0i2!
0h2!
0g2!
0f2!
0'3!
0&3!
0%3!
0$3!
0#3!
0"3!
0!3!
0~2!
0}2!
0|2!
0{2!
0z2!
0y2!
0x2!
0w2!
0v2!
0B2!
0*3!
0)3!
0(3!
0:3!
093!
083!
073!
063!
053!
043!
033!
023!
013!
003!
0/3!
0.3!
0-3!
0,3!
0+3!
0J3!
0I3!
0H3!
0G3!
0F3!
0E3!
0D3!
0C3!
0B3!
0A3!
0@3!
0?3!
0>3!
0=3!
0<3!
0;3!
0C2!
b10000 ,)
b100 C)
b100 S)
b100 c)
b100 s)
b10000 %*
b100000000000 ^*
b0 }+
b1 ~+
b10 !,
b11 ",
b100 #,
b101 $,
b110 %,
b111 &,
b1000 ',
b1001 (,
b1010 ),
b10000 ]-
b10000 ~-
b10000 A.
b10000 b.
b10000 %/
b10000 F/
b10000 g/
b10000 *0
b10000 _3
b100 `3
b10000 (6
b100 )6
b10 *6
b10000 k6
b100 l6
b10 m6
b10000 ^F
b100 _F
b10 `F
b10000 `V
b100 aV
b10 bV
b10000 af
b100 bf
b10 cf
b10000 /z
b100 4z
b100 Dz
b100 Tz
b100 dz
b10000 tz
b100 uz
b10 vz
b10000 40!
b100 <0!
b100 L0!
b100 \0!
b100 l0!
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 :!
bx \*
b10000000000000000 ]*
bx ?2!
b10000000000000000 @2!
x(#
x'#
x&#
x%#
x$#
x##
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xN$
xM$
xL$
xQ$
xP$
xO$
xR$
xS$
xT$
xU$
xV$
xW$
xY$
xX$
x[$
xZ$
x]$
x\$
x_$
x^$
x`$
xa$
xe$
xd$
xc$
xb$
xi$
xh$
xg$
xf$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x.&
x/&
x0&
x1&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xt'
xu'
xv'
xw'
xx'
xy'
xz'
x{'
x|'
x}'
x~'
x#(
x"(
x!(
x&(
x%(
x$(
x)(
x((
x'(
x,(
x+(
x*(
x-(
x.(
x/(
x0(
11(
x2(
x3(
x4(
x5(
x6(
x7(
x8(
x=(
x<(
x;(
x:(
09(
xB(
xA(
x@(
x?(
1>(
xG(
xF(
xE(
xD(
xC(
xL(
xK(
xJ(
xI(
xH(
xQ(
xP(
xO(
xN(
xM(
xV(
xU(
xT(
xS(
xR(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xg(
0h(
xx(
xw(
xv(
xu(
xt(
xs(
xr(
xq(
xp(
xo(
xn(
xm(
xl(
xk(
xj(
xi(
xy(
x+)
x*)
x))
x()
x')
x&)
x%)
x$)
x#)
x")
x!)
x~(
x}(
x|(
x{(
xz(
x@)
xA)
xB)
0D)
xE)
xF)
xG)
1H)
1I)
xJ)
xK)
1L)
xM)
1N)
xO)
xP)
1Q)
xR)
xT)
xU)
xV)
xW)
1X)
xY)
xZ)
1[)
x\)
x])
1^)
x_)
x`)
1a)
xb)
xd)
xe)
xf)
xg)
1h)
xi)
xj)
1k)
xl)
xm)
1n)
xo)
xp)
1q)
xr)
xt)
xu)
xv)
xw)
1x)
xy)
xz)
1{)
x|)
x})
1~)
x!*
x"*
1#*
x$*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
x+*
x**
x)*
x(*
x'*
x5+
xE+
xD+
xC+
xB+
xA+
x@+
x?+
x>+
x=+
x<+
x;+
x:+
x9+
x8+
x7+
x6+
xG+
xF+
xW+
xV+
xU+
xT+
xS+
xR+
xQ+
xP+
xO+
xN+
xM+
xL+
xK+
xJ+
xI+
xH+
xY+
xX+
0Z+
x[+
xk+
xj+
xi+
xh+
xg+
xf+
xe+
xd+
xc+
xb+
xa+
x`+
x_+
x^+
x]+
x\+
xl+
x|+
x{+
xz+
xy+
xx+
xw+
xv+
xu+
xt+
xs+
xr+
xq+
xp+
xo+
xn+
xm+
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
x3,
x4,
x5,
x6,
x7,
x8,
x9,
x:,
x;,
x<,
x=,
x>,
x?,
x@,
xA,
xB,
xC,
xD,
xE,
xF,
xG,
xH,
xI,
xJ,
xK,
xL,
xM,
xN,
xO,
xP,
xQ,
xR,
xS,
xT,
xU,
xV,
xW,
xX,
xY,
xZ,
x[,
x\,
x],
x^,
x_,
x`,
xa,
xb,
xc,
xd,
xe,
xf,
xg,
xh,
xi,
xj,
xk,
xl,
xm,
xn,
xo,
xp,
xq,
xr,
xs,
xt,
xu,
xv,
xw,
xx,
xy,
xz,
x{,
x|,
x},
x~,
x!-
x"-
x#-
x$-
x%-
x&-
x'-
x(-
x)-
x*-
x+-
x,-
x--
x.-
x/-
x0-
x1-
x2-
x3-
x4-
x5-
x6-
x7-
x8-
x9-
x:-
x;-
x<-
x=-
x>-
x?-
x@-
xA-
xB-
xC-
xD-
xE-
xF-
xG-
xH-
xI-
xJ-
xK-
xL-
xM-
xN-
xO-
xP-
xQ-
xR-
xS-
xT-
x\-
x[-
xZ-
xY-
xX-
xW-
xV-
xU-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x0.
x/.
x..
x-.
x,.
x+.
x*.
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
xQ.
xP.
xO.
xN.
xM.
xL.
xK.
xJ.
xI.
xH.
xG.
xF.
xE.
xD.
xC.
xB.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
xj.
xi.
xh.
xg.
xf.
xe.
xd.
xc.
x5/
x4/
x3/
x2/
x1/
x0/
x//
x./
x-/
x,/
x+/
x*/
x)/
x(/
x'/
x&/
xV/
xU/
xT/
xS/
xR/
xQ/
xP/
xO/
xN/
xM/
xL/
xK/
xJ/
xI/
xH/
xG/
xw/
xv/
xu/
xt/
xs/
xr/
xq/
xp/
xo/
xn/
xm/
xl/
xk/
xj/
xi/
xh/
x:0
x90
x80
x70
x60
x50
x40
x30
x20
x10
x00
x/0
x.0
x-0
x,0
x+0
x82
x92
x:2
x;2
x<2
xL2
xK2
xJ2
xI2
xH2
xG2
xF2
xE2
xD2
xC2
xB2
xA2
x@2
x?2
x>2
x=2
x\2
x[2
xZ2
xY2
xX2
xW2
xV2
xU2
xT2
xS2
xR2
xQ2
xP2
xO2
xN2
xM2
xl2
xk2
xj2
xi2
xh2
xg2
xf2
xe2
xd2
xc2
xb2
xa2
x`2
x_2
x^2
x]2
x|2
x{2
xz2
xy2
xx2
xw2
xv2
xu2
xt2
xs2
xr2
xq2
xp2
xo2
xn2
xm2
x.3
x-3
x,3
x+3
x*3
x)3
x(3
x'3
x&3
x%3
x$3
x#3
x"3
x!3
x~2
x}2
x>3
x=3
x<3
x;3
x:3
x93
x83
x73
x63
x53
x43
x33
x23
x13
x03
x/3
xN3
xM3
xL3
xK3
xJ3
xI3
xH3
xG3
xF3
xE3
xD3
xC3
xB3
xA3
x@3
x?3
x^3
x]3
x\3
x[3
xZ3
xY3
xX3
xW3
xV3
xU3
xT3
xS3
xR3
xQ3
xP3
xO3
xq3
xp3
xo3
xn3
xm3
xl3
xk3
xj3
xi3
xh3
xg3
xf3
xe3
xd3
xc3
xb3
x#4
x"4
x!4
x~3
x}3
x|3
x{3
xz3
xy3
xx3
xw3
xv3
xu3
xt3
xs3
xr3
x34
x24
x14
x04
x/4
x.4
x-4
x,4
x+4
x*4
x)4
x(4
x'4
x&4
x%4
x$4
xC4
xB4
xA4
x@4
x?4
x>4
x=4
x<4
x;4
x:4
x94
x84
x74
x64
x54
x44
xS4
xR4
xQ4
xP4
xO4
xN4
xM4
xL4
xK4
xJ4
xI4
xH4
xG4
xF4
xE4
xD4
xc4
xb4
xa4
x`4
x_4
x^4
x]4
x\4
x[4
xZ4
xY4
xX4
xW4
xV4
xU4
xT4
xs4
xr4
xq4
xp4
xo4
xn4
xm4
xl4
xk4
xj4
xi4
xh4
xg4
xf4
xe4
xd4
x%5
x$5
x#5
x"5
x!5
x~4
x}4
x|4
x{4
xz4
xy4
xx4
xw4
xv4
xu4
xt4
x55
x45
x35
x25
x15
x05
x/5
x.5
x-5
x,5
x+5
x*5
x)5
x(5
x'5
x&5
xE5
xD5
xC5
xB5
xA5
x@5
x?5
x>5
x=5
x<5
x;5
x:5
x95
x85
x75
x65
xU5
xT5
xS5
xR5
xQ5
xP5
xO5
xN5
xM5
xL5
xK5
xJ5
xI5
xH5
xG5
xF5
0e5
0d5
0c5
0b5
0a5
0`5
0_5
0^5
x]5
x\5
x[5
xZ5
xY5
xX5
xW5
xV5
xu5
xt5
xs5
xr5
xq5
xp5
xo5
xn5
xm5
xl5
xk5
xj5
xi5
xh5
xg5
xf5
x'6
x&6
x%6
x$6
x#6
x"6
x!6
x~5
x}5
x|5
x{5
xz5
xy5
xx5
xw5
xv5
x:6
x96
x86
x76
x66
x56
x46
x36
x26
x16
x06
x/6
x.6
x-6
x,6
x+6
xJ6
xI6
xH6
xG6
xF6
xE6
xD6
xC6
xB6
xA6
x@6
x?6
x>6
x=6
x<6
x;6
xZ6
xY6
xX6
xW6
xV6
xU6
xT6
xS6
xR6
xQ6
xP6
xO6
xN6
xM6
xL6
xK6
xj6
xi6
xh6
xg6
xf6
xe6
xd6
xc6
xb6
xa6
x`6
x_6
x^6
x]6
x\6
x[6
x}6
x|6
x{6
xz6
xy6
xx6
xw6
xv6
xu6
xt6
xs6
xr6
xq6
xp6
xo6
xn6
x/7
x.7
x-7
x,7
x+7
x*7
x)7
x(7
x'7
x&7
x%7
x$7
x#7
x"7
x!7
x~6
x?7
x>7
x=7
x<7
x;7
x:7
x97
x87
x77
x67
x57
x47
x37
x27
x17
x07
xI7
0J7
xK7
0L7
xM7
0N7
xO7
zP7
xR7
xS7
xT7
xU7
xV7
xW7
xX7
xY7
xZ7
x[7
x\7
x]7
x^7
x_7
x`7
xa7
xb7
xc7
xd7
xe7
xf7
xg7
xh7
xi7
xj7
1k7
1l7
0m7
0n7
1o7
xp7
1q7
1r7
0s7
0t7
1u7
xv7
1w7
1x7
0y7
0z7
1{7
0Q7
x|7
1}7
1~7
0!8
0"8
1#8
1$8
x%8
1&8
x'8
0(8
x)8
1*8
x+8
1,8
x-8
0.8
x/8
108
x18
128
x38
048
x58
168
x78
188
x98
0:8
x;8
xE8
0F8
xG8
0H8
xI8
0J8
xK8
zL8
xN8
xO8
xP8
xQ8
xR8
xS8
xT8
xU8
xV8
xW8
xX8
xY8
xZ8
x[8
x\8
x]8
x^8
x_8
x`8
xa8
xb8
xc8
xd8
xe8
xf8
1g8
1h8
0i8
0j8
1k8
xl8
1m8
1n8
0o8
0p8
1q8
xr8
1s8
1t8
0u8
0v8
1w8
0M8
xx8
1y8
1z8
0{8
0|8
1}8
1~8
x!9
1"9
x#9
0$9
x%9
1&9
x'9
1(9
x)9
0*9
x+9
1,9
x-9
1.9
x/9
009
x19
129
x39
149
x59
069
x79
xA9
0B9
xC9
0D9
xE9
0F9
xG9
zH9
xJ9
xK9
xL9
xM9
xN9
xO9
xP9
xQ9
xR9
xS9
xT9
xU9
xV9
xW9
xX9
xY9
xZ9
x[9
x\9
x]9
x^9
x_9
x`9
xa9
xb9
1c9
1d9
0e9
0f9
1g9
xh9
1i9
1j9
0k9
0l9
1m9
xn9
1o9
1p9
0q9
0r9
1s9
0I9
xt9
1u9
1v9
0w9
0x9
1y9
1z9
x{9
1|9
x}9
0~9
x!:
1":
x#:
1$:
x%:
0&:
x':
1(:
x):
1*:
x+:
0,:
x-:
1.:
x/:
10:
x1:
02:
x3:
x=:
0>:
x?:
0@:
xA:
0B:
xC:
zD:
xF:
xG:
xH:
xI:
xJ:
xK:
xL:
xM:
xN:
xO:
xP:
xQ:
xR:
xS:
xT:
xU:
xV:
xW:
xX:
xY:
xZ:
x[:
x\:
x]:
x^:
1_:
1`:
0a:
0b:
1c:
xd:
1e:
1f:
0g:
0h:
1i:
xj:
1k:
1l:
0m:
0n:
1o:
0E:
xp:
1q:
1r:
0s:
0t:
1u:
1v:
xw:
1x:
xy:
0z:
x{:
1|:
x}:
1~:
x!;
0";
x#;
1$;
x%;
1&;
x';
0(;
x);
1*;
x+;
1,;
x-;
0.;
x/;
x9;
0:;
x;;
0<;
x=;
0>;
x?;
z@;
xB;
xC;
xD;
xE;
xF;
xG;
xH;
xI;
xJ;
xK;
xL;
xM;
xN;
xO;
xP;
xQ;
xR;
xS;
xT;
xU;
xV;
xW;
xX;
xY;
xZ;
1[;
1\;
0];
0^;
1_;
x`;
1a;
1b;
0c;
0d;
1e;
xf;
1g;
1h;
0i;
0j;
1k;
0A;
xl;
1m;
1n;
0o;
0p;
1q;
1r;
xs;
1t;
xu;
0v;
xw;
1x;
xy;
1z;
x{;
0|;
x};
1~;
x!<
1"<
x#<
0$<
x%<
1&<
x'<
1(<
x)<
0*<
x+<
x5<
06<
x7<
08<
x9<
0:<
x;<
z<<
x><
x?<
x@<
xA<
xB<
xC<
xD<
xE<
xF<
xG<
xH<
xI<
xJ<
xK<
xL<
xM<
xN<
xO<
xP<
xQ<
xR<
xS<
xT<
xU<
xV<
1W<
1X<
0Y<
0Z<
1[<
x\<
1]<
1^<
0_<
0`<
1a<
xb<
1c<
1d<
0e<
0f<
1g<
0=<
xh<
1i<
1j<
0k<
0l<
1m<
1n<
xo<
1p<
xq<
0r<
xs<
1t<
xu<
1v<
xw<
0x<
xy<
1z<
x{<
1|<
x}<
0~<
x!=
1"=
x#=
1$=
x%=
0&=
x'=
x1=
02=
x3=
04=
x5=
06=
x7=
z8=
x:=
x;=
x<=
x==
x>=
x?=
x@=
xA=
xB=
xC=
xD=
xE=
xF=
xG=
xH=
xI=
xJ=
xK=
xL=
xM=
xN=
xO=
xP=
xQ=
xR=
1S=
1T=
0U=
0V=
1W=
xX=
1Y=
1Z=
0[=
0\=
1]=
x^=
1_=
1`=
0a=
0b=
1c=
09=
xd=
1e=
1f=
0g=
0h=
1i=
1j=
xk=
1l=
xm=
0n=
xo=
1p=
xq=
1r=
xs=
0t=
xu=
1v=
xw=
1x=
xy=
0z=
x{=
1|=
x}=
1~=
x!>
0">
x#>
x->
0.>
x/>
00>
x1>
02>
x3>
z4>
x6>
x7>
x8>
x9>
x:>
x;>
x<>
x=>
x>>
x?>
x@>
xA>
xB>
xC>
xD>
xE>
xF>
xG>
xH>
xI>
xJ>
xK>
xL>
xM>
xN>
1O>
1P>
0Q>
0R>
1S>
xT>
1U>
1V>
0W>
0X>
1Y>
xZ>
1[>
1\>
0]>
0^>
1_>
05>
x`>
1a>
1b>
0c>
0d>
1e>
1f>
xg>
1h>
xi>
0j>
xk>
1l>
xm>
1n>
xo>
0p>
xq>
1r>
xs>
1t>
xu>
0v>
xw>
1x>
xy>
1z>
x{>
0|>
x}>
x)?
0*?
x+?
0,?
x-?
0.?
x/?
z0?
x2?
x3?
x4?
x5?
x6?
x7?
x8?
x9?
x:?
x;?
x<?
x=?
x>?
x??
x@?
xA?
xB?
xC?
xD?
xE?
xF?
xG?
xH?
xI?
xJ?
1K?
1L?
0M?
0N?
1O?
xP?
1Q?
1R?
0S?
0T?
1U?
xV?
1W?
1X?
0Y?
0Z?
1[?
01?
x\?
1]?
1^?
0_?
0`?
1a?
1b?
xc?
1d?
xe?
0f?
xg?
1h?
xi?
1j?
xk?
0l?
xm?
1n?
xo?
1p?
xq?
0r?
xs?
1t?
xu?
1v?
xw?
0x?
xy?
x%@
0&@
x'@
0(@
x)@
0*@
x+@
z,@
x.@
x/@
x0@
x1@
x2@
x3@
x4@
x5@
x6@
x7@
x8@
x9@
x:@
x;@
x<@
x=@
x>@
x?@
x@@
xA@
xB@
xC@
xD@
xE@
xF@
1G@
1H@
0I@
0J@
1K@
xL@
1M@
1N@
0O@
0P@
1Q@
xR@
1S@
1T@
0U@
0V@
1W@
0-@
xX@
1Y@
1Z@
0[@
0\@
1]@
1^@
x_@
1`@
xa@
0b@
xc@
1d@
xe@
1f@
xg@
0h@
xi@
1j@
xk@
1l@
xm@
0n@
xo@
1p@
xq@
1r@
xs@
0t@
xu@
x!A
0"A
x#A
0$A
x%A
0&A
x'A
z(A
x*A
x+A
x,A
x-A
x.A
x/A
x0A
x1A
x2A
x3A
x4A
x5A
x6A
x7A
x8A
x9A
x:A
x;A
x<A
x=A
x>A
x?A
x@A
xAA
xBA
1CA
1DA
0EA
0FA
1GA
xHA
1IA
1JA
0KA
0LA
1MA
xNA
1OA
1PA
0QA
0RA
1SA
0)A
xTA
1UA
1VA
0WA
0XA
1YA
1ZA
x[A
1\A
x]A
0^A
x_A
1`A
xaA
1bA
xcA
0dA
xeA
1fA
xgA
1hA
xiA
0jA
xkA
1lA
xmA
1nA
xoA
0pA
xqA
x{A
0|A
x}A
0~A
x!B
0"B
x#B
z$B
x&B
x'B
x(B
x)B
x*B
x+B
x,B
x-B
x.B
x/B
x0B
x1B
x2B
x3B
x4B
x5B
x6B
x7B
x8B
x9B
x:B
x;B
x<B
x=B
x>B
1?B
1@B
0AB
0BB
1CB
xDB
1EB
1FB
0GB
0HB
1IB
xJB
1KB
1LB
0MB
0NB
1OB
0%B
xPB
1QB
1RB
0SB
0TB
1UB
1VB
xWB
1XB
xYB
0ZB
x[B
1\B
x]B
1^B
x_B
0`B
xaB
1bB
xcB
1dB
xeB
0fB
xgB
1hB
xiB
1jB
xkB
0lB
xmB
xwB
0xB
xyB
0zB
x{B
0|B
x}B
z~B
x"C
x#C
x$C
x%C
x&C
x'C
x(C
x)C
x*C
x+C
x,C
x-C
x.C
x/C
x0C
x1C
x2C
x3C
x4C
x5C
x6C
x7C
x8C
x9C
x:C
1;C
1<C
0=C
0>C
1?C
x@C
1AC
1BC
0CC
0DC
1EC
xFC
1GC
1HC
0IC
0JC
1KC
0!C
xLC
1MC
1NC
0OC
0PC
1QC
1RC
xSC
1TC
xUC
0VC
xWC
1XC
xYC
1ZC
x[C
0\C
x]C
1^C
x_C
1`C
xaC
0bC
xcC
1dC
xeC
1fC
xgC
0hC
xiC
xsC
0tC
xuC
0vC
xwC
0xC
xyC
zzC
x|C
x}C
x~C
x!D
x"D
x#D
x$D
x%D
x&D
x'D
x(D
x)D
x*D
x+D
x,D
x-D
x.D
x/D
x0D
x1D
x2D
x3D
x4D
x5D
x6D
17D
18D
09D
0:D
1;D
x<D
1=D
1>D
0?D
0@D
1AD
xBD
1CD
1DD
0ED
0FD
1GD
0{C
xHD
1ID
1JD
0KD
0LD
1MD
1ND
xOD
1PD
xQD
0RD
xSD
1TD
xUD
1VD
xWD
0XD
xYD
1ZD
x[D
1\D
x]D
0^D
x_D
1`D
xaD
1bD
xcD
0dD
xeD
xoD
0pD
xqD
0rD
xsD
0tD
xuD
zvD
xxD
xyD
xzD
x{D
x|D
x}D
x~D
x!E
x"E
x#E
x$E
x%E
x&E
x'E
x(E
x)E
x*E
x+E
x,E
x-E
x.E
x/E
x0E
x1E
x2E
13E
14E
05E
06E
17E
x8E
19E
1:E
0;E
0<E
1=E
x>E
1?E
1@E
0AE
0BE
1CE
0wD
xDE
1EE
1FE
0GE
0HE
1IE
1JE
xKE
1LE
xME
0NE
xOE
1PE
xQE
1RE
xSE
0TE
xUE
1VE
xWE
1XE
xYE
0ZE
x[E
1\E
x]E
1^E
x_E
0`E
xaE
xkE
0lE
xmE
0nE
xoE
0pE
xqE
zrE
xtE
xuE
xvE
xwE
xxE
xyE
xzE
x{E
x|E
x}E
x~E
x!F
x"F
x#F
x$F
x%F
x&F
x'F
x(F
x)F
x*F
x+F
x,F
x-F
x.F
1/F
10F
01F
02F
13F
x4F
15F
16F
07F
08F
19F
x:F
1;F
1<F
0=F
0>F
1?F
0sE
x@F
1AF
1BF
0CF
0DF
1EF
1FF
xGF
1HF
xIF
0JF
xKF
1LF
xMF
1NF
xOF
0PF
xQF
1RF
xSF
1TF
xUF
0VF
xWF
1XF
xYF
1ZF
x[F
0\F
x]F
xpF
xoF
xnF
xmF
xlF
xkF
xjF
xiF
xhF
xgF
xfF
xeF
xdF
xcF
xbF
xaF
x"G
x!G
x~F
x}F
x|F
x{F
xzF
xyF
xxF
xwF
xvF
xuF
xtF
xsF
xrF
xqF
x2G
x1G
x0G
x/G
x.G
x-G
x,G
x+G
x*G
x)G
x(G
x'G
x&G
x%G
x$G
x#G
x=G
0>G
x?G
0@G
xAG
0BG
xCG
zDG
xFG
xGG
1HG
xIG
0JG
xKG
xLG
xMG
xNG
xOG
xPG
xQG
xRG
xSG
xTG
xUG
xVG
xWG
xXG
xYG
xZG
x[G
x\G
x]G
x^G
1_G
1`G
0aG
0bG
1cG
xdG
1eG
1fG
0gG
0hG
1iG
xjG
1kG
1lG
0mG
0nG
1oG
0EG
xpG
1qG
1rG
0sG
0tG
1uG
1vG
xwG
1xG
xyG
0zG
x{G
1|G
x}G
1~G
x!H
0"H
x#H
1$H
x%H
1&H
x'H
0(H
x)H
1*H
x+H
1,H
x-H
0.H
x/H
x9H
0:H
x;H
0<H
x=H
0>H
x?H
z@H
xBH
xCH
xDH
xEH
xFH
xGH
xHH
xIH
xJH
xKH
xLH
xMH
xNH
xOH
xPH
xQH
xRH
xSH
xTH
xUH
xVH
xWH
xXH
xYH
xZH
1[H
1\H
0]H
0^H
1_H
x`H
1aH
1bH
0cH
0dH
1eH
xfH
1gH
1hH
0iH
0jH
1kH
0AH
xlH
1mH
1nH
0oH
0pH
1qH
1rH
xsH
1tH
xuH
0vH
xwH
1xH
xyH
1zH
x{H
0|H
x}H
1~H
x!I
1"I
x#I
0$I
x%I
1&I
x'I
1(I
x)I
0*I
x+I
x5I
06I
x7I
08I
x9I
0:I
x;I
z<I
x>I
x?I
x@I
xAI
xBI
xCI
xDI
xEI
xFI
xGI
xHI
xII
xJI
xKI
xLI
xMI
xNI
xOI
xPI
xQI
xRI
xSI
xTI
xUI
xVI
1WI
1XI
0YI
0ZI
1[I
x\I
1]I
1^I
0_I
0`I
1aI
xbI
1cI
1dI
0eI
0fI
1gI
0=I
xhI
1iI
1jI
0kI
0lI
1mI
1nI
xoI
1pI
xqI
0rI
xsI
1tI
xuI
1vI
xwI
0xI
xyI
1zI
x{I
1|I
x}I
0~I
x!J
1"J
x#J
1$J
x%J
0&J
x'J
x1J
02J
x3J
04J
x5J
06J
x7J
z8J
x:J
x;J
x<J
x=J
x>J
x?J
x@J
xAJ
xBJ
xCJ
xDJ
xEJ
xFJ
xGJ
xHJ
xIJ
xJJ
xKJ
xLJ
xMJ
xNJ
xOJ
xPJ
xQJ
xRJ
1SJ
1TJ
0UJ
0VJ
1WJ
xXJ
1YJ
1ZJ
0[J
0\J
1]J
x^J
1_J
1`J
0aJ
0bJ
1cJ
09J
xdJ
1eJ
1fJ
0gJ
0hJ
1iJ
1jJ
xkJ
1lJ
xmJ
0nJ
xoJ
1pJ
xqJ
1rJ
xsJ
0tJ
xuJ
1vJ
xwJ
1xJ
xyJ
0zJ
x{J
1|J
x}J
1~J
x!K
0"K
x#K
x/K
00K
x1K
02K
x3K
04K
x5K
z6K
x8K
x9K
1:K
x;K
0<K
x=K
x>K
x?K
1@K
xAK
0BK
xCK
xDK
xEK
xFK
xGK
xHK
xIK
xJK
xKK
xLK
xMK
xNK
xOK
xPK
1QK
1RK
0SK
0TK
1UK
xVK
1WK
1XK
0YK
0ZK
1[K
x\K
1]K
1^K
0_K
0`K
1aK
07K
xbK
1cK
1dK
0eK
0fK
1gK
1hK
xiK
1jK
xkK
0lK
xmK
1nK
xoK
1pK
xqK
0rK
xsK
1tK
xuK
1vK
xwK
0xK
xyK
1zK
x{K
1|K
x}K
0~K
x!L
x+L
0,L
x-L
0.L
x/L
00L
x1L
z2L
x4L
x5L
x6L
x7L
x8L
x9L
x:L
x;L
x<L
x=L
x>L
x?L
x@L
xAL
xBL
xCL
xDL
xEL
xFL
xGL
xHL
xIL
xJL
xKL
xLL
1ML
1NL
0OL
0PL
1QL
xRL
1SL
1TL
0UL
0VL
1WL
xXL
1YL
1ZL
0[L
0\L
1]L
03L
x^L
1_L
1`L
0aL
0bL
1cL
1dL
xeL
1fL
xgL
0hL
xiL
1jL
xkL
1lL
xmL
0nL
xoL
1pL
xqL
1rL
xsL
0tL
xuL
1vL
xwL
1xL
xyL
0zL
x{L
x'M
0(M
x)M
0*M
x+M
0,M
x-M
z.M
x0M
x1M
x2M
x3M
x4M
x5M
x6M
x7M
x8M
x9M
x:M
x;M
x<M
x=M
x>M
x?M
x@M
xAM
xBM
xCM
xDM
xEM
xFM
xGM
xHM
1IM
1JM
0KM
0LM
1MM
xNM
1OM
1PM
0QM
0RM
1SM
xTM
1UM
1VM
0WM
0XM
1YM
0/M
xZM
1[M
1\M
0]M
0^M
1_M
1`M
xaM
1bM
xcM
0dM
xeM
1fM
xgM
1hM
xiM
0jM
xkM
1lM
xmM
1nM
xoM
0pM
xqM
1rM
xsM
1tM
xuM
0vM
xwM
x#N
0$N
x%N
0&N
x'N
0(N
x)N
z*N
x,N
x-N
x.N
x/N
x0N
x1N
x2N
x3N
x4N
x5N
x6N
x7N
x8N
x9N
x:N
x;N
x<N
x=N
x>N
x?N
x@N
xAN
xBN
xCN
xDN
1EN
1FN
0GN
0HN
1IN
xJN
1KN
1LN
0MN
0NN
1ON
xPN
1QN
1RN
0SN
0TN
1UN
0+N
xVN
1WN
1XN
0YN
0ZN
1[N
1\N
x]N
1^N
x_N
0`N
xaN
1bN
xcN
1dN
xeN
0fN
xgN
1hN
xiN
1jN
xkN
0lN
xmN
1nN
xoN
1pN
xqN
0rN
xsN
x#O
0$O
x%O
0&O
x'O
0(O
x)O
z*O
x,O
x-O
1.O
x/O
00O
x1O
x2O
x3O
14O
x5O
06O
x7O
x8O
x9O
1:O
x;O
0<O
x=O
x>O
x?O
1@O
xAO
0BO
xCO
xDO
1EO
1FO
0GO
0HO
1IO
xJO
1KO
1LO
0MO
0NO
1OO
xPO
1QO
1RO
0SO
0TO
1UO
0+O
xVO
1WO
1XO
0YO
0ZO
1[O
1\O
x]O
1^O
x_O
0`O
xaO
1bO
xcO
1dO
xeO
0fO
xgO
1hO
xiO
1jO
xkO
0lO
xmO
1nO
xoO
1pO
xqO
0rO
xsO
x}O
0~O
x!P
0"P
x#P
0$P
x%P
z&P
x(P
x)P
x*P
x+P
x,P
x-P
x.P
x/P
x0P
x1P
x2P
x3P
x4P
x5P
x6P
x7P
x8P
x9P
x:P
x;P
x<P
x=P
x>P
x?P
x@P
1AP
1BP
0CP
0DP
1EP
xFP
1GP
1HP
0IP
0JP
1KP
xLP
1MP
1NP
0OP
0PP
1QP
0'P
xRP
1SP
1TP
0UP
0VP
1WP
1XP
xYP
1ZP
x[P
0\P
x]P
1^P
x_P
1`P
xaP
0bP
xcP
1dP
xeP
1fP
xgP
0hP
xiP
1jP
xkP
1lP
xmP
0nP
xoP
xyP
0zP
x{P
0|P
x}P
0~P
x!Q
z"Q
x$Q
x%Q
x&Q
x'Q
x(Q
x)Q
x*Q
x+Q
x,Q
x-Q
x.Q
x/Q
x0Q
x1Q
x2Q
x3Q
x4Q
x5Q
x6Q
x7Q
x8Q
x9Q
x:Q
x;Q
x<Q
1=Q
1>Q
0?Q
0@Q
1AQ
xBQ
1CQ
1DQ
0EQ
0FQ
1GQ
xHQ
1IQ
1JQ
0KQ
0LQ
1MQ
0#Q
xNQ
1OQ
1PQ
0QQ
0RQ
1SQ
1TQ
xUQ
1VQ
xWQ
0XQ
xYQ
1ZQ
x[Q
1\Q
x]Q
0^Q
x_Q
1`Q
xaQ
1bQ
xcQ
0dQ
xeQ
1fQ
xgQ
1hQ
xiQ
0jQ
xkQ
xuQ
0vQ
xwQ
0xQ
xyQ
0zQ
x{Q
z|Q
x~Q
x!R
x"R
x#R
x$R
x%R
x&R
x'R
x(R
x)R
x*R
x+R
x,R
x-R
x.R
x/R
x0R
x1R
x2R
x3R
x4R
x5R
x6R
x7R
x8R
19R
1:R
0;R
0<R
1=R
x>R
1?R
1@R
0AR
0BR
1CR
xDR
1ER
1FR
0GR
0HR
1IR
0}Q
xJR
1KR
1LR
0MR
0NR
1OR
1PR
xQR
1RR
xSR
0TR
xUR
1VR
xWR
1XR
xYR
0ZR
x[R
1\R
x]R
1^R
x_R
0`R
xaR
1bR
xcR
1dR
xeR
0fR
xgR
xuR
0vR
xwR
0xR
xyR
0zR
x{R
z|R
x~R
x!S
1"S
x#S
0$S
x%S
x&S
x'S
1(S
x)S
0*S
x+S
x,S
x-S
1.S
x/S
00S
x1S
x2S
x3S
14S
x5S
06S
x7S
x8S
19S
1:S
0;S
0<S
1=S
x>S
1?S
1@S
0AS
0BS
1CS
xDS
1ES
1FS
0GS
0HS
1IS
0}R
xJS
1KS
1LS
0MS
0NS
1OS
1PS
xQS
1RS
xSS
0TS
xUS
1VS
xWS
1XS
xYS
0ZS
x[S
1\S
x]S
1^S
x_S
0`S
xaS
1bS
xcS
1dS
xeS
0fS
xgS
xuS
0vS
xwS
0xS
xyS
0zS
x{S
z|S
x~S
x!T
1"T
x#T
0$T
x%T
x&T
x'T
1(T
x)T
0*T
x+T
x,T
x-T
1.T
x/T
00T
x1T
x2T
x3T
14T
x5T
06T
x7T
x8T
19T
1:T
0;T
0<T
1=T
x>T
1?T
1@T
0AT
0BT
1CT
xDT
1ET
1FT
0GT
0HT
1IT
0}S
xJT
1KT
1LT
0MT
0NT
1OT
1PT
xQT
1RT
xST
0TT
xUT
1VT
xWT
1XT
xYT
0ZT
x[T
1\T
x]T
1^T
x_T
0`T
xaT
1bT
xcT
1dT
xeT
0fT
xgT
xqT
0rT
xsT
0tT
xuT
0vT
xwT
zxT
xzT
x{T
x|T
x}T
x~T
x!U
x"U
x#U
x$U
x%U
x&U
x'U
x(U
x)U
x*U
x+U
x,U
x-U
x.U
x/U
x0U
x1U
x2U
x3U
x4U
15U
16U
07U
08U
19U
x:U
1;U
1<U
0=U
0>U
1?U
x@U
1AU
1BU
0CU
0DU
1EU
0yT
xFU
1GU
1HU
0IU
0JU
1KU
1LU
xMU
1NU
xOU
0PU
xQU
1RU
xSU
1TU
xUU
0VU
xWU
1XU
xYU
1ZU
x[U
0\U
x]U
1^U
x_U
1`U
xaU
0bU
xcU
xmU
0nU
xoU
0pU
xqU
0rU
xsU
ztU
xvU
xwU
xxU
xyU
xzU
x{U
x|U
x}U
x~U
x!V
x"V
x#V
x$V
x%V
x&V
x'V
x(V
x)V
x*V
x+V
x,V
x-V
x.V
x/V
x0V
11V
12V
03V
04V
15V
x6V
17V
18V
09V
0:V
1;V
x<V
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
04
03
02
01
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
0)!
0*!
0+!
0,!
x-!
15!
x6!
17!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
1p!
0o!
0n!
0m!
0l!
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
xn"
xo"
xp"
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
1=V
1>V
0?V
0@V
1AV
0uU
xBV
1CV
1DV
0EV
0FV
1GV
1HV
xIV
1JV
xKV
0LV
xMV
1NV
xOV
1PV
xQV
0RV
xSV
1TV
xUV
1VV
xWV
0XV
xYV
1ZV
x[V
1\V
x]V
0^V
x_V
xrV
xqV
xpV
xoV
xnV
xmV
xlV
xkV
xjV
xiV
xhV
xgV
xfV
xeV
xdV
xcV
x$W
x#W
x"W
x!W
x~V
x}V
x|V
x{V
xzV
xyV
xxV
xwV
xvV
xuV
xtV
xsV
x4W
x3W
x2W
x1W
x0W
x/W
x.W
x-W
x,W
x+W
x*W
x)W
x(W
x'W
x&W
x%W
x>W
0?W
x@W
0AW
xBW
0CW
xDW
zEW
xGW
xHW
xIW
xJW
xKW
xLW
xMW
xNW
xOW
xPW
xQW
xRW
xSW
xTW
xUW
xVW
xWW
xXW
xYW
xZW
x[W
x\W
x]W
x^W
x_W
1`W
1aW
0bW
0cW
1dW
xeW
1fW
1gW
0hW
0iW
1jW
xkW
1lW
1mW
0nW
0oW
1pW
0FW
xqW
1rW
1sW
0tW
0uW
1vW
1wW
xxW
1yW
xzW
0{W
x|W
1}W
x~W
1!X
x"X
0#X
x$X
1%X
x&X
1'X
x(X
0)X
x*X
1+X
x,X
1-X
x.X
0/X
x0X
x:X
0;X
x<X
0=X
x>X
0?X
x@X
zAX
xCX
xDX
xEX
xFX
xGX
xHX
xIX
xJX
xKX
xLX
xMX
xNX
xOX
xPX
xQX
xRX
xSX
xTX
xUX
xVX
xWX
xXX
xYX
xZX
x[X
1\X
1]X
0^X
0_X
1`X
xaX
1bX
1cX
0dX
0eX
1fX
xgX
1hX
1iX
0jX
0kX
1lX
0BX
xmX
1nX
1oX
0pX
0qX
1rX
1sX
xtX
1uX
xvX
0wX
xxX
1yX
xzX
1{X
x|X
0}X
x~X
1!Y
x"Y
1#Y
x$Y
0%Y
x&Y
1'Y
x(Y
1)Y
x*Y
0+Y
x,Y
x6Y
07Y
x8Y
09Y
x:Y
0;Y
x<Y
z=Y
x?Y
x@Y
xAY
xBY
xCY
xDY
xEY
xFY
xGY
xHY
xIY
xJY
xKY
xLY
xMY
xNY
xOY
xPY
xQY
xRY
xSY
xTY
xUY
xVY
xWY
1XY
1YY
0ZY
0[Y
1\Y
x]Y
1^Y
1_Y
0`Y
0aY
1bY
xcY
1dY
1eY
0fY
0gY
1hY
0>Y
xiY
1jY
1kY
0lY
0mY
1nY
1oY
xpY
1qY
xrY
0sY
xtY
1uY
xvY
1wY
xxY
0yY
xzY
1{Y
x|Y
1}Y
x~Y
0!Z
x"Z
1#Z
x$Z
1%Z
x&Z
0'Z
x(Z
x2Z
03Z
x4Z
05Z
x6Z
07Z
x8Z
z9Z
x;Z
x<Z
x=Z
x>Z
x?Z
x@Z
xAZ
xBZ
xCZ
xDZ
xEZ
xFZ
xGZ
xHZ
xIZ
xJZ
xKZ
xLZ
xMZ
xNZ
xOZ
xPZ
xQZ
xRZ
xSZ
1TZ
1UZ
0VZ
0WZ
1XZ
xYZ
1ZZ
1[Z
0\Z
0]Z
1^Z
x_Z
1`Z
1aZ
0bZ
0cZ
1dZ
0:Z
xeZ
1fZ
1gZ
0hZ
0iZ
1jZ
1kZ
xlZ
1mZ
xnZ
0oZ
xpZ
1qZ
xrZ
1sZ
xtZ
0uZ
xvZ
1wZ
xxZ
1yZ
xzZ
0{Z
x|Z
1}Z
x~Z
1![
x"[
0#[
x$[
x.[
0/[
x0[
01[
x2[
03[
x4[
z5[
x7[
x8[
x9[
x:[
x;[
x<[
x=[
x>[
x?[
x@[
xA[
xB[
xC[
xD[
xE[
xF[
xG[
xH[
xI[
xJ[
xK[
xL[
xM[
xN[
xO[
1P[
1Q[
0R[
0S[
1T[
xU[
1V[
1W[
0X[
0Y[
1Z[
x[[
1\[
1][
0^[
0_[
1`[
06[
xa[
1b[
1c[
0d[
0e[
1f[
1g[
xh[
1i[
xj[
0k[
xl[
1m[
xn[
1o[
xp[
0q[
xr[
1s[
xt[
1u[
xv[
0w[
xx[
1y[
xz[
1{[
x|[
0}[
x~[
x*\
0+\
x,\
0-\
x.\
0/\
x0\
z1\
x3\
x4\
x5\
x6\
x7\
x8\
x9\
x:\
x;\
x<\
x=\
x>\
x?\
x@\
xA\
xB\
xC\
xD\
xE\
xF\
xG\
xH\
xI\
xJ\
xK\
1L\
1M\
0N\
0O\
1P\
xQ\
1R\
1S\
0T\
0U\
1V\
xW\
1X\
1Y\
0Z\
0[\
1\\
02\
x]\
1^\
1_\
0`\
0a\
1b\
1c\
xd\
1e\
xf\
0g\
xh\
1i\
xj\
1k\
xl\
0m\
xn\
1o\
xp\
1q\
xr\
0s\
xt\
1u\
xv\
1w\
xx\
0y\
xz\
x&]
0']
x(]
0)]
x*]
0+]
x,]
z-]
x/]
x0]
x1]
x2]
x3]
x4]
x5]
x6]
x7]
x8]
x9]
x:]
x;]
x<]
x=]
x>]
x?]
x@]
xA]
xB]
xC]
xD]
xE]
xF]
xG]
1H]
1I]
0J]
0K]
1L]
xM]
1N]
1O]
0P]
0Q]
1R]
xS]
1T]
1U]
0V]
0W]
1X]
0.]
xY]
1Z]
1[]
0\]
0]]
1^]
1_]
x`]
1a]
xb]
0c]
xd]
1e]
xf]
1g]
xh]
0i]
xj]
1k]
xl]
1m]
xn]
0o]
xp]
1q]
xr]
1s]
xt]
0u]
xv]
x$^
0%^
x&^
0'^
x(^
0)^
x*^
z+^
x-^
x.^
x/^
x0^
x1^
x2^
x3^
x4^
x5^
x6^
x7^
x8^
x9^
x:^
x;^
x<^
x=^
x>^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
1F^
1G^
0H^
0I^
1J^
xK^
1L^
1M^
0N^
0O^
1P^
xQ^
1R^
1S^
0T^
0U^
1V^
0,^
xW^
1X^
1Y^
0Z^
0[^
1\^
1]^
x^^
1_^
x`^
0a^
xb^
1c^
xd^
1e^
xf^
0g^
xh^
1i^
xj^
1k^
xl^
0m^
xn^
1o^
xp^
1q^
xr^
0s^
xt^
x~^
0!_
x"_
0#_
x$_
0%_
x&_
z'_
x)_
x*_
x+_
x,_
x-_
x._
x/_
x0_
x1_
x2_
x3_
x4_
x5_
x6_
x7_
x8_
x9_
x:_
x;_
x<_
x=_
x>_
x?_
x@_
xA_
1B_
1C_
0D_
0E_
1F_
xG_
1H_
1I_
0J_
0K_
1L_
xM_
1N_
1O_
0P_
0Q_
1R_
0(_
xS_
1T_
1U_
0V_
0W_
1X_
1Y_
xZ_
1[_
x\_
0]_
x^_
1__
x`_
1a_
xb_
0c_
xd_
1e_
xf_
1g_
xh_
0i_
xj_
1k_
xl_
1m_
xn_
0o_
xp_
xz_
0{_
x|_
0}_
x~_
0!`
x"`
z#`
x%`
x&`
x'`
x(`
x)`
x*`
x+`
x,`
x-`
x.`
x/`
x0`
x1`
x2`
x3`
x4`
x5`
x6`
x7`
x8`
x9`
x:`
x;`
x<`
x=`
1>`
1?`
0@`
0A`
1B`
xC`
1D`
1E`
0F`
0G`
1H`
xI`
1J`
1K`
0L`
0M`
1N`
0$`
xO`
1P`
1Q`
0R`
0S`
1T`
1U`
xV`
1W`
xX`
0Y`
xZ`
1[`
x\`
1]`
x^`
0_`
x``
1a`
xb`
1c`
xd`
0e`
xf`
1g`
xh`
1i`
xj`
0k`
xl`
xv`
0w`
xx`
0y`
xz`
0{`
x|`
z}`
x!a
x"a
x#a
x$a
x%a
x&a
x'a
x(a
x)a
x*a
x+a
x,a
x-a
x.a
x/a
x0a
x1a
x2a
x3a
x4a
x5a
x6a
x7a
x8a
x9a
1:a
1;a
0<a
0=a
1>a
x?a
1@a
1Aa
0Ba
0Ca
1Da
xEa
1Fa
1Ga
0Ha
0Ia
1Ja
0~`
xKa
1La
1Ma
0Na
0Oa
1Pa
1Qa
xRa
1Sa
xTa
0Ua
xVa
1Wa
xXa
1Ya
xZa
0[a
x\a
1]a
x^a
1_a
x`a
0aa
xba
1ca
xda
1ea
xfa
0ga
xha
xva
0wa
xxa
0ya
xza
0{a
x|a
z}a
x!b
x"b
x#b
x$b
x%b
x&b
x'b
x(b
x)b
x*b
x+b
x,b
x-b
x.b
x/b
x0b
x1b
x2b
x3b
x4b
x5b
x6b
x7b
x8b
x9b
1:b
1;b
0<b
0=b
1>b
x?b
1@b
1Ab
0Bb
0Cb
1Db
xEb
1Fb
1Gb
0Hb
0Ib
1Jb
0~a
xKb
1Lb
1Mb
0Nb
0Ob
1Pb
1Qb
xRb
1Sb
xTb
0Ub
xVb
1Wb
xXb
1Yb
xZb
0[b
x\b
1]b
x^b
1_b
x`b
0ab
xbb
1cb
xdb
1eb
xfb
0gb
xhb
xrb
0sb
xtb
0ub
xvb
0wb
xxb
zyb
x{b
x|b
x}b
x~b
x!c
x"c
x#c
x$c
x%c
x&c
x'c
x(c
x)c
x*c
x+c
x,c
x-c
x.c
x/c
x0c
x1c
x2c
x3c
x4c
x5c
16c
17c
08c
09c
1:c
x;c
1<c
1=c
0>c
0?c
1@c
xAc
1Bc
1Cc
0Dc
0Ec
1Fc
0zb
xGc
1Hc
1Ic
0Jc
0Kc
1Lc
1Mc
xNc
1Oc
xPc
0Qc
xRc
1Sc
xTc
1Uc
xVc
0Wc
xXc
1Yc
xZc
1[c
x\c
0]c
x^c
1_c
x`c
1ac
xbc
0cc
xdc
xnc
0oc
xpc
0qc
xrc
0sc
xtc
zuc
xwc
xxc
xyc
xzc
x{c
x|c
x}c
x~c
x!d
x"d
x#d
x$d
x%d
x&d
x'd
x(d
x)d
x*d
x+d
x,d
x-d
x.d
x/d
x0d
x1d
12d
13d
04d
05d
16d
x7d
18d
19d
0:d
0;d
1<d
x=d
1>d
1?d
0@d
0Ad
1Bd
0vc
xCd
1Dd
1Ed
0Fd
0Gd
1Hd
1Id
xJd
1Kd
xLd
0Md
xNd
1Od
xPd
1Qd
xRd
0Sd
xTd
1Ud
xVd
1Wd
xXd
0Yd
xZd
1[d
x\d
1]d
x^d
0_d
x`d
xnd
0od
xpd
0qd
xrd
0sd
xtd
zud
xwd
xxd
xyd
xzd
x{d
x|d
x}d
x~d
x!e
x"e
x#e
x$e
x%e
x&e
x'e
x(e
x)e
x*e
x+e
x,e
x-e
x.e
x/e
x0e
x1e
12e
13e
04e
05e
16e
x7e
18e
19e
0:e
0;e
1<e
x=e
1>e
1?e
0@e
0Ae
1Be
0vd
xCe
1De
1Ee
0Fe
0Ge
1He
1Ie
xJe
1Ke
xLe
0Me
xNe
1Oe
xPe
1Qe
xRe
0Se
xTe
1Ue
xVe
1We
xXe
0Ye
xZe
1[e
x\e
1]e
x^e
0_e
x`e
xne
0oe
xpe
0qe
xre
0se
xte
zue
xwe
xxe
xye
xze
x{e
x|e
x}e
x~e
x!f
x"f
x#f
x$f
x%f
x&f
x'f
x(f
x)f
x*f
x+f
x,f
x-f
x.f
x/f
x0f
x1f
12f
13f
04f
05f
16f
x7f
18f
19f
0:f
0;f
1<f
x=f
1>f
1?f
0@f
0Af
1Bf
0ve
xCf
1Df
1Ef
0Ff
0Gf
1Hf
1If
xJf
1Kf
xLf
0Mf
xNf
1Of
xPf
1Qf
xRf
0Sf
xTf
1Uf
xVf
1Wf
xXf
0Yf
xZf
1[f
x\f
1]f
x^f
0_f
x`f
xsf
xrf
xqf
xpf
xof
xnf
xmf
xlf
xkf
xjf
xif
xhf
xgf
xff
xef
xdf
x%g
x$g
x#g
x"g
x!g
x~f
x}f
x|f
x{f
xzf
xyf
xxf
xwf
xvf
xuf
xtf
x5g
x4g
x3g
x2g
x1g
x0g
x/g
x.g
x-g
x,g
x+g
x*g
x)g
x(g
x'g
x&g
x?g
0@g
xAg
0Bg
xCg
0Dg
xEg
zFg
xHg
xIg
xJg
xKg
xLg
xMg
xNg
xOg
xPg
xQg
xRg
xSg
xTg
xUg
xVg
xWg
xXg
xYg
xZg
x[g
x\g
x]g
x^g
x_g
x`g
1ag
1bg
0cg
0dg
1eg
xfg
1gg
1hg
0ig
0jg
1kg
xlg
1mg
1ng
0og
0pg
1qg
0Gg
xrg
1sg
1tg
0ug
0vg
1wg
1xg
xyg
1zg
x{g
0|g
x}g
1~g
x!h
1"h
x#h
0$h
x%h
1&h
x'h
1(h
x)h
0*h
x+h
1,h
x-h
1.h
x/h
00h
x1h
x;h
0<h
x=h
0>h
x?h
0@h
xAh
zBh
xDh
xEh
xFh
xGh
xHh
xIh
xJh
xKh
xLh
xMh
xNh
xOh
xPh
xQh
xRh
xSh
xTh
xUh
xVh
xWh
xXh
xYh
xZh
x[h
x\h
1]h
1^h
0_h
0`h
1ah
xbh
1ch
1dh
0eh
0fh
1gh
xhh
1ih
1jh
0kh
0lh
1mh
0Ch
xnh
1oh
1ph
0qh
0rh
1sh
1th
xuh
1vh
xwh
0xh
xyh
1zh
x{h
1|h
x}h
0~h
x!i
1"i
x#i
1$i
x%i
0&i
x'i
1(i
x)i
1*i
x+i
0,i
x-i
x7i
08i
x9i
0:i
x;i
0<i
x=i
z>i
x@i
xAi
xBi
xCi
xDi
xEi
xFi
xGi
xHi
xIi
xJi
xKi
xLi
xMi
xNi
xOi
xPi
xQi
xRi
xSi
xTi
xUi
xVi
xWi
xXi
1Yi
1Zi
0[i
0\i
1]i
x^i
1_i
1`i
0ai
0bi
1ci
xdi
1ei
1fi
0gi
0hi
1ii
0?i
xji
1ki
1li
0mi
0ni
1oi
1pi
xqi
1ri
xsi
0ti
xui
1vi
xwi
1xi
xyi
0zi
x{i
1|i
x}i
1~i
x!j
0"j
x#j
1$j
x%j
1&j
x'j
0(j
x)j
x4j
05j
x6j
07j
x8j
09j
x:j
z;j
x=j
x>j
x?j
x@j
xAj
xBj
xCj
xDj
xEj
xFj
xGj
xHj
xIj
xJj
xKj
xLj
xMj
xNj
xOj
xPj
1Qj
xRj
0Sj
xTj
xUj
1Vj
1Wj
0Xj
0Yj
1Zj
x[j
1\j
1]j
0^j
0_j
1`j
xaj
1bj
1cj
0dj
0ej
1fj
0<j
xgj
1hj
1ij
0jj
0kj
1lj
1mj
xnj
1oj
xpj
0qj
xrj
1sj
xtj
1uj
xvj
0wj
xxj
1yj
xzj
1{j
x|j
0}j
x~j
1!k
x"k
1#k
x$k
0%k
x&k
x0k
01k
x2k
03k
x4k
05k
x6k
z7k
x9k
x:k
x;k
x<k
x=k
x>k
x?k
x@k
xAk
xBk
xCk
xDk
xEk
xFk
xGk
xHk
xIk
xJk
xKk
xLk
xMk
xNk
xOk
xPk
xQk
1Rk
1Sk
0Tk
0Uk
1Vk
xWk
1Xk
1Yk
0Zk
0[k
1\k
x]k
1^k
1_k
0`k
0ak
1bk
08k
xck
1dk
1ek
0fk
0gk
1hk
1ik
xjk
1kk
xlk
0mk
xnk
1ok
xpk
1qk
xrk
0sk
xtk
1uk
xvk
1wk
xxk
0yk
xzk
1{k
x|k
1}k
x~k
0!l
x"l
x,l
0-l
x.l
0/l
x0l
01l
x2l
z3l
x5l
x6l
x7l
x8l
x9l
x:l
x;l
x<l
x=l
x>l
x?l
x@l
xAl
xBl
xCl
xDl
xEl
xFl
xGl
xHl
xIl
xJl
xKl
xLl
xMl
1Nl
1Ol
0Pl
0Ql
1Rl
xSl
1Tl
1Ul
0Vl
0Wl
1Xl
xYl
1Zl
1[l
0\l
0]l
1^l
04l
x_l
1`l
1al
0bl
0cl
1dl
1el
xfl
1gl
xhl
0il
xjl
1kl
xll
1ml
xnl
0ol
xpl
1ql
xrl
1sl
xtl
0ul
xvl
1wl
xxl
1yl
xzl
0{l
x|l
x(m
0)m
x*m
0+m
x,m
0-m
x.m
z/m
x1m
x2m
x3m
x4m
x5m
x6m
x7m
x8m
x9m
x:m
x;m
x<m
x=m
x>m
x?m
x@m
xAm
xBm
xCm
xDm
xEm
xFm
xGm
xHm
xIm
1Jm
1Km
0Lm
0Mm
1Nm
xOm
1Pm
1Qm
0Rm
0Sm
1Tm
xUm
1Vm
1Wm
0Xm
0Ym
1Zm
00m
x[m
1\m
1]m
0^m
0_m
1`m
1am
xbm
1cm
xdm
0em
xfm
1gm
xhm
1im
xjm
0km
xlm
1mm
xnm
1om
xpm
0qm
xrm
1sm
xtm
1um
xvm
0wm
xxm
x&n
0'n
x(n
0)n
x*n
0+n
x,n
z-n
x/n
x0n
x1n
x2n
x3n
x4n
x5n
x6n
x7n
x8n
x9n
x:n
x;n
x<n
1=n
x>n
0?n
x@n
xAn
xBn
1Cn
xDn
0En
xFn
xGn
1Hn
1In
0Jn
0Kn
1Ln
xMn
1Nn
1On
0Pn
0Qn
1Rn
xSn
1Tn
1Un
0Vn
0Wn
1Xn
0.n
xYn
1Zn
1[n
0\n
0]n
1^n
1_n
x`n
1an
xbn
0cn
xdn
1en
xfn
1gn
xhn
0in
xjn
1kn
xln
1mn
xnn
0on
xpn
1qn
xrn
1sn
xtn
0un
xvn
x"o
0#o
x$o
0%o
x&o
0'o
x(o
z)o
x+o
x,o
x-o
x.o
x/o
x0o
x1o
x2o
x3o
x4o
x5o
x6o
x7o
x8o
x9o
x:o
x;o
x<o
x=o
x>o
x?o
x@o
xAo
xBo
xCo
1Do
1Eo
0Fo
0Go
1Ho
xIo
1Jo
1Ko
0Lo
0Mo
1No
xOo
1Po
1Qo
0Ro
0So
1To
0*o
xUo
1Vo
1Wo
0Xo
0Yo
1Zo
1[o
x\o
1]o
x^o
0_o
x`o
1ao
xbo
1co
xdo
0eo
xfo
1go
xho
1io
xjo
0ko
xlo
1mo
xno
1oo
xpo
0qo
xro
x|o
0}o
x~o
0!p
x"p
0#p
x$p
z%p
x'p
x(p
x)p
x*p
x+p
x,p
x-p
x.p
x/p
x0p
x1p
x2p
x3p
x4p
x5p
x6p
x7p
x8p
x9p
x:p
x;p
x<p
x=p
x>p
x?p
1@p
1Ap
0Bp
0Cp
1Dp
xEp
1Fp
1Gp
0Hp
0Ip
1Jp
xKp
1Lp
1Mp
0Np
0Op
1Pp
0&p
xQp
1Rp
1Sp
0Tp
0Up
1Vp
1Wp
xXp
1Yp
xZp
0[p
x\p
1]p
x^p
1_p
x`p
0ap
xbp
1cp
xdp
1ep
xfp
0gp
xhp
1ip
xjp
1kp
xlp
0mp
xnp
xxp
0yp
xzp
0{p
x|p
0}p
x~p
z!q
x#q
x$q
x%q
x&q
x'q
x(q
x)q
x*q
x+q
x,q
x-q
x.q
x/q
x0q
x1q
x2q
x3q
x4q
x5q
x6q
x7q
x8q
x9q
x:q
x;q
1<q
1=q
0>q
0?q
1@q
xAq
1Bq
1Cq
0Dq
0Eq
1Fq
xGq
1Hq
1Iq
0Jq
0Kq
1Lq
0"q
xMq
1Nq
1Oq
0Pq
0Qq
1Rq
1Sq
xTq
1Uq
xVq
0Wq
xXq
1Yq
xZq
1[q
x\q
0]q
x^q
1_q
x`q
1aq
xbq
0cq
xdq
1eq
xfq
1gq
xhq
0iq
xjq
xxq
0yq
xzq
0{q
x|q
0}q
x~q
z!r
x#r
x$r
1%r
x&r
0'r
x(r
x)r
x*r
1+r
x,r
0-r
x.r
x/r
x0r
11r
x2r
03r
x4r
x5r
x6r
17r
x8r
09r
x:r
x;r
1<r
1=r
0>r
0?r
1@r
xAr
1Br
1Cr
0Dr
0Er
1Fr
xGr
1Hr
1Ir
0Jr
0Kr
1Lr
0"r
xMr
1Nr
1Or
0Pr
0Qr
1Rr
1Sr
xTr
1Ur
xVr
0Wr
xXr
1Yr
xZr
1[r
x\r
0]r
x^r
1_r
x`r
1ar
xbr
0cr
xdr
1er
xfr
1gr
xhr
0ir
xjr
xtr
0ur
xvr
0wr
xxr
0yr
xzr
z{r
x}r
x~r
x!s
x"s
x#s
x$s
x%s
x&s
x's
x(s
x)s
x*s
x+s
x,s
x-s
x.s
x/s
x0s
x1s
x2s
x3s
x4s
x5s
x6s
x7s
18s
19s
0:s
0;s
1<s
x=s
1>s
1?s
0@s
0As
1Bs
xCs
1Ds
1Es
0Fs
0Gs
1Hs
0|r
xIs
1Js
1Ks
0Ls
0Ms
1Ns
1Os
xPs
1Qs
xRs
0Ss
xTs
1Us
xVs
1Ws
xXs
0Ys
xZs
1[s
x\s
1]s
x^s
0_s
x`s
1as
xbs
1cs
xds
0es
xfs
xps
0qs
xrs
0ss
xts
0us
xvs
zws
xys
xzs
x{s
x|s
x}s
x~s
x!t
x"t
x#t
x$t
x%t
x&t
x't
x(t
x)t
x*t
x+t
x,t
x-t
x.t
x/t
x0t
x1t
x2t
x3t
14t
15t
06t
07t
18t
x9t
1:t
1;t
0<t
0=t
1>t
x?t
1@t
1At
0Bt
0Ct
1Dt
0xs
xEt
1Ft
1Gt
0Ht
0It
1Jt
1Kt
xLt
1Mt
xNt
0Ot
xPt
1Qt
xRt
1St
xTt
0Ut
xVt
1Wt
xXt
1Yt
xZt
0[t
x\t
1]t
x^t
1_t
x`t
0at
xbt
xpt
0qt
xrt
0st
xtt
0ut
xvt
zwt
xyt
xzt
1{t
x|t
0}t
x~t
x!u
x"u
1#u
x$u
0%u
x&u
x'u
x(u
1)u
x*u
0+u
x,u
x-u
x.u
1/u
x0u
01u
x2u
x3u
14u
15u
06u
07u
18u
x9u
1:u
1;u
0<u
0=u
1>u
x?u
1@u
1Au
0Bu
0Cu
1Du
0xt
xEu
1Fu
1Gu
0Hu
0Iu
1Ju
1Ku
xLu
1Mu
xNu
0Ou
xPu
1Qu
xRu
1Su
xTu
0Uu
xVu
1Wu
xXu
1Yu
xZu
0[u
x\u
1]u
x^u
1_u
x`u
0au
xbu
xpu
0qu
xru
0su
xtu
0uu
xvu
zwu
xyu
xzu
1{u
x|u
0}u
x~u
x!v
x"v
1#v
x$v
0%v
x&v
x'v
x(v
1)v
x*v
0+v
x,v
x-v
x.v
1/v
x0v
01v
x2v
x3v
14v
15v
06v
07v
18v
x9v
1:v
1;v
0<v
0=v
1>v
x?v
1@v
1Av
0Bv
0Cv
1Dv
0xu
xEv
1Fv
1Gv
0Hv
0Iv
1Jv
1Kv
xLv
1Mv
xNv
0Ov
xPv
1Qv
xRv
1Sv
xTv
0Uv
xVv
1Wv
xXv
1Yv
xZv
0[v
x\v
1]v
x^v
1_v
x`v
0av
xbv
xcv
xdv
xev
xfv
xgv
xhv
xiv
zjv
xlv
xmv
xnv
xov
xpv
xqv
xrv
xsv
xtv
xuv
xvv
xwv
xxv
xyv
xzv
x{v
x|v
x}v
x~v
x!w
x"w
x#w
x$w
x%w
x&w
x'w
x(w
x)w
x*w
x+w
x,w
x-w
x.w
x/w
x0w
x1w
x2w
x3w
x4w
x5w
x6w
x7w
xkv
x8w
x9w
x:w
x;w
x<w
x=w
x>w
x?w
x@w
xAw
xBw
xCw
xDw
xEw
xFw
xGw
xHw
xIw
xJw
xKw
xLw
xMw
xNw
xOw
xPw
xQw
xRw
xSw
xTw
xUw
xVw
xWw
xXw
xYw
xZw
x[w
x\w
z]w
x_w
x`w
xaw
xbw
xcw
xdw
xew
xfw
xgw
xhw
xiw
xjw
xkw
xlw
xmw
xnw
xow
xpw
xqw
xrw
xsw
xtw
xuw
xvw
xww
xxw
xyw
xzw
x{w
x|w
x}w
x~w
x!x
x"x
x#x
x$x
x%x
x&x
x'x
x(x
x)x
x*x
x^w
x+x
x,x
x-x
x.x
x/x
x0x
x1x
x2x
x3x
x4x
x5x
x6x
x7x
x8x
x9x
x:x
x;x
x<x
x=x
x>x
x?x
x@x
xAx
xBx
xCx
xDx
xEx
xFx
xGx
xHx
xIx
xJx
xKx
xLx
xMx
xNx
xOx
zPx
xRx
xSx
xTx
xUx
xVx
xWx
xXx
xYx
xZx
x[x
x\x
x]x
x^x
x_x
x`x
xax
xbx
xcx
xdx
xex
xfx
xgx
xhx
xix
xjx
xkx
xlx
xmx
xnx
xox
xpx
xqx
xrx
xsx
xtx
xux
xvx
xwx
xxx
xyx
xzx
x{x
xQx
x|x
x}x
x~x
x!y
x"y
x#y
x$y
x%y
x&y
x'y
x(y
x)y
x*y
x+y
x,y
x-y
x.y
x/y
x0y
x1y
x2y
x3y
x4y
x5y
x6y
x7y
x8y
x9y
x:y
x;y
x<y
x=y
x>y
x?y
x@y
xAy
xBy
zCy
xEy
xFy
xGy
xHy
xIy
xJy
xKy
xLy
xMy
xNy
xOy
xPy
xQy
xRy
xSy
xTy
xUy
xVy
xWy
xXy
xYy
xZy
x[y
x\y
x]y
x^y
x_y
x`y
xay
xby
xcy
xdy
xey
xfy
xgy
xhy
xiy
xjy
xky
xly
xmy
xny
xDy
xoy
xpy
xqy
xry
xsy
xty
xuy
xvy
xwy
xxy
xyy
xzy
x{y
x|y
x}y
x~y
x!z
x"z
x#z
x$z
x%z
x&z
x'z
x(z
x)z
x*z
x+z
x,z
x-z
x.z
x1z
x2z
x3z
x5z
x6z
x7z
x8z
x9z
x:z
x;z
x<z
x=z
x>z
x?z
x@z
xAz
xBz
xCz
xEz
xFz
xGz
xHz
xIz
xJz
xKz
xLz
xMz
xNz
xOz
xPz
xQz
xRz
xSz
xUz
xVz
xWz
xXz
xYz
xZz
x[z
x\z
x]z
x^z
x_z
x`z
xaz
xbz
xcz
xez
xfz
xgz
xhz
xiz
xjz
xkz
xlz
xmz
xnz
xoz
xpz
xqz
xrz
xsz
x({
x'{
x&{
x%{
x${
x#{
x"{
x!{
x~z
x}z
x|z
x{z
xzz
xyz
xxz
xwz
x8{
x7{
x6{
x5{
x4{
x3{
x2{
x1{
x0{
x/{
x.{
x-{
x,{
x+{
x*{
x){
xH{
xG{
xF{
xE{
xD{
xC{
xB{
xA{
x@{
x?{
x>{
x={
x<{
x;{
x:{
x9{
xR{
0S{
xT{
0U{
xV{
0W{
xX{
zY{
x[{
x\{
x]{
x^{
x_{
x`{
xa{
xb{
xc{
xd{
xe{
xf{
xg{
xh{
xi{
xj{
xk{
xl{
xm{
xn{
xo{
xp{
xq{
xr{
xs{
1t{
1u{
0v{
0w{
1x{
xy{
1z{
1{{
0|{
0}{
1~{
x!|
1"|
1#|
0$|
0%|
1&|
0Z{
x'|
1(|
1)|
0*|
0+|
1,|
1-|
x.|
1/|
x0|
01|
x2|
13|
x4|
15|
x6|
07|
x8|
19|
x:|
1;|
x<|
0=|
x>|
1?|
x@|
1A|
xB|
0C|
xD|
xN|
0O|
xP|
0Q|
xR|
0S|
xT|
zU|
xW|
xX|
xY|
xZ|
x[|
x\|
x]|
x^|
x_|
x`|
xa|
xb|
xc|
xd|
xe|
xf|
xg|
xh|
xi|
xj|
xk|
xl|
xm|
xn|
xo|
1p|
1q|
0r|
0s|
1t|
xu|
1v|
1w|
0x|
0y|
1z|
x{|
1||
1}|
0~|
0!}
1"}
0V|
x#}
1$}
1%}
0&}
0'}
1(}
1)}
x*}
1+}
x,}
0-}
x.}
1/}
x0}
11}
x2}
03}
x4}
15}
x6}
17}
x8}
09}
x:}
1;}
x<}
1=}
x>}
0?}
x@}
xJ}
0K}
xL}
0M}
xN}
0O}
xP}
zQ}
xS}
xT}
xU}
xV}
xW}
xX}
xY}
xZ}
x[}
x\}
x]}
x^}
x_}
x`}
xa}
xb}
xc}
xd}
xe}
xf}
xg}
xh}
xi}
xj}
xk}
1l}
1m}
0n}
0o}
1p}
xq}
1r}
1s}
0t}
0u}
1v}
xw}
1x}
1y}
0z}
0{}
1|}
0R}
x}}
1~}
1!~
0"~
0#~
1$~
1%~
x&~
1'~
x(~
0)~
x*~
1+~
x,~
1-~
x.~
0/~
x0~
11~
x2~
13~
x4~
05~
x6~
17~
x8~
19~
x:~
0;~
x<~
xF~
0G~
xH~
0I~
xJ~
0K~
xL~
zM~
xO~
xP~
xQ~
xR~
xS~
xT~
xU~
xV~
xW~
xX~
xY~
xZ~
x[~
x\~
x]~
x^~
x_~
x`~
xa~
xb~
xc~
xd~
xe~
xf~
xg~
1h~
1i~
0j~
0k~
1l~
xm~
1n~
1o~
0p~
0q~
1r~
xs~
1t~
1u~
0v~
0w~
1x~
0N~
xy~
1z~
1{~
0|~
0}~
1~~
1!!!
x"!!
1#!!
x$!!
0%!!
x&!!
1'!!
x(!!
1)!!
x*!!
0+!!
x,!!
1-!!
x.!!
1/!!
x0!!
01!!
x2!!
13!!
x4!!
15!!
x6!!
07!!
x8!!
xB!!
0C!!
xD!!
0E!!
xF!!
0G!!
xH!!
zI!!
xK!!
xL!!
xM!!
xN!!
xO!!
xP!!
xQ!!
xR!!
xS!!
xT!!
xU!!
xV!!
xW!!
xX!!
xY!!
xZ!!
x[!!
x\!!
x]!!
x^!!
x_!!
x`!!
xa!!
xb!!
xc!!
1d!!
1e!!
0f!!
0g!!
1h!!
xi!!
1j!!
1k!!
0l!!
0m!!
1n!!
xo!!
1p!!
1q!!
0r!!
0s!!
1t!!
0J!!
xu!!
1v!!
1w!!
0x!!
0y!!
1z!!
1{!!
x|!!
1}!!
x~!!
0!"!
x""!
1#"!
x$"!
1%"!
x&"!
0'"!
x("!
1)"!
x*"!
1+"!
x,"!
0-"!
x."!
1/"!
x0"!
11"!
x2"!
03"!
x4"!
x>"!
0?"!
x@"!
0A"!
xB"!
0C"!
xD"!
zE"!
xG"!
xH"!
xI"!
xJ"!
xK"!
xL"!
xM"!
xN"!
xO"!
xP"!
xQ"!
xR"!
xS"!
xT"!
xU"!
xV"!
xW"!
xX"!
xY"!
xZ"!
x["!
x\"!
x]"!
x^"!
x_"!
1`"!
1a"!
0b"!
0c"!
1d"!
xe"!
1f"!
1g"!
0h"!
0i"!
1j"!
xk"!
1l"!
1m"!
0n"!
0o"!
1p"!
0F"!
xq"!
1r"!
1s"!
0t"!
0u"!
1v"!
1w"!
xx"!
1y"!
xz"!
0{"!
x|"!
1}"!
x~"!
1!#!
x"#!
0##!
x$#!
1%#!
x&#!
1'#!
x(#!
0)#!
x*#!
1+#!
x,#!
1-#!
x.#!
0/#!
x0#!
x:#!
0;#!
x<#!
0=#!
x>#!
0?#!
x@#!
zA#!
xC#!
xD#!
xE#!
xF#!
xG#!
xH#!
xI#!
xJ#!
xK#!
xL#!
xM#!
xN#!
xO#!
xP#!
xQ#!
xR#!
xS#!
xT#!
xU#!
xV#!
xW#!
xX#!
xY#!
xZ#!
x[#!
1\#!
1]#!
0^#!
0_#!
1`#!
xa#!
1b#!
1c#!
0d#!
0e#!
1f#!
xg#!
1h#!
1i#!
0j#!
0k#!
1l#!
0B#!
xm#!
1n#!
1o#!
0p#!
0q#!
1r#!
1s#!
xt#!
1u#!
xv#!
0w#!
xx#!
1y#!
xz#!
1{#!
x|#!
0}#!
x~#!
1!$!
x"$!
1#$!
x$$!
0%$!
x&$!
1'$!
x($!
1)$!
x*$!
0+$!
x,$!
x6$!
07$!
x8$!
09$!
x:$!
0;$!
x<$!
z=$!
x?$!
x@$!
xA$!
xB$!
xC$!
xD$!
xE$!
xF$!
xG$!
xH$!
xI$!
xJ$!
xK$!
xL$!
xM$!
xN$!
xO$!
xP$!
xQ$!
xR$!
xS$!
xT$!
xU$!
xV$!
xW$!
1X$!
1Y$!
0Z$!
0[$!
1\$!
x]$!
1^$!
1_$!
0`$!
0a$!
1b$!
xc$!
1d$!
1e$!
0f$!
0g$!
1h$!
0>$!
xi$!
1j$!
1k$!
0l$!
0m$!
1n$!
1o$!
xp$!
1q$!
xr$!
0s$!
xt$!
1u$!
xv$!
1w$!
xx$!
0y$!
xz$!
1{$!
x|$!
1}$!
x~$!
0!%!
x"%!
1#%!
x$%!
1%%!
x&%!
0'%!
x(%!
x2%!
03%!
x4%!
05%!
x6%!
07%!
x8%!
z9%!
x;%!
x<%!
x=%!
x>%!
x?%!
x@%!
xA%!
xB%!
xC%!
xD%!
xE%!
xF%!
xG%!
xH%!
xI%!
xJ%!
xK%!
xL%!
xM%!
xN%!
xO%!
xP%!
xQ%!
xR%!
xS%!
1T%!
1U%!
0V%!
0W%!
1X%!
xY%!
1Z%!
1[%!
0\%!
0]%!
1^%!
x_%!
1`%!
1a%!
0b%!
0c%!
1d%!
0:%!
xe%!
1f%!
1g%!
0h%!
0i%!
1j%!
1k%!
xl%!
1m%!
xn%!
0o%!
xp%!
1q%!
xr%!
1s%!
xt%!
0u%!
xv%!
1w%!
xx%!
1y%!
xz%!
0{%!
x|%!
1}%!
x~%!
1!&!
x"&!
0#&!
x$&!
x.&!
0/&!
x0&!
01&!
x2&!
03&!
x4&!
z5&!
x7&!
x8&!
x9&!
x:&!
x;&!
x<&!
x=&!
x>&!
x?&!
x@&!
xA&!
xB&!
xC&!
xD&!
xE&!
xF&!
xG&!
xH&!
xI&!
xJ&!
xK&!
xL&!
xM&!
xN&!
xO&!
1P&!
1Q&!
0R&!
0S&!
1T&!
xU&!
1V&!
1W&!
0X&!
0Y&!
1Z&!
x[&!
1\&!
1]&!
0^&!
0_&!
1`&!
06&!
xa&!
1b&!
1c&!
0d&!
0e&!
1f&!
1g&!
xh&!
1i&!
xj&!
0k&!
xl&!
1m&!
xn&!
1o&!
xp&!
0q&!
xr&!
1s&!
xt&!
1u&!
xv&!
0w&!
xx&!
1y&!
xz&!
1{&!
x|&!
0}&!
x~&!
x*'!
0+'!
x,'!
0-'!
x.'!
0/'!
x0'!
z1'!
x3'!
x4'!
x5'!
x6'!
x7'!
x8'!
x9'!
x:'!
x;'!
x<'!
x='!
x>'!
x?'!
x@'!
xA'!
xB'!
xC'!
xD'!
xE'!
xF'!
xG'!
xH'!
xI'!
xJ'!
xK'!
1L'!
1M'!
0N'!
0O'!
1P'!
xQ'!
1R'!
1S'!
0T'!
0U'!
1V'!
xW'!
1X'!
1Y'!
0Z'!
0['!
1\'!
02'!
x]'!
1^'!
1_'!
0`'!
0a'!
1b'!
1c'!
xd'!
1e'!
xf'!
0g'!
xh'!
1i'!
xj'!
1k'!
xl'!
0m'!
xn'!
1o'!
xp'!
1q'!
xr'!
0s'!
xt'!
1u'!
xv'!
1w'!
xx'!
0y'!
xz'!
x&(!
0'(!
x((!
0)(!
x*(!
0+(!
x,(!
z-(!
x/(!
x0(!
x1(!
x2(!
x3(!
x4(!
x5(!
x6(!
x7(!
x8(!
x9(!
x:(!
x;(!
x<(!
x=(!
x>(!
x?(!
x@(!
xA(!
xB(!
xC(!
xD(!
xE(!
xF(!
xG(!
1H(!
1I(!
0J(!
0K(!
1L(!
xM(!
1N(!
1O(!
0P(!
0Q(!
1R(!
xS(!
1T(!
1U(!
0V(!
0W(!
1X(!
0.(!
xY(!
1Z(!
1[(!
0\(!
0](!
1^(!
1_(!
x`(!
1a(!
xb(!
0c(!
xd(!
1e(!
xf(!
1g(!
xh(!
0i(!
xj(!
1k(!
xl(!
1m(!
xn(!
0o(!
xp(!
1q(!
xr(!
1s(!
xt(!
0u(!
xv(!
x")!
0#)!
x$)!
0%)!
x&)!
0')!
x()!
z))!
x+)!
x,)!
x-)!
x.)!
x/)!
x0)!
x1)!
x2)!
x3)!
x4)!
x5)!
x6)!
x7)!
x8)!
x9)!
x:)!
x;)!
x<)!
x=)!
x>)!
x?)!
x@)!
xA)!
xB)!
xC)!
1D)!
1E)!
0F)!
0G)!
1H)!
xI)!
1J)!
1K)!
0L)!
0M)!
1N)!
xO)!
1P)!
1Q)!
0R)!
0S)!
1T)!
0*)!
xU)!
1V)!
1W)!
0X)!
0Y)!
1Z)!
1[)!
x\)!
1])!
x^)!
0_)!
x`)!
1a)!
xb)!
1c)!
xd)!
0e)!
xf)!
1g)!
xh)!
1i)!
xj)!
0k)!
xl)!
1m)!
xn)!
1o)!
xp)!
0q)!
xr)!
x|)!
0})!
x~)!
0!*!
x"*!
0#*!
x$*!
z%*!
x'*!
x(*!
x)*!
x**!
x+*!
x,*!
x-*!
x.*!
x/*!
x0*!
x1*!
x2*!
x3*!
x4*!
x5*!
x6*!
x7*!
x8*!
x9*!
x:*!
x;*!
x<*!
x=*!
x>*!
x?*!
1@*!
1A*!
0B*!
0C*!
1D*!
xE*!
1F*!
1G*!
0H*!
0I*!
1J*!
xK*!
1L*!
1M*!
0N*!
0O*!
1P*!
0&*!
xQ*!
1R*!
1S*!
0T*!
0U*!
1V*!
1W*!
xX*!
1Y*!
xZ*!
0[*!
x\*!
1]*!
x^*!
1_*!
x`*!
0a*!
xb*!
1c*!
xd*!
1e*!
xf*!
0g*!
xh*!
1i*!
xj*!
1k*!
xl*!
0m*!
xn*!
xx*!
0y*!
xz*!
0{*!
x|*!
0}*!
x~*!
z!+!
x#+!
x$+!
x%+!
x&+!
x'+!
x(+!
x)+!
x*+!
x++!
x,+!
x-+!
x.+!
x/+!
x0+!
x1+!
x2+!
x3+!
x4+!
x5+!
x6+!
x7+!
x8+!
x9+!
x:+!
x;+!
1<+!
1=+!
0>+!
0?+!
1@+!
xA+!
1B+!
1C+!
0D+!
0E+!
1F+!
xG+!
1H+!
1I+!
0J+!
0K+!
1L+!
0"+!
xM+!
1N+!
1O+!
0P+!
0Q+!
1R+!
1S+!
xT+!
1U+!
xV+!
0W+!
xX+!
1Y+!
xZ+!
1[+!
x\+!
0]+!
x^+!
1_+!
x`+!
1a+!
xb+!
0c+!
xd+!
1e+!
xf+!
1g+!
xh+!
0i+!
xj+!
xt+!
0u+!
xv+!
0w+!
xx+!
0y+!
xz+!
z{+!
x}+!
x~+!
x!,!
x",!
x#,!
x$,!
x%,!
x&,!
x',!
x(,!
x),!
x*,!
x+,!
x,,!
x-,!
x.,!
x/,!
x0,!
x1,!
x2,!
x3,!
x4,!
x5,!
x6,!
x7,!
18,!
19,!
0:,!
0;,!
1<,!
x=,!
1>,!
1?,!
0@,!
0A,!
1B,!
xC,!
1D,!
1E,!
0F,!
0G,!
1H,!
0|+!
xI,!
1J,!
1K,!
0L,!
0M,!
1N,!
1O,!
xP,!
1Q,!
xR,!
0S,!
xT,!
1U,!
xV,!
1W,!
xX,!
0Y,!
xZ,!
1[,!
x\,!
1],!
x^,!
0_,!
x`,!
1a,!
xb,!
1c,!
xd,!
0e,!
xf,!
xg,!
xh,!
xi,!
xj,!
xk,!
xl,!
xm,!
zn,!
xp,!
xq,!
xr,!
xs,!
xt,!
xu,!
xv,!
xw,!
xx,!
xy,!
xz,!
x{,!
x|,!
x},!
x~,!
x!-!
x"-!
x#-!
x$-!
x%-!
x&-!
x'-!
x(-!
x)-!
x*-!
x+-!
x,-!
x--!
x.-!
x/-!
x0-!
x1-!
x2-!
x3-!
x4-!
x5-!
x6-!
x7-!
x8-!
x9-!
x:-!
x;-!
xo,!
x<-!
x=-!
x>-!
x?-!
x@-!
xA-!
xB-!
xC-!
xD-!
xE-!
xF-!
xG-!
xH-!
xI-!
xJ-!
xK-!
xL-!
xM-!
xN-!
xO-!
xP-!
xQ-!
xR-!
xS-!
xT-!
xU-!
xV-!
xW-!
xX-!
xY-!
xZ-!
x[-!
x\-!
x]-!
x^-!
x_-!
x`-!
za-!
xc-!
xd-!
xe-!
xf-!
xg-!
xh-!
xi-!
xj-!
xk-!
xl-!
xm-!
xn-!
xo-!
xp-!
xq-!
xr-!
xs-!
xt-!
xu-!
xv-!
xw-!
xx-!
xy-!
xz-!
x{-!
x|-!
x}-!
x~-!
x!.!
x".!
x#.!
x$.!
x%.!
x&.!
x'.!
x(.!
x).!
x*.!
x+.!
x,.!
x-.!
x..!
xb-!
x/.!
x0.!
x1.!
x2.!
x3.!
x4.!
x5.!
x6.!
x7.!
x8.!
x9.!
x:.!
x;.!
x<.!
x=.!
x>.!
x?.!
x@.!
xA.!
xB.!
xC.!
xD.!
xE.!
xF.!
xG.!
xH.!
xI.!
xJ.!
xK.!
xL.!
xM.!
xN.!
xO.!
xP.!
xQ.!
xR.!
xS.!
zT.!
xV.!
xW.!
xX.!
xY.!
xZ.!
x[.!
x\.!
x].!
x^.!
x_.!
x`.!
xa.!
xb.!
xc.!
xd.!
xe.!
xf.!
xg.!
xh.!
xi.!
xj.!
xk.!
xl.!
xm.!
xn.!
xo.!
xp.!
xq.!
xr.!
xs.!
xt.!
xu.!
xv.!
xw.!
xx.!
xy.!
xz.!
x{.!
x|.!
x}.!
x~.!
x!/!
xU.!
x"/!
x#/!
x$/!
x%/!
x&/!
x'/!
x(/!
x)/!
x*/!
x+/!
x,/!
x-/!
x./!
x//!
x0/!
x1/!
x2/!
x3/!
x4/!
x5/!
x6/!
x7/!
x8/!
x9/!
x:/!
x;/!
x</!
x=/!
x>/!
x?/!
x@/!
xA/!
xB/!
xC/!
xD/!
xE/!
xF/!
zG/!
xI/!
xJ/!
xK/!
xL/!
xM/!
xN/!
xO/!
xP/!
xQ/!
xR/!
xS/!
xT/!
xU/!
xV/!
xW/!
xX/!
xY/!
xZ/!
x[/!
x\/!
x]/!
x^/!
x_/!
x`/!
xa/!
xb/!
xc/!
xd/!
xe/!
xf/!
xg/!
xh/!
xi/!
xj/!
xk/!
xl/!
xm/!
xn/!
xo/!
xp/!
xq/!
xr/!
xH/!
xs/!
xt/!
xu/!
xv/!
xw/!
xx/!
xy/!
xz/!
x{/!
x|/!
x}/!
x~/!
x!0!
x"0!
x#0!
x$0!
x%0!
x&0!
x'0!
x(0!
x)0!
x*0!
x+0!
x,0!
x-0!
x.0!
x/0!
x00!
x10!
x20!
x90!
x:0!
x;0!
x=0!
x>0!
x?0!
x@0!
xA0!
1B0!
xC0!
xD0!
xE0!
xF0!
xG0!
xH0!
xI0!
xJ0!
xK0!
xM0!
xN0!
xO0!
xP0!
xQ0!
xR0!
xS0!
xT0!
xU0!
xV0!
xW0!
xX0!
xY0!
xZ0!
x[0!
x]0!
x^0!
x_0!
x`0!
xa0!
xb0!
xc0!
xd0!
xe0!
xf0!
xg0!
xh0!
xi0!
xj0!
xk0!
xm0!
xn0!
xo0!
xp0!
xq0!
xr0!
xs0!
xt0!
xu0!
xv0!
xw0!
xx0!
xy0!
xz0!
x{0!
xY*
0X*
1W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
x&*
0?)
0>)
0=)
1<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
x-)
x4+
080!
070!
0a3
10z
0jE
0iE
0hE
0gE
0fE
0eE
0dE
0cE
0bE
0nD
0mD
0lD
0kD
0jD
0iD
0hD
0gD
0fD
0rC
0qC
0pC
0oC
0nC
0mC
0lC
0kC
0jC
0vB
0uB
0tB
0sB
0rB
0qB
0pB
0oB
0nB
0zA
0yA
0xA
0wA
0vA
0uA
0tA
0sA
0rA
0~@
0}@
0|@
0{@
0z@
0y@
0x@
0w@
0v@
0$@
0#@
0"@
0!@
0~?
0}?
0|?
0{?
0z?
0(?
0'?
0&?
0%?
0$?
0#?
0"?
0!?
0~>
0,>
0+>
0*>
0)>
0(>
0'>
0&>
0%>
0$>
00=
0/=
0.=
0-=
0,=
0+=
0*=
0)=
0(=
04<
03<
02<
01<
00<
0/<
0.<
0-<
0,<
08;
07;
06;
05;
04;
03;
02;
01;
00;
0<:
0;:
0::
09:
08:
07:
06:
05:
04:
0@9
0?9
0>9
0=9
0<9
0;9
0:9
099
089
0D8
0C8
0B8
0A8
0@8
0?8
0>8
0=8
0<8
0H7
0G7
0F7
0E7
0D7
0C7
0B7
0A7
0@7
0lU
0kU
0jU
0iU
0hU
0gU
0fU
0eU
0dU
0pT
0oT
0nT
0mT
0lT
0kT
0jT
0iT
0hT
0tS
0sS
0rS
0qS
0pS
0oS
0nS
0mS
0lS
0kS
0jS
0iS
0hS
0tR
0sR
0rR
0qR
0pR
0oR
0nR
0mR
0lR
0kR
0jR
0iR
0hR
0tQ
0sQ
0rQ
0qQ
0pQ
0oQ
0nQ
0mQ
0lQ
0xP
0wP
0vP
0uP
0tP
0sP
0rP
0qP
0pP
0|O
0{O
0zO
0yO
0xO
0wO
0vO
0uO
0tO
0"O
0!O
0~N
0}N
0|N
0{N
0zN
0yN
0xN
0wN
0vN
0uN
0tN
0"N
0!N
0~M
0}M
0|M
0{M
0zM
0yM
0xM
0&M
0%M
0$M
0#M
0"M
0!M
0~L
0}L
0|L
0*L
0)L
0(L
0'L
0&L
0%L
0$L
0#L
0"L
0.K
0-K
0,K
0+K
0*K
0)K
0(K
0'K
0&K
0%K
0$K
00J
0/J
0.J
0-J
0,J
0+J
0*J
0)J
0(J
04I
03I
02I
01I
00I
0/I
0.I
0-I
0,I
08H
07H
06H
05H
04H
03H
02H
01H
00H
0<G
0;G
0:G
09G
08G
07G
06G
05G
04G
03G
0me
0le
0ke
0je
0ie
0he
0ge
0fe
xee
xde
xce
xbe
0ae
0md
0ld
0kd
0jd
0id
0hd
0gd
0fd
xed
xdd
xcd
xbd
0ad
0mc
0lc
0kc
0jc
0ic
0hc
0gc
0fc
0ec
0qb
0pb
0ob
0nb
0mb
0lb
0kb
0jb
0ib
0ua
0ta
0sa
0ra
0qa
0pa
0oa
0na
xma
xla
xka
xja
0ia
0u`
0t`
0s`
0r`
0q`
0p`
0o`
0n`
0m`
0y_
0x_
0w_
0v_
0u_
0t_
0s_
0r_
0q_
0}^
0|^
0{^
0z^
0y^
0x^
0w^
0v^
0u^
0#^
0"^
0!^
0~]
0}]
0|]
0{]
0z]
xy]
xx]
0w]
0%]
0$]
0#]
0"]
0!]
0~\
0}\
0|\
0{\
0)\
0(\
0'\
0&\
0%\
0$\
0#\
0"\
0!\
0-[
0,[
0+[
0*[
0)[
0([
0'[
0&[
0%[
01Z
00Z
0/Z
0.Z
0-Z
0,Z
0+Z
0*Z
0)Z
05Y
04Y
03Y
02Y
01Y
00Y
0/Y
0.Y
0-Y
09X
08X
07X
06X
05X
04X
03X
02X
01X
0=W
0<W
0;W
0:W
09W
08W
07W
06W
05W
0ou
0nu
0mu
0lu
0ku
0ju
0iu
0hu
0gu
0fu
0eu
0du
0cu
0ot
0nt
0mt
0lt
0kt
0jt
0it
0ht
0gt
0ft
0et
0dt
0ct
0os
0ns
0ms
0ls
0ks
0js
0is
0hs
0gs
0sr
0rr
0qr
0pr
0or
0nr
0mr
0lr
0kr
0wq
0vq
0uq
0tq
0sq
0rq
0qq
0pq
0oq
0nq
0mq
0lq
0kq
0wp
0vp
0up
0tp
0sp
0rp
0qp
0pp
0op
0{o
0zo
0yo
0xo
0wo
0vo
0uo
0to
0so
0!o
0~n
0}n
0|n
0{n
0zn
0yn
0xn
0wn
0%n
0$n
0#n
0"n
0!n
0~m
0}m
0|m
0{m
0zm
0ym
0'm
0&m
0%m
0$m
0#m
0"m
0!m
0~l
0}l
0+l
0*l
0)l
0(l
0'l
0&l
0%l
0$l
0#l
0/k
0.k
0-k
0,k
0+k
0*k
0)k
0(k
0'k
03j
02j
01j
00j
0/j
0.j
0-j
0,j
0+j
0*j
06i
05i
04i
03i
02i
01i
00i
0/i
0.i
0:h
09h
08h
07h
06h
05h
04h
03h
02h
0>g
0=g
0<g
0;g
0:g
09g
08g
07g
06g
0s+!
0r+!
0q+!
0p+!
0o+!
0n+!
0m+!
0l+!
0k+!
0w*!
0v*!
0u*!
0t*!
0s*!
0r*!
0q*!
0p*!
0o*!
0{)!
0z)!
0y)!
0x)!
0w)!
0v)!
0u)!
0t)!
0s)!
0!)!
0~(!
0}(!
0|(!
0{(!
0z(!
0y(!
0x(!
0w(!
0%(!
0$(!
0#(!
0"(!
0!(!
0~'!
0}'!
0|'!
0{'!
0)'!
0('!
0''!
0&'!
0%'!
0$'!
0#'!
0"'!
0!'!
0-&!
0,&!
0+&!
0*&!
0)&!
0(&!
0'&!
0&&!
0%&!
01%!
00%!
0/%!
0.%!
0-%!
0,%!
0+%!
0*%!
0)%!
05$!
04$!
03$!
02$!
01$!
00$!
0/$!
0.$!
0-$!
09#!
08#!
07#!
06#!
05#!
04#!
03#!
02#!
01#!
0="!
0<"!
0;"!
0:"!
09"!
08"!
07"!
06"!
05"!
0A!!
0@!!
0?!!
0>!!
0=!!
0<!!
0;!!
0:!!
09!!
0E~
0D~
0C~
0B~
0A~
0@~
0?~
0>~
0=~
0I}
0H}
0G}
0F}
0E}
0D}
0C}
0B}
0A}
0M|
0L|
0K|
0J|
0I|
0H|
0G|
0F|
0E|
0Q{
0P{
0O{
0N{
0M{
0L{
0K{
0J{
0I{
x50!
x60!
x<2!
x;2!
$end
#1
00(
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0*(
0+(
0,(
0~'
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0^$
0_$
08(
07(
0/(
0p"
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0'(
0((
0)(
0}'
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0\$
0]$
0x'
0K$
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
06(
0R(
0S(
0T(
0U(
0V(
0M(
0N(
0O(
0P(
0Q(
0o"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0.(
0$(
0%(
0&(
0|'
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0w'
0Z$
0[$
0J$
0z'
01&
0/&
0f$
0g$
0h$
0i$
0a$
0W$
0U$
0S$
0O$
0P$
0Q$
0H$
0F$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
07,
06,
05,
04,
03,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0S,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0$-
0#-
0"-
0!-
0~,
0},
0|,
0{,
0z,
0y,
0x,
0w,
0v,
0u,
0t,
0s,
04-
03-
02-
01-
00-
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0D-
0C-
0B-
0A-
0@-
0?-
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0H(
0I(
0J(
0K(
0L(
0C(
0D(
0E(
0F(
0G(
02(
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0G)
04(
1J)
1K)
0M)
0P)
0W)
0Z)
0])
0`)
0g)
0j)
0m)
0p)
0w)
0z)
0})
0"*
1:z
1lv
1nv
1rv
1tv
1xv
1zv
1~v
1"w
1&w
1(w
1,w
1.w
12w
14w
18w
1:w
1_w
1aw
1ew
1gw
1kw
1mw
1qw
1sw
1ww
1yw
1}w
1!x
1%x
1'x
1+x
1-x
1Rx
1Tx
1Xx
1Zx
1^x
1`x
1dx
1fx
1jx
1lx
1px
1rx
1vx
1xx
1|x
1~x
1Ey
1Gy
1Ky
1My
1Qy
1Sy
1Wy
1Yy
1]y
1_y
1cy
1ey
1iy
1ky
1oy
1qy
1p,!
1r,!
1v,!
1x,!
1|,!
1~,!
1$-!
1&-!
1*-!
1,-!
10-!
12-!
16-!
18-!
1<-!
1>-!
1c-!
1e-!
1i-!
1k-!
1o-!
1q-!
1u-!
1w-!
1{-!
1}-!
1#.!
1%.!
1).!
1+.!
1/.!
11.!
1V.!
1X.!
1\.!
1^.!
1b.!
1d.!
1h.!
1j.!
1n.!
1p.!
1t.!
1v.!
1z.!
1|.!
1"/!
1$/!
1I/!
1K/!
1O/!
1Q/!
1U/!
1W/!
1[/!
1]/!
1a/!
1c/!
1g/!
1i/!
1m/!
1o/!
1s/!
1u/!
1>w
1@w
1Dw
1Fw
1Jw
1Lw
1Pw
1Rw
11x
13x
17x
19x
1=x
1?x
1Cx
1Ex
1$y
1&y
1*y
1,y
10y
12y
16y
18y
1uy
1wy
1{y
1}y
1#z
1%z
1)z
1+z
1B-!
1D-!
1H-!
1J-!
1N-!
1P-!
1T-!
1V-!
15.!
17.!
1;.!
1=.!
1A.!
1C.!
1G.!
1I.!
1(/!
1*/!
1./!
10/!
14/!
16/!
1:/!
1</!
1y/!
1{/!
1!0!
1#0!
1'0!
1)0!
1-0!
1/0!
03(
0Y*
0<2!
0;2!
0l+
010!
0+0!
0%0!
0}/!
0>/!
08/!
02/!
0,/!
0K.!
0E.!
0?.!
09.!
0X-!
0R-!
0L-!
0F-!
0-z
0'z
0!z
0yy
0:y
04y
0.y
0(y
0Gx
0Ax
0;x
05x
0Tw
0Nw
0Hw
0Bw
0w/!
0q/!
0k/!
0e/!
0_/!
0Y/!
0S/!
0M/!
0&/!
0~.!
0x.!
0r.!
0l.!
0f.!
0`.!
0Z.!
03.!
0-.!
0'.!
0!.!
0y-!
0s-!
0m-!
0g-!
0@-!
0:-!
04-!
0.-!
0(-!
0"-!
0z,!
0t,!
0sy
0my
0gy
0ay
0[y
0Uy
0Oy
0Iy
0"y
0zx
0tx
0nx
0hx
0bx
0\x
0Vx
0/x
0)x
0#x
0{w
0uw
0ow
0iw
0cw
0<w
06w
00w
0*w
0$w
0|v
0vv
0pv
1$*
1!*
1|)
1y)
1r)
1o)
1l)
1i)
1b)
1_)
1\)
1Y)
1R)
1O)
0E)
1!#
0"#
0~"
0F)
0@)
0T)
0U)
0V)
0A)
0d)
0e)
0f)
0B)
0t)
0u)
0v)
0-)
0g(
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0t'
0A
0-!
0U
0V
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
1`+
0_+
0^+
0]+
0\+
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0J+
0I+
0H+
0\2
0[2
0Z2
0Y2
0X2
0W2
0V2
0U2
0T2
0S2
0R2
0Q2
0P2
0O2
0N2
0M2
0'6
0&6
0%6
0$6
0#6
0"6
0!6
0~5
0L2
0K2
0J2
0I2
0H2
0G2
0F2
0E2
0D2
0C2
0B2
0A2
0@2
0?2
0>2
0=2
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0>3
0=3
0<3
0;3
0:3
093
083
073
063
053
043
033
023
013
003
0/3
0N3
0M3
0L3
0K3
0J3
0I3
0H3
0G3
0F3
0E3
0D3
0C3
0B3
0A3
0@3
0?3
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0D
0C
0B
0+)
1*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y0!
0v0!
0s0!
0p0!
0i0!
0f0!
0c0!
0`0!
0Y0!
0V0!
0S0!
0P0!
0I0!
0F0!
0C0!
0@0!
1z0!
1w0!
1t0!
1q0!
1j0!
1g0!
1d0!
1a0!
1Z0!
1W0!
1T0!
1Q0!
1J0!
1G0!
1D0!
1A0!
0=0!
0l2
1E0!
1H0!
1K0!
1R0!
1U0!
1X0!
1[0!
1b0!
1e0!
1h0!
1k0!
1r0!
1u0!
1x0!
1{0!
050!
0o0!
0n0!
0m0!
0;0!
0_0!
0^0!
0]0!
0:0!
0O0!
0N0!
0M0!
090!
0?0!
0>0!
0k2
0j2
0i2
0h2
0g2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
060!
1h(
0|2
0{2
0z2
0y2
0x2
0w2
0v2
0u2
0t2
0s2
0r2
0q2
0p2
0o2
0n2
0m2
06*
04*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
0+*
0**
0)*
0(*
0'*
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0Q.
0P.
0O.
0N.
0M.
0L.
0K.
0J.
0I.
0H.
0G.
0F.
0E.
0D.
0C.
0B.
0r.
0q.
0p.
0o.
0n.
0m.
0l.
0k.
0j.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
05/
04/
03/
02/
01/
00/
0//
0./
0-/
0,/
0+/
0*/
0)/
0(/
0'/
0&/
0V/
0U/
0T/
0S/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0I/
0H/
0G/
0w/
0v/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0i/
0h/
0:0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0^3
0]3
0\3
0[3
0Z3
0Y3
0X3
0W3
0V3
0U3
0T3
0S3
0R3
0Q3
0P3
0O3
0q3
0p3
0o3
0n3
0m3
0l3
0k3
0j3
0i3
0h3
0g3
0f3
0e3
0d3
0c3
0b3
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0E5
0D5
0C5
0B5
0A5
0@5
0?5
0>5
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
1T7
1Y:
1MJ
1IZ
1NZ
1OZ
1Kj
1Pj
1rz
0u5
1]~
1b~
1S:
1Z:
1GJ
1NJ
1CZ
1HZ
1Ej
1Jj
1oz
0t5
1W~
1\~
1M:
1T:
1AJ
1HJ
1=Z
1BZ
1?j
1Dj
1lz
0s5
1Q~
1V~
1G:
1N:
1;J
1BJ
1SY
1<Z
1Ti
1>j
1iz
0r5
1g}
1P~
1]9
1H:
1QI
1<J
1MY
1RY
1Ni
1Si
1bz
0q5
1a}
1f}
1W9
1^9
1KI
1RI
1GY
1LY
1Hi
1Mi
1_z
0p5
1[}
1`}
1Q9
1X9
1EI
1LI
1AY
1FY
1Bi
1Gi
1\z
0o5
1U}
1Z}
1K9
1R9
1?I
1FI
1WX
1@Y
1Xh
1Ai
1Yz
0n5
1k|
1T}
1a8
1L9
1UH
1@I
1QX
1VX
1Rh
1Wh
1Rz
0m5
1e|
1j|
1[8
1b8
1OH
1VH
1KX
1PX
1Lh
1Qh
1Oz
0l5
1_|
1d|
1U8
1\8
1IH
1PH
1EX
1JX
1Fh
1Kh
1Lz
0k5
1Y|
1^|
1O8
1V8
1CH
1JH
1[W
1DX
1\g
1Eh
1Iz
0j5
1o{
1X|
1e7
1P8
1YG
1DH
1UW
1ZW
1Vg
1[g
1Bz
0i5
1i{
1n{
1_7
1f7
1SG
1ZG
1OW
1TW
1Pg
1Ug
1?z
0h5
1c{
1h{
1Y7
1`7
1MG
1TG
1IW
1NW
1Jg
1Og
1<z
0g5
1]{
1b{
1S7
1Z7
1GG
1NG
1HW
1Ig
19z
0f5
1\{
1c~
1t'
0e~
0^{
05z
0Kg
0JW
0PG
0IG
0\7
0U7
0d{
0_{
0Qg
0Lg
0PW
0KW
0VG
0OG
0b7
0[7
0j{
0e{
0Wg
0Rg
0VW
0QW
0\G
0UG
0h7
0a7
0p{
0k{
0]g
0Xg
0\W
0WW
0FH
0[G
0R8
0g7
0Z|
0q{
0Gh
0^g
0FX
0]W
0LH
0EH
0X8
0Q8
0`|
0[|
0Mh
0Hh
0LX
0GX
0RH
0KH
0^8
0W8
0f|
0a|
0Sh
0Nh
0RX
0MX
0XH
0QH
0d8
0]8
0l|
0g|
0Yh
0Th
0XX
0SX
0BI
0WH
0N9
0c8
0V}
0m|
0Ci
0Zh
0BY
0YX
0HI
0AI
0T9
0M9
0\}
0W}
0Ii
0Di
0HY
0CY
0NI
0GI
0Z9
0S9
0b}
0]}
0Oi
0Ji
0NY
0IY
0TI
0MI
0`9
0Y9
0h}
0c}
0Ui
0Pi
0TY
0OY
0>J
0SI
0J:
0_9
0R~
0i}
0@j
0Vi
0>Z
0UY
0DJ
0=J
0P:
0I:
0X~
0S~
0Fj
0Aj
0DZ
0?Z
0JJ
0CJ
0V:
0O:
0^~
0Y~
0Lj
0Gj
0JZ
0EZ
0PJ
0IJ
0\:
0U:
0d~
0_~
0Rj
0Mj
0QZ
0PZ
0KZ
0OJ
0[:
0V7
1W7
1]:
1QJ
1LZ
1RZ
1Nj
1Tj
1`~
1f~
1W:
1KJ
1FZ
1Hj
1Z~
1Q:
1EJ
1@Z
1Bj
1T~
1K:
1?J
1VY
1Wi
1j}
1a9
1UI
1PY
1Qi
1d}
1[9
1OI
1JY
1Ki
1^}
1U9
1II
1DY
1Ei
1X}
1O9
1CI
1ZX
1[h
1n|
1e8
1YH
1TX
1Uh
1h|
1_8
1SH
1NX
1Oh
1b|
1Y8
1MH
1HX
1Ih
1\|
1S8
1GH
1^W
1_g
1r{
1i7
1]G
1XW
1Yg
1l{
1c7
1WG
1RW
1Sg
1f{
1]7
1QG
1LW
1Mg
1`{
1KG
1=z
06z
0=G
0R{
0?g
0>W
0?G
0K7
0T{
0Ag
0@W
0AG
0M7
0V{
0Cg
0BW
0CG
0O7
0X{
0Eg
0DW
09H
0E8
0N|
0;h
0:X
0;H
0G8
0P|
0=h
0<X
0=H
0I8
0R|
0?h
0>X
0?H
0K8
0T|
0Ah
0@X
05I
0A9
0J}
07i
06Y
07I
0C9
0L}
09i
08Y
09I
0E9
0N}
0;i
0:Y
0;I
0G9
0P}
0=i
0<Y
01J
0=:
0F~
04j
02Z
03J
0?:
0H~
06j
04Z
05J
0A:
0L~
0J~
0:j
08j
08Z
06Z
07J
0C:
0I7
1%8
1+;
1}J
1xZ
1~Z
1zj
1"k
1.!!
14!!
1%;
1wJ
1rZ
1tj
1(!!
1}:
1qJ
1lZ
1nj
1"!!
1w:
1kJ
1$Z
1%j
18~
1/:
1#J
1|Y
1}i
12~
1):
1{I
1vY
1wi
1,~
1#:
1uI
1pY
1qi
1&~
1{9
1oI
1(Y
1)i
1<}
139
1'I
1"Y
1#i
16}
1-9
1!I
1zX
1{h
10}
1'9
1yH
1tX
1uh
1*}
1!9
1sH
1,X
1-h
1@|
178
1+H
1&X
1'h
1:|
118
1%H
1~W
1!h
14|
1+8
1}G
1xW
1yg
1.|
1wG
1@z
07z
0yG
00|
0{g
0zW
0!H
0-8
06|
0#h
0"X
0'H
038
0<|
0)h
0(X
0-H
098
0B|
0/h
0.X
0uH
0#9
0,}
0wh
0vX
0{H
0)9
02}
0}h
0|X
0#I
0/9
08}
0%i
0$Y
0)I
059
0>}
0+i
0*Y
0qI
0}9
0(~
0si
0rY
0wI
0%:
0.~
0yi
0xY
0}I
0+:
04~
0!j
0~Y
0%J
01:
0:~
0'j
0&Z
0mJ
0y:
0$!!
0pj
0nZ
0sJ
0!;
0*!!
0vj
0tZ
0yJ
0';
06!!
00!!
0$k
0|j
0"[
0zZ
0!K
0-;
0'8
1)8
1/;
1#K
1|Z
1$[
1~j
1&k
12!!
18!!
1);
1{J
1vZ
1xj
1,!!
1#;
1uJ
1pZ
1rj
1&!!
1{:
1oJ
1(Z
1)j
1<~
13:
1'J
1"Z
1#j
16~
1-:
1!J
1zY
1{i
10~
1':
1yI
1tY
1ui
1*~
1!:
1sI
1,Y
1-i
1@}
179
1+I
1&Y
1'i
1:}
119
1%I
1~X
1!i
14}
1+9
1}H
1xX
1yh
1.}
1%9
1wH
10X
11h
1D|
1;8
1/H
1*X
1+h
1>|
158
1)H
1$X
1%h
18|
1/8
1#H
1|W
1}g
12|
1{G
1Cz
01z
0pF
0({
0sf
0rV
0oF
0|6
0'{
0rf
0qV
0nF
0{6
0&{
0qf
0pV
0mF
0z6
0%{
0pf
0oV
0lF
0y6
0${
0of
0nV
0kF
0x6
0#{
0nf
0mV
0jF
0w6
0"{
0mf
0lV
0iF
0v6
0!{
0lf
0kV
0hF
0u6
0~z
0kf
0jV
0gF
0t6
0}z
0jf
0iV
0fF
0s6
0|z
0if
0hV
0eF
0r6
0{z
0hf
0gV
0dF
0q6
0zz
0gf
0fV
0cF
0p6
0yz
0ff
0eV
0bF
0o6
0wz
0xz
0df
0ef
0cV
0dV
0aF
0n6
0}6
1C;
1P;
1J;
1I>
1?N
1/^
1:^
15^
1@^
11n
1<n
17n
1Bn
1A$!
1L$!
1G$!
1R$!
1D;
1C>
19N
1C]
14^
1Em
16n
1W#!
1F$!
1=>
1J>
13N
1@N
1=]
1.^
1?m
10n
1Q#!
1@$!
17>
1D>
1-N
1:N
17]
1B]
19m
1Dm
1K#!
1V#!
1M=
1>>
1CM
14N
11]
1<]
13m
1>m
1E#!
1P#!
1G=
18>
1=M
1.N
1G\
16]
1Il
18m
1["!
1J#!
1A=
1N=
17M
1DM
1A\
10]
1Cl
12m
1U"!
1D#!
1;=
1H=
11M
1>M
1;\
1F\
1=l
1Hl
1O"!
1Z"!
1Q<
1B=
1GL
18M
15\
1@\
17l
1Bl
1I"!
1T"!
1K<
1<=
1AL
12M
1K[
1:\
1Mk
1<l
1_!!
1N"!
1E<
1R<
1;L
1HL
1E[
14\
1Gk
16l
1Y!!
1H"!
1?<
1L<
15L
1BL
1?[
1J[
1Ak
1Lk
1S!!
1^!!
1U;
1F<
1KK
1<L
19[
1D[
1;k
1Fk
1M!!
1X!!
1O;
1@<
1EK
16L
1>[
1@k
1R!!
1S$!
1I;
1V;
1?K
1LK
18[
1:k
1L!!
1M$!
19K
1FK
1Jz
0Ez
0HK
0;K
0O$!
0N!!
0<k
0:[
0NK
0AK
0X;
0K;
0U$!
0T!!
0Bk
0@[
08L
0GK
0B<
0Q;
0Z!!
0O!!
0Hk
0=k
0F[
0;[
0>L
0MK
0H<
0W;
0`!!
0U!!
0Nk
0Ck
0L[
0A[
0DL
07L
0N<
0A<
0J"!
0[!!
08l
0Ik
06\
0G[
0JL
0=L
0T<
0G<
0P"!
0a!!
0>l
0Ok
0<\
0M[
04M
0CL
0>=
0M<
0V"!
0K"!
0Dl
09l
0B\
07\
0:M
0IL
0D=
0S<
0\"!
0Q"!
0Jl
0?l
0H\
0=\
0@M
03M
0J=
0==
0F#!
0W"!
04m
0El
02]
0C\
0FM
09M
0P=
0C=
0L#!
0]"!
0:m
0Kl
08]
0I\
00N
0?M
0:>
0I=
0R#!
0G#!
0@m
05m
0>]
03]
06N
0EM
0@>
0O=
0X#!
0M#!
0Fm
0;m
0D]
09]
0<N
0/N
0F>
09>
0B$!
0S#!
02n
0Am
00^
0?]
0BN
05N
0L>
0?>
0H$!
0Y#!
08n
0Gm
06^
0E]
0;N
0E>
0F;
0T$!
0I$!
0N$!
0C$!
0Dn
09n
0>n
03n
0B^
07^
0<^
01^
0AN
0K>
0L;
0R;
0E;
1G;
1S;
1M;
1M>
1CN
12^
18^
14n
1@n
1:n
1Fn
1D$!
1P$!
1J$!
1V$!
1G>
1=N
1F]
1Hm
1Z#!
1A>
17N
1@]
1Bm
1T#!
1;>
11N
1:]
1<m
1N#!
1Q=
1GM
14]
16m
1H#!
1K=
1AM
1J\
1Ll
1^"!
1E=
1;M
1D\
1Fl
1X"!
1?=
15M
1>\
1@l
1R"!
1U<
1KL
18\
1:l
1L"!
1O<
1EL
1N[
1Pk
1b!!
1I<
1?L
1H[
1Jk
1\!!
1C<
19L
1B[
1Dk
1V!!
1Y;
1OK
1<[
1>k
1P!!
1IK
1CK
1=K
1Mz
0Fz
0/K
01K
03K
0B!!
00k
0.[
05K
0?;
0D!!
02k
00[
0+L
05<
0F!!
04k
02[
0-L
07<
0H!!
06k
04[
0/L
09<
0>"!
0,l
0*\
01L
0;<
0@"!
0.l
0,\
0'M
01=
0B"!
00l
0.\
0)M
03=
0D"!
02l
00\
0+M
05=
0:#!
0(m
0&]
0-M
07=
0<#!
0*m
0(]
0#N
0->
0>#!
0,m
0*]
0%N
0/>
0@#!
0.m
0,]
0'N
01>
0<$!
08$!
0:$!
06$!
0,n
0(n
0*n
0&n
0&^
0$^
0)N
03>
0;;
0=;
09;
1s;
1!<
1y;
1y>
1oN
1^^
1d^
1`n
1ln
1fn
1rn
1p$!
1|$!
1v$!
1$%!
1s>
1iN
1r]
1tm
1($!
1m>
1cN
1l]
1nm
1"$!
1g>
1]N
1f]
1hm
1z#!
1}=
1sM
1`]
1bm
1t#!
1w=
1mM
1v\
1xl
1,#!
1q=
1gM
1p\
1rl
1&#!
1k=
1aM
1j\
1ll
1~"!
1#=
1wL
1d\
1fl
1x"!
1{<
1qL
1z[
1|k
10"!
1u<
1kL
1t[
1vk
1*"!
1o<
1eL
1n[
1pk
1$"!
1'<
1{K
1h[
1jk
1|!!
1uK
1oK
1iK
1Pz
0Gz
0kK
0qK
0wK
0~!!
0lk
0j[
0}K
0)<
0&"!
0rk
0p[
0gL
0q<
0,"!
0xk
0v[
0mL
0w<
02"!
0~k
0|[
0sL
0}<
0z"!
0hl
0f\
0yL
0%=
0"#!
0nl
0l\
0cM
0m=
0(#!
0tl
0r\
0iM
0s=
0.#!
0zl
0x\
0oM
0y=
0v#!
0dm
0b]
0uM
0!>
0|#!
0jm
0h]
0_N
0i>
0$$!
0pm
0n]
0eN
0o>
0*$!
0vm
0t]
0kN
0u>
0&%!
0x$!
0~$!
0r$!
0tn
0hn
0nn
0bn
0f^
0`^
0qN
0{>
0{;
0#<
0u;
1w;
1%<
1};
1}>
1sN
1b^
1h^
1dn
1pn
1jn
1vn
1t$!
1"%!
1z$!
1(%!
1w>
1mN
1v]
1xm
1,$!
1q>
1gN
1p]
1rm
1&$!
1k>
1aN
1j]
1lm
1~#!
1#>
1wM
1d]
1fm
1x#!
1{=
1qM
1z\
1|l
10#!
1u=
1kM
1t\
1vl
1*#!
1o=
1eM
1n\
1pl
1$#!
1'=
1{L
1h\
1jl
1|"!
1!=
1uL
1~[
1"l
14"!
1y<
1oL
1x[
1zk
1."!
1s<
1iL
1r[
1tk
1("!
1+<
1!L
1l[
1nk
1""!
1yK
1sK
1mK
1Sz
02z
0"G
0!G
0~F
08{
0%g
0$W
0}F
0,7
07{
0$g
0#W
0|F
0+7
06{
0#g
0"W
0{F
0*7
05{
0"g
0!W
0zF
0)7
04{
0!g
0~V
0yF
0(7
03{
0~f
0}V
0xF
0'7
02{
0}f
0|V
0wF
0&7
01{
0|f
0{V
0vF
0%7
00{
0{f
0zV
0uF
0$7
0/{
0zf
0yV
0tF
0#7
0.{
0yf
0xV
0sF
0"7
0-{
0xf
0wV
0rF
0!7
0){
0+{
0*{
0,{
0tf
0vf
0uf
0wf
0uV
0vV
0qF
0~6
0.7
0-7
0/7
13?
10@
1??
1<@
19?
16@
1F?
19B
13R
1#a
1"b
1)a
1(b
1%q
1$r
11q
10r
1+q
1*r
17q
16r
15'!
10(!
1A'!
1<(!
1;'!
16(!
1G'!
1B(!
1@?
13B
1-R
19`
14a
1;p
16q
1K&!
1F'!
1:?
1-B
1'R
13`
1.a
15p
10q
1E&!
1@'!
14?
1'B
1!R
1-`
1(a
1/p
1*q
1?&!
1:'!
1=A
1:B
17Q
14R
1'`
1"a
1)p
1$q
19&!
14'!
17A
14B
11Q
1.R
1=_
18`
1?o
1:p
1O%!
1J&!
11A
1.B
1+Q
1(R
17_
12`
19o
14p
1I%!
1D&!
1+A
1(B
1%Q
1"R
11_
1,`
13o
1.p
1C%!
1>&!
1A@
1>A
1;P
18Q
1+_
1&`
1-o
1(p
1=%!
18&!
1;@
18A
15P
12Q
1<_
1>o
1N%!
1C(!
15@
12A
1/P
1,Q
16_
18o
1H%!
1=(!
1/@
1,A
1)P
1&Q
10_
12o
1B%!
17(!
1E?
1B@
1?O
1<P
1*_
1,o
1<%!
11(!
19O
16P
13O
10P
1-O
1*P
1Zz
0Uz
0,P
0/O
02P
05O
08P
0;O
03(!
0>%!
0.o
0,_
0>P
0AO
0D@
0G?
09(!
0D%!
04o
02_
0(Q
0+P
0.A
01@
0?(!
0J%!
0:o
08_
0.Q
01P
04A
07@
0E(!
0P%!
0@o
0>_
04Q
07P
0:A
0=@
0:&!
0?%!
0*p
0/o
0(`
0-_
0:Q
0=P
0@A
0C@
0@&!
0E%!
00p
05o
0.`
03_
0$R
0'Q
0*B
0-A
0F&!
0K%!
06p
0;o
04`
09_
0*R
0-Q
00B
03A
0L&!
0Q%!
0<p
0Ao
0:`
0?_
00R
03Q
06B
09A
06'!
0;&!
0&q
0+p
0$a
0)`
06R
09Q
0<B
0?A
0<'!
0A&!
0,q
01p
0*a
0/`
0#R
0)B
06?
0B'!
0G&!
02q
07p
00a
05`
0)R
0/B
0<?
0H'!
0M&!
08q
0=p
06a
0;`
0/R
05B
0B?
0D(!
0I'!
08(!
0='!
0>(!
0C'!
02(!
07'!
08r
09q
0,r
0-q
02r
03q
0&r
0'q
0*b
0+a
0$b
0%a
05R
0;B
0H?
08@
0;?
0>@
0A?
02@
05?
17?
13@
1C?
1?@
1=?
19@
1I?
1=B
17R
1&a
1,a
1(q
1(r
14q
14r
1.q
1.r
1:q
1:r
18'!
14(!
1D'!
1@(!
1>'!
1:(!
1J'!
1F(!
17B
11R
1<`
1>p
1N&!
11B
1+R
16`
18p
1H&!
1+B
1%R
10`
12p
1B&!
1AA
1;Q
1*`
1,p
1<&!
1;A
15Q
1@_
1Bo
1R%!
15A
1/Q
1:_
1<o
1L%!
1/A
1)Q
14_
16o
1F%!
1E@
1?P
1._
10o
1@%!
19P
13P
1-P
1CO
1=O
17O
11O
1]z
0Vz
0#O
0%O
0'O
0)O
0}O
0!P
0#P
02%!
0"o
0~^
0%P
0+@
04%!
0$o
0"_
0yP
0!A
06%!
0&o
0$_
0{P
0#A
08%!
0(o
0&_
0}P
0%A
0.&!
0|o
0z_
0!Q
0'A
00&!
0~o
0|_
0uQ
0{A
02&!
0"p
0~_
0wQ
0}A
04&!
0$p
0"`
0yQ
0!B
0,(!
00'!
0((!
0,'!
0*(!
0.'!
0&(!
0*'!
0~q
0~p
0zq
0zp
0|q
0|p
0xq
0xp
0x`
0v`
0{Q
0#B
0/?
0'@
0+?
0)@
0-?
0%@
0)?
1c?
1_@
1o?
1k@
1i?
1e@
1u?
1iB
1cR
1Ra
1Xa
1Tq
1Tr
1`q
1`r
1Zq
1Zr
1fq
1fr
1d'!
1`(!
1p'!
1l(!
1j'!
1f(!
1v'!
1r(!
1cB
1]R
1h`
1jp
1z&!
1]B
1WR
1b`
1dp
1t&!
1WB
1QR
1\`
1^p
1n&!
1mA
1gQ
1V`
1Xp
1h&!
1gA
1aQ
1l_
1no
1~%!
1aA
1[Q
1f_
1ho
1x%!
1[A
1UQ
1`_
1bo
1r%!
1q@
1kP
1Z_
1\o
1l%!
1eP
1_P
1YP
1oO
1iO
1cO
1]O
1`z
0Wz
0_O
0eO
0kO
0qO
0[P
0aP
0gP
0n%!
0^o
0\_
0mP
0s@
0t%!
0do
0b_
0WQ
0]A
0z%!
0jo
0h_
0]Q
0cA
0"&!
0po
0n_
0cQ
0iA
0j&!
0Zp
0X`
0iQ
0oA
0p&!
0`p
0^`
0SR
0YB
0v&!
0fp
0d`
0YR
0_B
0|&!
0lp
0j`
0_R
0eB
0t(!
0x'!
0h(!
0l'!
0n(!
0r'!
0b(!
0f'!
0hr
0hq
0\r
0\q
0br
0bq
0Vr
0Vq
0Za
0Ta
0eR
0kB
0w?
0g@
0k?
0m@
0q?
0a@
0e?
1g?
1c@
1s?
1o@
1m?
1i@
1y?
1mB
1gR
1Va
1\a
1Xq
1Xr
1dq
1dr
1^q
1^r
1jq
1jr
1h'!
1d(!
1t'!
1p(!
1n'!
1j(!
1z'!
1v(!
1gB
1aR
1l`
1np
1~&!
1aB
1[R
1f`
1hp
1x&!
1[B
1UR
1``
1bp
1r&!
1qA
1kQ
1Z`
1\p
1l&!
1kA
1eQ
1p_
1ro
1$&!
1eA
1_Q
1j_
1lo
1|%!
1_A
1YQ
1d_
1fo
1v%!
1u@
1oP
1^_
1`o
1p%!
1iP
1cP
1]P
1sO
1mO
1gO
1aO
1cz
03z
02G
01G
00G
0/G
0.G
0-G
0,G
0H{
05g
04W
0+G
087
0G{
04g
03W
0*G
077
0F{
03g
02W
0)G
067
0E{
02g
01W
0(G
057
0D{
01g
00W
0'G
047
0C{
00g
0/W
0&G
037
0B{
0/g
0.W
0%G
027
0A{
0.g
0-W
0$G
017
09{
0={
0;{
0?{
0:{
0>{
0<{
0@{
0&g
0*g
0(g
0,g
0'g
0+g
0)g
0-g
0+W
0,W
0#G
007
0<7
0:7
0>7
097
0=7
0;7
0?7
1#C
1zD
1}C
1vE
1/C
1(E
1+D
1$F
1)C
1"E
1%D
1|E
15C
1.E
12D
1)F
1+V
1}b
1xd
1%c
1~d
1!s
1zt
1{s
1zu
1-s
1(u
1)t
1(v
1's
1"u
1#t
1"v
13s
1.u
1/t
1.v
1-)!
1$+!
1)*!
1~+!
19)!
10+!
15*!
1,,!
13)!
1*+!
1/*!
1&,!
1?)!
16+!
1;*!
12,!
1,D
1#F
1%V
1,d
1.t
1:*!
13,!
1&D
1{E
1}U
1&d
1(t
14*!
1-,!
1~C
1uE
1wU
1~c
1"t
1.*!
1',!
16C
1-E
1/U
1xc
1zs
1(*!
1!,!
10C
1'E
1)U
10c
12s
1>)!
17+!
1*C
1!E
1#U
1*c
1,s
18)!
11+!
1$C
1yD
1{T
1$c
1&s
12)!
1++!
11D
1*F
13T
1,V
1|b
1~r
1,)!
1%+!
1-T
1&V
1'T
1~U
1!T
1xU
13S
10U
1-S
1*U
1'S
1$U
1!S
1|T
1jz
0ez
0~T
0#S
0&U
0)S
0,U
0/S
02U
05S
0zU
0#T
0"V
0)T
0(V
0/T
0'+!
0.)!
0"s
0~b
0.V
05T
0,F
03D
0-+!
04)!
0(s
0&c
0}T
0{D
0&C
03+!
0:)!
0.s
0,c
0%U
0#E
0,C
09+!
0@)!
04s
02c
0+U
0)E
02C
0#,!
0**!
0|s
0zc
01U
0/E
08C
0),!
00*!
0$t
0"d
0yU
0wE
0"D
0/,!
06*!
0*t
0(d
0!V
0}E
0(D
05,!
0<*!
00t
0.d
0'V
0%F
0.D
04,!
0=*!
08+!
0A)!
0(,!
01*!
0,+!
05)!
0.,!
07*!
02+!
0;)!
0",!
0+*!
0&+!
0/)!
00v
01t
00u
05s
0$v
0%t
0$u
0)s
0*v
0+t
0*u
0/s
0|u
0}s
0|t
0#s
0"e
0'c
0zd
0!c
0-V
0+F
04D
00E
07C
0~E
0'D
0$E
0+C
0&F
0-D
0*E
01C
0xE
0!D
0|D
0%C
1'C
1}D
1#D
1yE
13C
1+E
1/D
1'F
1-C
1%E
1)D
1!F
19C
11E
15D
1-F
1/V
1"c
1(c
1$s
1~t
1~s
1~u
10s
1,u
1,t
1,v
1*s
1&u
1&t
1&v
16s
12u
12t
12v
10)!
1(+!
1,*!
1$,!
1<)!
14+!
18*!
10,!
16)!
1.+!
12*!
1*,!
1B)!
1:+!
1>*!
16,!
1)V
1#V
1{U
13U
1-U
1'U
1!U
17T
11T
1+T
1%T
17S
11S
1+S
1%S
1mz
0fz
0uR
0wR
0yR
0{R
0uS
0wS
0yS
0{S
0qT
0sT
0uT
0wT
0mU
0oU
0qU
0z+!
0$*!
0~*!
0()!
0v+!
0~)!
0z*!
0$)!
0x+!
0"*!
0|*!
0&)!
0t+!
0|)!
0x*!
0")!
0vu
0vs
0vt
0zr
0ru
0rs
0rt
0vr
0tu
0ts
0tt
0xr
0pu
0ps
0pt
0tr
0tb
0rb
0sU
0qE
0yC
0uD
0}B
0mE
0uC
0qD
0yB
0oE
0wC
0sD
0{B
0kE
0sC
0oD
0wB
1SC
1KE
1OD
1GF
1_C
1WE
1[D
1SF
1YC
1QE
1UD
1MF
1eC
1]E
1aD
1YF
1[V
1Nc
1Tc
1Ps
1Lu
1Lt
1Lv
1\s
1Xu
1Xt
1Xv
1Vs
1Ru
1Rt
1Rv
1bs
1^u
1^t
1^v
1\)!
1T+!
1X*!
1P,!
1h)!
1`+!
1d*!
1\,!
1b)!
1Z+!
1^*!
1V,!
1n)!
1f+!
1j*!
1b,!
1UV
1OV
1IV
1_U
1YU
1SU
1MU
1cT
1]T
1WT
1QT
1cS
1]S
1WS
1QS
1pz
0gz
0SS
0YS
0_S
0eS
0ST
0YT
0_T
0eT
0OU
0UU
0[U
0aU
0KV
0QV
0WV
0d,!
0l*!
0h+!
0p)!
0X,!
0`*!
0\+!
0d)!
0^,!
0f*!
0b+!
0j)!
0R,!
0Z*!
0V+!
0^)!
0`v
0`t
0`u
0ds
0Tv
0Tt
0Tu
0Xs
0Zv
0Zt
0Zu
0^s
0Nv
0Nt
0Nu
0Rs
0Vc
0Pc
0]V
0[F
0cD
0_E
0gC
0OF
0WD
0SE
0[C
0UF
0]D
0YE
0aC
0IF
0QD
0ME
0UC
1WC
1OE
1SD
1KF
1cC
1[E
1_D
1WF
1]C
1UE
1YD
1QF
1iC
1aE
1eD
1]F
1_V
1Rc
1Xc
1Ts
1Pu
1Pt
1Pv
1`s
1\u
1\t
1\v
1Zs
1Vu
1Vt
1Vv
1fs
1bu
1bt
1bv
1`)!
1X+!
1\*!
1T,!
1l)!
1d+!
1h*!
1`,!
1f)!
1^+!
1b*!
1Z,!
1r)!
1j+!
1n*!
1f,!
1YV
1SV
1MV
1cU
1]U
1WU
1QU
1gT
1aT
1[T
1UT
1gS
1aS
1[S
1US
1sz
0J6
0I6
0H6
0G6
0F6
0E6
0D6
0C6
0B6
0A6
0@6
0?6
0>6
0=6
0<6
0F5
0N5
0J5
0R5
0H5
0P5
0L5
0T5
0G5
0O5
0K5
0S5
0I5
0Q5
0M5
0U5
0[6
0c6
0_6
0g6
0]6
0e6
0a6
0i6
0\6
0d6
0`6
0h6
0^6
0f6
0b6
0j6
0Y6
0Z6
0;6
0+6
036
0/6
076
0-6
056
016
096
0,6
046
006
086
0.6
066
026
0:6
1mv
1Sx
1`w
1Fy
1yv
1_x
1lw
1Ry
1sv
1Yx
1fw
1Ly
1!w
1ex
1rw
1Xy
1'w
1-w
0/w
0)w
0Zy
0tw
0gx
0#w
0Ny
0hw
0[x
0uv
0Ty
0nw
0ax
0{v
0Hy
0bw
0Ux
0ov
1qv
1Wx
1dw
1Jy
1}v
1cx
1pw
1Vy
1wv
1]x
1jw
1Py
1%w
1ix
1vw
1\y
1+w
11w
0fv
0dv
0By
0\w
0Ox
0iv
0>y
0Xw
0Kx
0ev
0@y
0Zw
0Mx
0gv
0<y
0Vw
0Ix
0cv
1?w
1%y
12x
1vy
1Kw
11y
1>x
1$z
1Ew
1+y
18x
1|y
1Qw
17y
1Dx
1*z
0,z
0Fx
09y
0Sw
0~y
0:x
0-y
0Gw
0&z
0@x
03y
0Mw
0xy
04x
0'y
0Aw
1Cw
1)y
16x
1zy
1Ow
15y
1Bx
1(z
1Iw
1/y
1<x
1"z
1Uw
1;y
1Hx
1.z
044
0<4
084
0@4
064
0>4
0:4
0B4
054
0=4
094
0A4
074
0?4
0;4
0C4
055
045
035
025
015
005
0/5
0.5
0-5
0,5
0+5
0*5
0)5
0(5
0'5
0&5
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0ee
0de
0ce
0be
0ed
0dd
0cd
0bd
0ma
0la
0ka
0ja
0y]
0x]
0c4
0b4
0a4
0`4
0_4
0^4
0]4
0\4
0[4
0Z4
0Y4
0X4
0W4
0V4
0U4
0T4
0]5
0\5
0[5
0Z5
0Y5
0X5
0W5
0V5
0#4
0"4
0!4
0~3
0}3
0|3
0{3
0z3
0y3
0x3
0w3
0v3
0u3
0t3
0s3
0r3
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0.3
0-3
0,3
0+3
0*3
0)3
0(3
0'3
0&3
0%3
0$3
0#3
0"3
0!3
0~2
0}2
0qz
0nz
0kz
0hz
0az
0^z
0[z
0Xz
0Qz
0Nz
0Kz
0Hz
1"C
1(C
1.C
14C
1:C
1@C
1FC
1LC
1|C
1$D
1*D
10D
16D
1<D
1BD
1HD
1xD
1~D
1&E
1,E
12E
18E
1>E
1DE
1tE
1zE
1"F
1(F
1.F
14F
1:F
1@F
1~R
1&S
1,S
12S
18S
1>S
1DS
1JS
1~S
1&T
1,T
12T
18T
1>T
1DT
1JT
1zT
1"U
1(U
1.U
14U
1:U
1@U
1FU
1vU
1|U
1$V
1*V
10V
16V
1<V
1BV
1{b
1#c
1)c
1+c
1/c
11c
15c
1;c
1Ac
1Gc
1wc
1yc
1}c
1!d
1%d
1'd
1+d
1-d
11d
17d
1=d
1Cd
1wd
1}d
1%e
1+e
11e
17e
1=e
1Ce
1we
1}e
1%f
1+f
11f
17f
1=f
1Cf
1}r
1%s
1+s
11s
17s
1=s
1Cs
1Is
1ys
1!t
1't
1-t
13t
19t
1?t
1Et
1yt
1!u
1'u
1-u
13u
19u
1?u
1Eu
1yu
1!v
1'v
1-v
13v
19v
1?v
1Ev
0Az
1+)!
11)!
17)!
1=)!
1C)!
1I)!
1O)!
1U)!
1'*!
1-*!
13*!
19*!
1?*!
1E*!
1K*!
1Q*!
1#+!
1)+!
1/+!
15+!
1;+!
1A+!
1G+!
1M+!
1}+!
1%,!
1+,!
11,!
17,!
1=,!
1C,!
1I,!
12?
18?
1>?
1D?
1J?
1P?
1V?
1\?
1.@
14@
1:@
1@@
1F@
1L@
1R@
1X@
1*A
10A
16A
1<A
1BA
1HA
1NA
1TA
1&B
1,B
12B
18B
1>B
1DB
1JB
1PB
1,O
12O
18O
1>O
1DO
1JO
1PO
1VO
1(P
1.P
14P
1:P
1@P
1FP
1LP
1RP
1$Q
1*Q
10Q
16Q
1<Q
1BQ
1HQ
1NQ
1~Q
1&R
1,R
12R
18R
1>R
1DR
1JR
1)_
1/_
15_
1;_
1A_
1G_
1M_
1S_
1%`
1+`
11`
17`
1=`
1C`
1I`
1O`
1!a
1'a
1-a
1/a
13a
15a
19a
1?a
1Ea
1Ka
1!b
1'b
1-b
13b
19b
1?b
1Eb
1Kb
1+o
11o
17o
1=o
1Co
1Io
1Oo
1Uo
1'p
1-p
13p
19p
1?p
1Ep
1Kp
1Qp
1#q
1)q
1/q
15q
1;q
1Aq
1Gq
1Mq
1#r
1)r
1/r
15r
1;r
1Ar
1Gr
1Mr
0>z
1;%!
1A%!
1G%!
1M%!
1S%!
1Y%!
1_%!
1e%!
17&!
1=&!
1C&!
1I&!
1O&!
1U&!
1[&!
1a&!
13'!
19'!
1?'!
1E'!
1K'!
1Q'!
1W'!
1]'!
1/(!
15(!
1;(!
1A(!
1G(!
1M(!
1S(!
1Y(!
1B;
1H;
1N;
1T;
1Z;
1`;
1f;
1l;
1><
1D<
1J<
1P<
1V<
1\<
1b<
1h<
1:=
1@=
1F=
1L=
1R=
1X=
1^=
1d=
16>
1<>
1B>
1H>
1N>
1T>
1Z>
1`>
18K
1>K
1DK
1JK
1PK
1VK
1\K
1bK
14L
1:L
1@L
1FL
1LL
1RL
1XL
1^L
10M
16M
1<M
1BM
1HM
1NM
1TM
1ZM
1,N
12N
18N
1>N
1DN
1JN
1PN
1VN
17[
1=[
1C[
1I[
1O[
1U[
1[[
1a[
13\
19\
1?\
1E\
1K\
1Q\
1W\
1]\
1/]
15]
1;]
1A]
1G]
1M]
1S]
1Y]
1-^
13^
19^
1?^
1E^
1K^
1Q^
1W^
19k
1?k
1Ek
1Kk
1Qk
1Wk
1]k
1ck
15l
1;l
1Al
1Gl
1Ml
1Sl
1Yl
1_l
11m
17m
1=m
1Cm
1Im
1Om
1Um
1[m
1/n
15n
1;n
1An
1Gn
1Mn
1Sn
1Yn
0;z
1K!!
1Q!!
1W!!
1]!!
1c!!
1i!!
1o!!
1u!!
1G"!
1M"!
1S"!
1Y"!
1_"!
1e"!
1k"!
1q"!
1C#!
1I#!
1O#!
1U#!
1[#!
1a#!
1g#!
1m#!
1?$!
1E$!
1K$!
1Q$!
1W$!
1]$!
1c$!
1i$!
1R7
1X7
1^7
1d7
1j7
1p7
1v7
1|7
1N8
1T8
1Z8
1`8
1f8
1l8
1r8
1x8
1J9
1P9
1V9
1\9
1b9
1h9
1n9
1t9
1F:
1L:
1R:
1X:
1^:
1d:
1j:
1p:
1FG
1LG
1RG
1XG
1^G
1dG
1jG
1pG
1BH
1HH
1NH
1TH
1ZH
1`H
1fH
1lH
1>I
1DI
1JI
1PI
1VI
1\I
1bI
1hI
1:J
1@J
1FJ
1LJ
1RJ
1XJ
1^J
1dJ
1GW
1MW
1SW
1YW
1_W
1eW
1kW
1qW
1CX
1IX
1OX
1UX
1[X
1aX
1gX
1mX
1?Y
1EY
1KY
1QY
1WY
1]Y
1cY
1iY
1;Z
1AZ
1GZ
1MZ
1SZ
1YZ
1_Z
1eZ
1Hg
1Ng
1Tg
1Zg
1`g
1fg
1lg
1rg
1Dh
1Jh
1Ph
1Vh
1\h
1bh
1hh
1nh
1@i
1Fi
1Li
1Ri
1Xi
1^i
1di
1ji
1=j
1Cj
1Ij
1Oj
1Uj
1[j
1aj
1gj
08z
1[{
1a{
1g{
1m{
1s{
1y{
1!|
1'|
1W|
1]|
1c|
1i|
1o|
1u|
1{|
1#}
1S}
1Y}
1_}
1e}
1k}
1q}
1w}
1}}
1O~
1U~
1[~
1a~
1g~
1m~
1s~
1y~
1A^
1;^
15b
1/b
1)b
1#b
1-e
1'e
1!e
1yd
1-f
1'f
1!f
1ye
0{e
0#f
0)f
0/f
0{d
0#e
0)e
0/e
0%b
0+b
01b
07b
0=^
0C^
0S4
0R4
0Q4
07a
01a
0P4
0/d
0)d
0#d
0{c
03c
0-c
0O4
0N4
0M4
0L4
0K4
0J4
0I4
0H4
0G4
0F4
0E4
0D4
092
1\/!
1V/!
1P/!
1J/!
1i.!
1c.!
1].!
1W.!
1v-!
1p-!
1j-!
1d-!
1.c
14c
1|c
1$d
1*d
10d
1%-!
12a
18a
1},!
1w,!
1q,!
1D^
1>^
1,b
1&b
1$e
1|d
0nd
0pd
0va
0xa
0(^
0*^
0s,!
0y,!
0!-!
0|`
0z`
0'-!
0tc
0rc
0pc
0nc
0xb
0vb
0f-!
0l-!
0r-!
0x-!
0Y.!
0_.!
0e.!
0k.!
0L/!
0R/!
0X/!
0^/!
1`/!
1Z/!
1T/!
1N/!
1m.!
1g.!
1a.!
1[.!
1z-!
1t-!
1n-!
1h-!
1Zc
1`c
1Jd
1Pd
1Vd
1\d
1)-!
1^a
1da
1#-!
1{,!
1u,!
1p^
1j^
1Xb
1Rb
1Pe
1Je
0Le
0Re
0Tb
0Zb
0l^
0r^
0g,!
0i,!
0k,!
0fa
0`a
0m,!
0^d
0Xd
0Rd
0Ld
0bc
0\c
0Z-!
0\-!
0^-!
0`-!
0M.!
0O.!
0Q.!
0S.!
0@/!
0B/!
0D/!
0F/!
1.0!
1(0!
1"0!
1z/!
1;/!
15/!
1//!
1)/!
1H.!
1B.!
1<.!
16.!
1^c
1dc
1Nd
1Td
1Zd
1`d
1U-!
1ba
1ha
1O-!
1I-!
1C-!
1t^
1n^
1\b
1Vb
1Te
1Ne
0R6
0Q6
0(W
0'W
0tV
0sV
0E-!
0K-!
0Q-!
0)W
0*W
0W-!
0S6
0T6
0U6
0V6
0W6
0X6
08.!
0>.!
0D.!
0J.!
0+/!
01/!
07/!
0=/!
0|/!
0$0!
0*0!
000!
120!
1,0!
1&0!
1~/!
1?/!
19/!
13/!
1-/!
1L.!
1F.!
1@.!
1:.!
13w
19w
1xw
1~w
1&x
1,x
1Y-!
1&e
1,e
1S-!
1M-!
1G-!
14b
1.b
1~e
1xe
1qx
1kx
0mx
0sx
0ze
0"f
00b
06b
034
024
014
0.e
0(e
004
0.x
0(x
0"x
0zw
0;w
05w
0/4
0.4
0-4
0,4
0+4
0*4
0)4
0(4
0'4
0&4
0%4
0$4
17w
1=w
1|w
1$x
1*x
10x
1*e
10e
18b
12b
1$f
1|e
1ux
1ox
0Jx
0Lx
0ne
0pe
0za
0|a
0td
0rd
0^w
0[w
0Yw
0Ww
0kv
0hv
1Ve
1\e
1db
1^b
1Pf
1Jf
0Lf
0Rf
0`b
0fb
0^e
0Xe
1Ze
1`e
1hb
1bb
1Tf
1Nf
0N6
0M6
0&W
0%W
0O6
0P6
1wx
1}x
1,f
1&f
1dy
1^y
0`y
0fy
0(f
0.f
0!y
0yx
1{x
1#y
10f
1*f
1hy
1by
0=y
0?y
0re
0te
0Qx
0Nx
1\f
1Vf
0Xf
0^f
1`f
1Zf
0L6
0K6
1py
1jy
0ly
0ry
1ty
1ny
0Ay
0Dy
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0s4
0r4
0q4
0p4
0o4
0n4
0m4
0l4
0k4
0j4
0i4
0h4
0g4
0f4
0e4
0d4
0%5
0$5
0#5
0"5
0!5
0~4
0}4
0|4
0{4
0z4
0y4
0x4
0w4
0v4
0u4
0t4
0}5
0|5
0{5
0z5
0y5
0x5
0w5
0v5
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
1t/!
1n/!
1h/!
1b/!
1#/!
1{.!
1u.!
1o.!
10.!
1*.!
1$.!
1|-!
1=-!
17-!
11-!
1+-!
0--!
03-!
09-!
0?-!
0~-!
0&.!
0,.!
02.!
0q.!
0w.!
0}.!
0%/!
0d/!
0j/!
0p/!
0v/!
1x/!
1r/!
1l/!
1f/!
1'/!
1!/!
1y.!
1s.!
14.!
1..!
1(.!
1".!
1A-!
1;-!
15-!
1/-!
0h,!
0j,!
0l,!
0o,!
0[-!
0]-!
0_-!
0b-!
0N.!
0P.!
0R.!
0U.!
0A/!
0C/!
0E/!
0H/!
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
0=5
0<5
0;5
0:5
095
085
075
065
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
0s+
0r+
1q+
0p+
0o+
0n+
0m+
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
1p(
0o(
0n(
0m(
0l(
0k(
1j(
1i(
0-(
0:2
182
0;2
0K0
0L0
b0 M0
0N0
0O0
0P0
0Q0
b0 R0
0S0
0T0
0U0
0V0
b0 W0
0X0
b0 Y0
0Z0
0[0
0\0
0]0
0^0
b0 *,
030!
0c*
0d*
b0 a*
b0 b*
0`*
0E$
0I$
0R$
0T$
0V$
04+
0`$
0G$
0n"
05+
0.&
00&
0[+
0y'
05(
0<2
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
0e$
0d$
0c$
0b$
0G+
0F+
0Y+
0X+
0N$
0M$
0L$
0y(
1&*
0u'
0h(
15*
0t'
0{'
0#(
0"(
0!(
0Y$
0X$
0v'
#50
08!
05!
#100
18!
15!
b10 :!
#150
08!
05!
#200
18!
15!
b11 :!
#201
09!
07!
b1100000100000000 _*
1s!
0p!
1m!
1l!
18
05
12
11
#250
08!
05!
#300
18!
15!
1E*
1o*
1i*
1h*
1(+
1g*
b100 :!
#301
12(
11#
1|!
1}!
1%"
1e(
0J)
0K)
1E)
0!#
1~"
0*)
1))
1/
1,$
1c+
0`+
1]+
1\+
05*
14*
1t+
0q+
1n+
1m+
1x(
1w(
1v(
1u(
1t(
1s(
1r(
1q(
1o(
1#(
b100000000000 _*
b1100001111111111 _*
1Q0
b11 R0
1{!
1z!
1y!
1x!
1w!
1v!
1u!
1t!
1r!
1@
1?
1>
1=
1<
1;
1:
19
17
1{'
1Y$
1X$
b100000000000 _*
b1100001111111111 _*
#350
08!
05!
#400
18!
15!
0E*
1D*
1w*
1v*
1u*
1t*
1s*
1r*
1q*
1p*
1n*
0(+
1'+
1'1
181
171
1w1
1j0
1{1
1%2
1}1
1|1
b101 :!
#401
1."
1/"
15"
1&(
1|'
1A#
1Z$
1[$
1<$
10#
01#
1$"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1d(
0e(
1J)
1K)
1M)
0~"
0O)
0E)
1!#
1~"
1O)
1*)
0/
1.
1E+
1D+
1C+
1B+
1A+
1@+
1?+
1>+
1=+
1<+
1;+
1:+
19+
18+
17+
16+
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
14$
13$
12$
11$
10$
1/$
1.$
1-$
1+$
1k+
1j+
1i+
1h+
1g+
1f+
1e+
1d+
1b+
1K2
1{2
1C0!
1k2
1R'
1-3
15*
1J!
1|+
1{+
1z+
1y+
1x+
1w+
1v+
1u+
1s+
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
1"(
0Q0
b0 R0
1Q0
b11 R0
b100000000000 _*
b1100001000000000 _*
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0@
0?
0>
0=
0<
0;
0:
09
08
#450
08!
05!
#500
18!
15!
1E*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
1(+
1}0
1|0
1{0
1z0
1y0
1x0
1w0
1v0
1u0
1t0
1s0
1r0
1q0
1p0
1o0
1n0
1/1
1.1
1-1
1,1
1+1
1*1
1)1
1(1
1&1
0w1
1v1
1z1
1-2
1,2
1+2
1*2
1)2
1(2
1'2
1&2
1$2
1B1!
1R1!
1u1!
1t1!
1~0!
1*2!
122!
1,2!
1+2!
b110 :!
#501
1>"
1?"
1E"
1)(
1}'
1\$
1]$
1b'
1Z!
14"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1%(
1@#
0A#
1;$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
11#
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1e(
0J)
0K)
1E)
0!#
0~"
0O)
1F)
1}"
0*)
0))
1()
1/
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
1\2
1[2
1Z2
1Y2
1X2
1W2
1V2
1U2
1T2
1S2
1R2
1Q2
1P2
1O2
1N2
1M2
0K2
1J2
0{2
1z2
0G0!
1y0!
1v0!
1s0!
1p0!
1i0!
1f0!
1c0!
1`0!
1Y0!
1V0!
1S0!
1P0!
1I0!
1@0!
1l2
1i2
1h2
1g2
1f2
1e2
1d2
1c2
1b2
1a2
1`2
1_2
1^2
1]2
1?0!
0i2
0K0!
190!
0h2
0R0!
1M0!
0g2
0U0!
1N0!
0f2
0X0!
1O0!
0e2
0[0!
1:0!
0d2
0b0!
1]0!
0c2
0e0!
1^0!
0b2
0h0!
1_0!
0a2
0k0!
1;0!
0`2
0r0!
1m0!
0_2
0u0!
1n0!
0^2
0x0!
1o0!
0]2
0{0!
150!
160!
0R'
1Q'
0-3
1,3
05*
04*
13*
0J!
1I!
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
1r(
1p(
0j(
0#(
0Q0
b0 R0
1Q0
b11 R0
b100000000000 _*
b10000 b*
b1000 a*
b11000 b*
b1100 a*
b1111 a*
b11011 b*
b1000001101000000 _*
1=(
1<(
1;(
1:(
1B(
1A(
1?(
1>(
1u!
1s!
0m!
1:
18
02
#550
08!
05!
#600
18!
15!
0E*
0D*
1C*
1q*
1o*
0i*
0(+
0'+
1&+
1.+
1-+
1,+
1++
13+
12+
10+
1/+
0}0
0|0
0{0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0/1
0.1
0-1
0,1
0+1
0*1
0)1
0(1
0'1
1w1
0{1
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0B1!
1A1!
0R1!
1Q1!
1'2!
1&2!
1%2!
1$2!
1#2!
1"2!
1!2!
1~1!
1}1!
1|1!
1{1!
1z1!
1y1!
1x1!
1w1!
1v1!
1)2!
1:2!
192!
182!
172!
162!
152!
142!
132!
112!
1E2!
1D2!
1T2!
1B2!
1*3!
123!
1,3!
1+3!
1I3!
b111 :!
#601
1j!
1N"
1O"
1U"
1,(
1~'
1r'
1^$
1_$
1D"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1((
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1a'
0b'
1Y!
0Z!
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0&(
1A#
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1H(
1I(
1K(
1L(
1D(
1E(
1F(
1G(
1/#
00#
01#
0}!
1%"
1'"
1c(
0d(
0e(
1J)
1K)
0M)
1P)
0}"
0R)
1~"
1O)
0E)
1!#
0~"
0F)
1@)
1|"
1}"
1R)
0@)
0|"
1A
0/
0.
1-
1L#
1.$
1,$
1e+
1c+
0]+
0\2
0[2
0Z2
0Y2
0X2
0W2
0V2
0U2
0T2
0S2
0R2
0Q2
0P2
0O2
0N2
0M2
1K2
1{2
1[-
1D
1*)
0y0!
0v0!
0s0!
0p0!
0i0!
0f0!
0c0!
0`0!
0Y0!
0V0!
0S0!
0P0!
0I0!
1F0!
1G0!
0@0!
0l2
0?0!
1j2
1K0!
1h2
1R0!
1g2
1U0!
1f2
1X0!
1e2
1[0!
1d2
1b0!
1c2
1e0!
1b2
1h0!
1a2
1k0!
1`2
1r0!
1_2
1u0!
1^2
1x0!
1]2
1{0!
050!
0o0!
0n0!
0m0!
0;0!
0_0!
0^0!
0]0!
0:0!
0O0!
0N0!
0M0!
090!
0h2
0g2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
060!
15*
1R'
1-3
1J!
1v+
1t+
0n+
1s(
0r(
1m(
1#(
0Q0
b0 R0
1L0
b1 W0
1S0
1^0
b100 *,
b100000000000 _*
b0 a*
b0 b*
1c*
b1000 a*
b1011 a*
1`*
1I$
14+
15(
0B(
0A(
0?(
0>(
0;(
0u!
0s!
0r!
1p!
0l!
1c$
1Y+
1y(
0&*
05*
0:
08
07
15
01
0{'
0Y$
0X$
0c*
b0 a*
1c*
b100 a*
b111 a*
1;(
0:(
#650
08!
05!
#700
18!
15!
0q*
0o*
0n*
1l*
0h*
1(+
0++
03+
02+
00+
0/+
1w0
1)1
1'1
141
1h0
081
071
0w1
0v1
1u1
0j0
1{1
1'2
1%2
0}1
122
112
102
1/2
172
162
142
132
1m0
1B1!
1R1!
0'2!
0&2!
0%2!
0$2!
0#2!
0"2!
0!2!
0~1!
0}1!
0|1!
0{1!
0z1!
0y1!
0x1!
0w1!
0v1!
0*2!
0:2!
092!
082!
072!
062!
052!
042!
032!
022!
0T2!
1S2!
1'3!
1&3!
1%3!
1$3!
1#3!
1"3!
1!3!
1~2!
1}2!
1|2!
1{2!
1z2!
1y2!
1x2!
1w2!
1v2!
1)3!
1:3!
193!
183!
173!
163!
153!
143!
133!
113!
0I3!
1H3!
b1000 :!
b1 .!
#701
1i!
0j!
1T"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1+(
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1q'
0r'
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0)(
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
1b'
1Z!
16(
1R(
1S(
1U(
1V(
1N(
1O(
1P(
1Q(
0/"
15"
17"
1&(
0|'
1?#
0@#
0A#
0Z$
0[$
1J$
1g$
1<$
1>$
1\#
0H(
0I(
0K(
0L(
0D(
11#
0|!
1""
0$"
0%"
0'"
0L#
0.$
0,$
0+$
0e+
0c+
0b+
1`+
0\+
1V2
0K2
0J2
1I2
0{2
0z2
1y2
1>3
1=3
1<3
1;3
1:3
193
183
173
163
153
143
133
123
113
103
1/3
1m"
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
0[-
1Y-
1C
1I0!
0F0!
0C0!
1V0!
1f2
0k2
0j2
1i2
1r.
1q.
1p.
1o.
1n.
1m.
1l.
1k.
1j.
1i.
1h.
1g.
1f.
1e.
1d.
1c.
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1q3
1p3
1o3
1n3
1m3
1l3
1k3
1j3
1i3
1h3
1g3
1f3
1e3
1d3
1c3
1b3
0R'
0Q'
1P'
0-3
0,3
1+3
0Y:
0MJ
0NZ
0Pj
1qz
1u5
0b~
0S:
0GJ
0HZ
0Jj
1nz
1t5
0\~
0M:
0AJ
0BZ
0Dj
1kz
1s5
0V~
0G:
0;J
0<Z
0>j
1hz
1r5
0P~
0]9
0QI
0RY
0Si
1az
1q5
0f}
0W9
0KI
0LY
0Mi
1^z
1p5
0`}
0Q9
0EI
0FY
0Gi
1[z
1o5
0Z}
0K9
0?I
0@Y
0Ai
1Xz
1n5
0T}
0a8
0UH
0VX
0Wh
1Qz
1m5
0j|
0[8
0OH
0PX
0Qh
1Nz
1l5
0d|
0U8
0IH
0JX
0Kh
1Kz
1k5
0^|
0O8
0CH
0DX
0Eh
1Hz
1j5
0X|
0e7
0YG
0ZW
0[g
1Az
1i5
0n{
0_7
0SG
0TW
0Ug
1>z
1h5
0h{
0Y7
0MG
0NW
0Og
1;z
1g5
0b{
0S7
0GG
0HW
0Ig
18z
1f5
0\{
1^{
1S4
1Kg
1JW
1IG
1U7
1d{
1R4
1Qg
1PW
1OG
1[7
1j{
1Q4
1Wg
1VW
1UG
1a7
1p{
1P4
1]g
1\W
1[G
1g7
1Z|
1O4
1Gh
1FX
1EH
1Q8
1`|
1N4
1Mh
1LX
1KH
1W8
1f|
1M4
1Sh
1RX
1QH
1]8
1l|
1L4
1Yh
1XX
1WH
1c8
1V}
1K4
1Ci
1BY
1AI
1M9
1\}
1J4
1Ii
1HY
1GI
1S9
1b}
1I4
1Oi
1NY
1MI
1Y9
1h}
1H4
1Ui
1TY
1SI
1_9
1R~
1G4
1@j
1>Z
1=J
1I:
1X~
1F4
1Fj
1DZ
1CJ
1O:
1^~
1E4
1Lj
1JZ
1IJ
1U:
1d~
1D4
1Rj
1PZ
1OJ
1[:
0]:
0QJ
0RZ
0Tj
0\/!
0f~
0W:
0KJ
0LZ
0Nj
0V/!
0`~
0Q:
0EJ
0FZ
0Hj
0P/!
0Z~
0K:
0?J
0@Z
0Bj
0J/!
0T~
0a9
0UI
0VY
0Wi
0i.!
0j}
0[9
0OI
0PY
0Qi
0c.!
0d}
0U9
0II
0JY
0Ki
0].!
0^}
0O9
0CI
0DY
0Ei
0W.!
0X}
0e8
0YH
0ZX
0[h
0v-!
0n|
0_8
0SH
0TX
0Uh
0p-!
0h|
0Y8
0MH
0NX
0Oh
0j-!
0b|
0S8
0GH
0HX
0Ih
0d-!
0\|
0i7
0]G
0^W
0_g
0%-!
0r{
0c7
0WG
0XW
0Yg
0},!
0l{
0]7
0QG
0RW
0Sg
0w,!
0f{
0W7
0KG
0LW
0Mg
0q,!
0`{
1R{
1s,!
1?g
1>W
1=G
1I7
1T{
1y,!
1Ag
1@W
1?G
1K7
1V{
1!-!
1Cg
1BW
1AG
1M7
1X{
1'-!
1Eg
1DW
1CG
1O7
1N|
1f-!
1;h
1:X
19H
1E8
1P|
1l-!
1=h
1<X
1;H
1G8
1R|
1r-!
1?h
1>X
1=H
1I8
1T|
1x-!
1Ah
1@X
1?H
1K8
1J}
1Y.!
17i
16Y
15I
1A9
1L}
1_.!
19i
18Y
17I
1C9
1N}
1e.!
1;i
1:Y
19I
1E9
1P}
1k.!
1=i
1<Y
1;I
1G9
1F~
1L/!
14j
12Z
11J
1=:
1H~
1R/!
16j
14Z
13J
1?:
1J~
1X/!
18j
16Z
15J
1A:
1L~
1^/!
1:j
18Z
17J
1C:
0+;
0}J
0~Z
0"k
0`/!
04!!
0%;
0wJ
0xZ
0zj
0Z/!
0.!!
0}:
0qJ
0rZ
0tj
0T/!
0(!!
0w:
0kJ
0lZ
0nj
0N/!
0"!!
0/:
0#J
0$Z
0%j
0m.!
08~
0):
0{I
0|Y
0}i
0g.!
02~
0#:
0uI
0vY
0wi
0a.!
0,~
0{9
0oI
0pY
0qi
0[.!
0&~
039
0'I
0(Y
0)i
0z-!
0<}
0-9
0!I
0"Y
0#i
0t-!
06}
0'9
0yH
0zX
0{h
0n-!
00}
0!9
0sH
0tX
0uh
0h-!
0*}
078
0+H
0,X
0-h
0)-!
0@|
018
0%H
0&X
0'h
0#-!
0:|
0+8
0}G
0~W
0!h
0{,!
04|
0%8
0wG
0xW
0yg
0u,!
0.|
10|
1g,!
1{g
1zW
1yG
1'8
16|
1i,!
1#h
1"X
1!H
1-8
1<|
1k,!
1)h
1(X
1'H
138
1B|
1m,!
1/h
1.X
1-H
198
1,}
1Z-!
1wh
1vX
1uH
1#9
12}
1\-!
1}h
1|X
1{H
1)9
18}
1^-!
1%i
1$Y
1#I
1/9
1>}
1`-!
1+i
1*Y
1)I
159
1(~
1M.!
1si
1rY
1qI
1}9
1.~
1O.!
1yi
1xY
1wI
1%:
14~
1Q.!
1!j
1~Y
1}I
1+:
1:~
1S.!
1'j
1&Z
1%J
11:
1$!!
1@/!
1pj
1nZ
1mJ
1y:
1*!!
1B/!
1vj
1tZ
1sJ
1!;
10!!
1D/!
1|j
1zZ
1yJ
1';
16!!
1F/!
1$k
1"[
1!K
1-;
0/;
0#K
0$[
0&k
0.0!
08!!
0);
0{J
0|Z
0~j
0(0!
02!!
0#;
0uJ
0vZ
0xj
0"0!
0,!!
0{:
0oJ
0pZ
0rj
0z/!
0&!!
03:
0'J
0(Z
0)j
0;/!
0<~
0-:
0!J
0"Z
0#j
05/!
06~
0':
0yI
0zY
0{i
0//!
00~
0!:
0sI
0tY
0ui
0)/!
0*~
079
0+I
0,Y
0-i
0H.!
0@}
019
0%I
0&Y
0'i
0B.!
0:}
0+9
0}H
0~X
0!i
0<.!
04}
0%9
0wH
0xX
0yh
06.!
0.}
0;8
0/H
00X
01h
0U-!
0D|
058
0)H
0*X
0+h
0O-!
0>|
0/8
0#H
0$X
0%h
0I-!
08|
0)8
0{G
0|W
0}g
0C-!
02|
1({
1E-!
1sf
1rV
1pF
1}6
1'{
1K-!
1rf
1qV
1oF
1|6
1&{
1Q-!
1qf
1pV
1nF
1{6
1%{
1W-!
1pf
1oV
1mF
1z6
1${
18.!
1of
1nV
1lF
1y6
1#{
1>.!
1nf
1mV
1kF
1x6
1"{
1D.!
1mf
1lV
1jF
1w6
1!{
1J.!
1lf
1kV
1iF
1v6
1~z
1+/!
1kf
1jV
1hF
1u6
1}z
11/!
1jf
1iV
1gF
1t6
1|z
17/!
1if
1hV
1fF
1s6
1{z
1=/!
1hf
1gV
1eF
1r6
1zz
1|/!
1gf
1fV
1dF
1q6
1yz
1$0!
1ff
1eV
1cF
1p6
1xz
1*0!
1ef
1dV
1bF
1o6
1wz
100!
1df
1cV
1aF
1n6
0I>
0?N
0@^
0Bn
020!
0R$!
0C>
09N
0:^
0<n
0,0!
0L$!
0=>
03N
04^
06n
0&0!
0F$!
07>
0-N
0.^
00n
0~/!
0@$!
0M=
0CM
0B]
0Dm
0?/!
0V#!
0G=
0=M
0<]
0>m
09/!
0P#!
0A=
07M
06]
08m
03/!
0J#!
0;=
01M
00]
02m
0-/!
0D#!
0Q<
0GL
0F\
0Hl
0L.!
0Z"!
0K<
0AL
0@\
0Bl
0F.!
0T"!
0E<
0;L
0:\
0<l
0@.!
0N"!
0?<
05L
04\
06l
0:.!
0H"!
0U;
0KK
0J[
0Lk
0Y-!
0^!!
0O;
0EK
0D[
0Fk
0S-!
0X!!
0I;
0?K
0>[
0@k
0M-!
0R!!
0C;
09K
08[
0:k
0G-!
0L!!
1N!!
134
1<k
1:[
1;K
1E;
1T!!
124
1Bk
1@[
1AK
1K;
1Z!!
114
1Hk
1F[
1GK
1Q;
1`!!
104
1Nk
1L[
1MK
1W;
1J"!
1/4
18l
16\
17L
1A<
1P"!
1.4
1>l
1<\
1=L
1G<
1V"!
1-4
1Dl
1B\
1CL
1M<
1\"!
1,4
1Jl
1H\
1IL
1S<
1F#!
1+4
14m
12]
13M
1==
1L#!
1*4
1:m
18]
19M
1C=
1R#!
1)4
1@m
1>]
1?M
1I=
1X#!
1(4
1Fm
1D]
1EM
1O=
1B$!
1'4
12n
10^
1/N
19>
1H$!
1&4
18n
16^
15N
1?>
1N$!
1%4
1>n
1<^
1;N
1E>
1T$!
1$4
1Dn
1B^
1AN
1K>
0M>
0CN
0D^
0Fn
0V$!
0G>
0=N
0>^
0@n
0P$!
0A>
07N
08^
0:n
0J$!
0;>
01N
02^
04n
0D$!
0Q=
0GM
0F]
0Hm
0Z#!
0K=
0AM
0@]
0Bm
0T#!
0E=
0;M
0:]
0<m
0N#!
0?=
05M
04]
06m
0H#!
0U<
0KL
0J\
0Ll
0^"!
0O<
0EL
0D\
0Fl
0X"!
0I<
0?L
0>\
0@l
0R"!
0C<
09L
08\
0:l
0L"!
0Y;
0OK
0N[
0Pk
0b!!
0S;
0IK
0H[
0Jk
0\!!
0M;
0CK
0B[
0Dk
0V!!
0G;
0=K
0<[
0>k
0P!!
1B!!
10k
1.[
1/K
19;
1D!!
12k
10[
11K
1;;
1F!!
14k
12[
13K
1=;
1H!!
16k
14[
15K
1?;
1>"!
1,l
1*\
1+L
15<
1@"!
1.l
1,\
1-L
17<
1B"!
10l
1.\
1/L
19<
1D"!
12l
10\
11L
1;<
1:#!
1(m
1&]
1'M
11=
1<#!
1*m
1(]
1)M
13=
1>#!
1,m
1*]
1+M
15=
1@#!
1.m
1,]
1-M
17=
16$!
1&n
1$^
1#N
1->
18$!
1(n
1&^
1%N
1/>
1:$!
1*n
1(^
1'N
11>
1<$!
1,n
1*^
1)N
13>
0y>
0oN
0p^
0rn
0$%!
0s>
0iN
0j^
0ln
0|$!
0m>
0cN
0d^
0fn
0v$!
0g>
0]N
0^^
0`n
0p$!
0}=
0sM
0r]
0tm
0($!
0w=
0mM
0l]
0nm
0"$!
0q=
0gM
0f]
0hm
0z#!
0k=
0aM
0`]
0bm
0t#!
0#=
0wL
0v\
0xl
0,#!
0{<
0qL
0p\
0rl
0&#!
0u<
0kL
0j\
0ll
0~"!
0o<
0eL
0d\
0fl
0x"!
0'<
0{K
0z[
0|k
00"!
0!<
0uK
0t[
0vk
0*"!
0y;
0oK
0n[
0pk
0$"!
0s;
0iK
0h[
0jk
0|!!
1~!!
1lk
1j[
1kK
1u;
1&"!
1rk
1p[
1qK
1{;
1,"!
1xk
1v[
1wK
1#<
12"!
1~k
1|[
1}K
1)<
1z"!
1hl
1f\
1gL
1q<
1"#!
1nl
1l\
1mL
1w<
1(#!
1tl
1r\
1sL
1}<
1.#!
1zl
1x\
1yL
1%=
1v#!
1dm
1b]
1cM
1m=
1|#!
1jm
1h]
1iM
1s=
1$$!
1pm
1n]
1oM
1y=
1*$!
1vm
1t]
1uM
1!>
1r$!
1bn
1`^
1_N
1i>
1x$!
1hn
1f^
1eN
1o>
1~$!
1nn
1l^
1kN
1u>
1&%!
1tn
1r^
1qN
1{>
0}>
0sN
0t^
0vn
0(%!
0w>
0mN
0n^
0pn
0"%!
0q>
0gN
0h^
0jn
0z$!
0k>
0aN
0b^
0dn
0t$!
0#>
0wM
0v]
0xm
0,$!
0{=
0qM
0p]
0rm
0&$!
0u=
0kM
0j]
0lm
0~#!
0o=
0eM
0d]
0fm
0x#!
0'=
0{L
0z\
0|l
00#!
0!=
0uL
0t\
0vl
0*#!
0y<
0oL
0n\
0pl
0$#!
0s<
0iL
0h\
0jl
0|"!
0+<
0!L
0~[
0"l
04"!
0%<
0yK
0x[
0zk
0."!
0};
0sK
0r[
0tk
0("!
0w;
0mK
0l[
0nk
0""!
18{
1%g
1$W
1"G
1/7
17{
1$g
1#W
1!G
1.7
16{
1#g
1"W
1~F
1-7
15{
1"g
1!W
1}F
1,7
14{
1!g
1~V
1|F
1+7
13{
1~f
1}V
1{F
1*7
12{
1}f
1|V
1zF
1)7
11{
1|f
1{V
1yF
1(7
10{
1{f
1zV
1xF
1'7
1/{
1zf
1yV
1wF
1&7
1.{
1yf
1xV
1vF
1%7
1-{
1xf
1wV
1uF
1$7
1,{
1wf
1vV
1tF
1#7
1+{
1vf
1uV
1sF
1"7
1*{
1uf
1tV
1rF
1!7
1){
1tf
1sV
1qF
1~6
09B
03R
04b
06r
0B(!
03B
0-R
0.b
00r
0<(!
0-B
0'R
0(b
0*r
06(!
0'B
0!R
0"b
0$r
00(!
0=A
07Q
04a
06q
0F'!
07A
01Q
0.a
00q
0@'!
01A
0+Q
0(a
0*q
0:'!
0+A
0%Q
0"a
0$q
04'!
0A@
0;P
08`
0:p
0J&!
0;@
05P
02`
04p
0D&!
05@
0/P
0,`
0.p
0>&!
0/@
0)P
0&`
0(p
08&!
0E?
0?O
0<_
0>o
0N%!
0??
09O
06_
08o
0H%!
09?
03O
00_
02o
0B%!
03?
0-O
0*_
0,o
0<%!
1>%!
1.o
1,_
1/O
15?
1D%!
14o
12_
15O
1;?
1J%!
1:o
18_
1;O
1A?
1P%!
1@o
1>_
1AO
1G?
1:&!
1*p
1(`
1+P
11@
1@&!
10p
1.`
11P
17@
1F&!
16p
14`
17P
1=@
1L&!
1<p
1:`
1=P
1C@
16'!
1&q
1$a
1'Q
1-A
1<'!
1,q
1*a
1-Q
13A
1B'!
12q
10a
13Q
19A
1H'!
18q
16a
19Q
1?A
12(!
1&r
1$b
1#R
1)B
18(!
1,r
1*b
1)R
1/B
1>(!
12r
10b
1/R
15B
1D(!
18r
16b
15R
1;B
0=B
07R
08b
0:r
0F(!
07B
01R
02b
04r
0@(!
01B
0+R
0,b
0.r
0:(!
0+B
0%R
0&b
0(r
04(!
0AA
0;Q
08a
0:q
0J'!
0;A
05Q
02a
04q
0D'!
05A
0/Q
0,a
0.q
0>'!
0/A
0)Q
0&a
0(q
08'!
0E@
0?P
0<`
0>p
0N&!
0?@
09P
06`
08p
0H&!
09@
03P
00`
02p
0B&!
03@
0-P
0*`
0,p
0<&!
0I?
0CO
0@_
0Bo
0R%!
0C?
0=O
0:_
0<o
0L%!
0=?
07O
04_
06o
0F%!
07?
01O
0._
00o
0@%!
12%!
1"o
1~^
1#O
1)?
14%!
1$o
1"_
1%O
1+?
16%!
1&o
1$_
1'O
1-?
18%!
1(o
1&_
1)O
1/?
1.&!
1|o
1z_
1}O
1%@
10&!
1~o
1|_
1!P
1'@
12&!
1"p
1~_
1#P
1)@
14&!
1$p
1"`
1%P
1+@
1*'!
1xp
1v`
1yP
1!A
1,'!
1zp
1x`
1{P
1#A
1.'!
1|p
1z`
1}P
1%A
10'!
1~p
1|`
1!Q
1'A
1&(!
1xq
1va
1uQ
1{A
1((!
1zq
1xa
1wQ
1}A
1*(!
1|q
1za
1yQ
1!B
1,(!
1~q
1|a
1{Q
1#B
0iB
0cR
0db
0fr
0r(!
0cB
0]R
0^b
0`r
0l(!
0]B
0WR
0Xb
0Zr
0f(!
0WB
0QR
0Rb
0Tr
0`(!
0mA
0gQ
0da
0fq
0v'!
0gA
0aQ
0^a
0`q
0p'!
0aA
0[Q
0Xa
0Zq
0j'!
0[A
0UQ
0Ra
0Tq
0d'!
0q@
0kP
0h`
0jp
0z&!
0k@
0eP
0b`
0dp
0t&!
0e@
0_P
0\`
0^p
0n&!
0_@
0YP
0V`
0Xp
0h&!
0u?
0oO
0l_
0no
0~%!
0o?
0iO
0f_
0ho
0x%!
0i?
0cO
0`_
0bo
0r%!
0c?
0]O
0Z_
0\o
0l%!
1n%!
1^o
1\_
1_O
1e?
1t%!
1do
1b_
1eO
1k?
1z%!
1jo
1h_
1kO
1q?
1"&!
1po
1n_
1qO
1w?
1j&!
1Zp
1X`
1[P
1a@
1p&!
1`p
1^`
1aP
1g@
1v&!
1fp
1d`
1gP
1m@
1|&!
1lp
1j`
1mP
1s@
1f'!
1Vq
1Ta
1WQ
1]A
1l'!
1\q
1Za
1]Q
1cA
1r'!
1bq
1`a
1cQ
1iA
1x'!
1hq
1fa
1iQ
1oA
1b(!
1Vr
1Tb
1SR
1YB
1h(!
1\r
1Zb
1YR
1_B
1n(!
1br
1`b
1_R
1eB
1t(!
1hr
1fb
1eR
1kB
0mB
0gR
0hb
0jr
0v(!
0gB
0aR
0bb
0dr
0p(!
0aB
0[R
0\b
0^r
0j(!
0[B
0UR
0Vb
0Xr
0d(!
0qA
0kQ
0ha
0jq
0z'!
0kA
0eQ
0ba
0dq
0t'!
0eA
0_Q
0\a
0^q
0n'!
0_A
0YQ
0Va
0Xq
0h'!
0u@
0oP
0l`
0np
0~&!
0o@
0iP
0f`
0hp
0x&!
0i@
0cP
0``
0bp
0r&!
0c@
0]P
0Z`
0\p
0l&!
0y?
0sO
0p_
0ro
0$&!
0s?
0mO
0j_
0lo
0|%!
0m?
0gO
0d_
0fo
0v%!
0g?
0aO
0^_
0`o
0p%!
1H{
15g
14W
12G
1?7
1G{
14g
13W
11G
1>7
1F{
13g
12W
10G
1=7
1E{
12g
11W
1/G
1<7
1D{
11g
10W
1.G
1;7
1C{
10g
1/W
1-G
1:7
1B{
1/g
1.W
1,G
197
1A{
1.g
1-W
1+G
187
1@{
1-g
1,W
1*G
177
1?{
1,g
1+W
1)G
167
1>{
1+g
1*W
1(G
157
1={
1*g
1)W
1'G
147
1<{
1)g
1(W
1&G
137
1;{
1(g
1'W
1%G
127
1:{
1'g
1&W
1$G
117
19{
1&g
1%W
1#G
107
0)F
0+V
0,f
0.v
02,!
0#F
0%V
0&f
0(v
0,,!
0{E
0}U
0~e
0"v
0&,!
0uE
0wU
0xe
0zu
0~+!
0-E
0/U
0,e
0.u
06+!
0'E
0)U
0&e
0(u
00+!
0!E
0#U
0~d
0"u
0*+!
0yD
0{T
0xd
0zt
0$+!
01D
03T
0,d
0.t
0:*!
0+D
0-T
0&d
0(t
04*!
0%D
0'T
0~c
0"t
0.*!
0}C
0!T
0xc
0zs
0(*!
05C
03S
00c
02s
0>)!
0/C
0-S
0*c
0,s
08)!
0)C
0'S
0$c
0&s
02)!
0#C
0!S
0|b
0~r
0,)!
1.)!
1"s
1~b
1#S
1%C
14)!
1(s
1&c
1)S
1+C
1:)!
1.s
1,c
1/S
11C
1@)!
14s
12c
15S
17C
1**!
1|s
1zc
1#T
1!D
10*!
1$t
1"d
1)T
1'D
16*!
1*t
1(d
1/T
1-D
1<*!
10t
1.d
15T
13D
1&+!
1|t
1zd
1}T
1{D
1,+!
1$u
1"e
1%U
1#E
12+!
1*u
1(e
1+U
1)E
18+!
10u
1.e
11U
1/E
1",!
1|u
1ze
1yU
1wE
1(,!
1$v
1"f
1!V
1}E
1.,!
1*v
1(f
1'V
1%F
14,!
10v
1.f
1-V
1+F
0-F
0/V
00f
02v
06,!
0'F
0)V
0*f
0,v
00,!
0!F
0#V
0$f
0&v
0*,!
0yE
0{U
0|e
0~u
0$,!
01E
03U
00e
02u
0:+!
0+E
0-U
0*e
0,u
04+!
0%E
0'U
0$e
0&u
0.+!
0}D
0!U
0|d
0~t
0(+!
05D
07T
00d
02t
0>*!
0/D
01T
0*d
0,t
08*!
0)D
0+T
0$d
0&t
02*!
0#D
0%T
0|c
0~s
0,*!
09C
07S
04c
06s
0B)!
03C
01S
0.c
00s
0<)!
0-C
0+S
0(c
0*s
06)!
0'C
0%S
0"c
0$s
00)!
1")!
1tr
1rb
1uR
1wB
1$)!
1vr
1tb
1wR
1yB
1&)!
1xr
1vb
1yR
1{B
1()!
1zr
1xb
1{R
1}B
1|)!
1ps
1nc
1uS
1sC
1~)!
1rs
1pc
1wS
1uC
1"*!
1ts
1rc
1yS
1wC
1$*!
1vs
1tc
1{S
1yC
1x*!
1pt
1nd
1qT
1oD
1z*!
1rt
1pd
1sT
1qD
1|*!
1tt
1rd
1uT
1sD
1~*!
1vt
1td
1wT
1uD
1t+!
1pu
1ne
1mU
1kE
1v+!
1ru
1pe
1oU
1mE
1x+!
1tu
1re
1qU
1oE
1z+!
1vu
1te
1sU
1qE
0YF
0[V
0\f
0^v
0b,!
0SF
0UV
0Vf
0Xv
0\,!
0MF
0OV
0Pf
0Rv
0V,!
0GF
0IV
0Jf
0Lv
0P,!
0]E
0_U
0\e
0^u
0f+!
0WE
0YU
0Ve
0Xu
0`+!
0QE
0SU
0Pe
0Ru
0Z+!
0KE
0MU
0Je
0Lu
0T+!
0aD
0cT
0\d
0^t
0j*!
0[D
0]T
0Vd
0Xt
0d*!
0UD
0WT
0Pd
0Rt
0^*!
0OD
0QT
0Jd
0Lt
0X*!
0eC
0cS
0`c
0bs
0n)!
0_C
0]S
0Zc
0\s
0h)!
0YC
0WS
0Tc
0Vs
0b)!
0SC
0QS
0Nc
0Ps
0\)!
1^)!
1Rs
1Pc
1SS
1UC
1d)!
1Xs
1Vc
1YS
1[C
1j)!
1^s
1\c
1_S
1aC
1p)!
1ds
1bc
1eS
1gC
1Z*!
1Nt
1Ld
1ST
1QD
1`*!
1Tt
1Rd
1YT
1WD
1f*!
1Zt
1Xd
1_T
1]D
1l*!
1`t
1^d
1eT
1cD
1V+!
1Nu
1Le
1OU
1ME
1\+!
1Tu
1Re
1UU
1SE
1b+!
1Zu
1Xe
1[U
1YE
1h+!
1`u
1^e
1aU
1_E
1R,!
1Nv
1Lf
1KV
1IF
1X,!
1Tv
1Rf
1QV
1OF
1^,!
1Zv
1Xf
1WV
1UF
1d,!
1`v
1^f
1]V
1[F
0]F
0_V
0`f
0bv
0f,!
0WF
0YV
0Zf
0\v
0`,!
0QF
0SV
0Tf
0Vv
0Z,!
0KF
0MV
0Nf
0Pv
0T,!
0aE
0cU
0`e
0bu
0j+!
0[E
0]U
0Ze
0\u
0d+!
0UE
0WU
0Te
0Vu
0^+!
0OE
0QU
0Ne
0Pu
0X+!
0eD
0gT
0`d
0bt
0n*!
0_D
0aT
0Zd
0\t
0h*!
0YD
0[T
0Td
0Vt
0b*!
0SD
0UT
0Nd
0Pt
0\*!
0iC
0gS
0dc
0fs
0r)!
0cC
0aS
0^c
0`s
0l)!
0]C
0[S
0Xc
0Zs
0f)!
0WC
0US
0Rc
0Ts
0`)!
1U5
1j6
1Z6
1J6
1:6
1T5
1i6
1Y6
1I6
196
1S5
1h6
1X6
1H6
186
1R5
1g6
1W6
1G6
176
1Q5
1f6
1V6
1F6
166
1P5
1e6
1U6
1E6
156
1O5
1d6
1T6
1D6
146
1N5
1c6
1S6
1C6
136
1M5
1b6
1R6
1B6
126
1L5
1a6
1Q6
1A6
116
1K5
1`6
1P6
1@6
106
1J5
1_6
1O6
1?6
1/6
1I5
1^6
1N6
1>6
1.6
1H5
1]6
1M6
1=6
1-6
1G5
1\6
1L6
1<6
1,6
1F5
1[6
1K6
1;6
1+6
0Xy
0py
0Ry
0jy
0Ly
0dy
0Fy
0^y
0ex
0}x
0_x
0wx
0Yx
0qx
0Sx
0kx
0rw
0,x
0lw
0&x
0fw
0~w
0`w
0xw
0!w
09w
0yv
03w
0sv
0-w
0mv
0'w
1)w
1ov
1/w
1uv
15w
1{v
1;w
1#w
1zw
1bw
1"x
1hw
1(x
1nw
1.x
1tw
1mx
1Ux
1sx
1[x
1yx
1ax
1!y
1gx
1`y
1Hy
1fy
1Ny
1ly
1Ty
1ry
1Zy
0\y
0ty
0Vy
0ny
0Py
0hy
0Jy
0by
0ix
0#y
0cx
0{x
0]x
0ux
0Wx
0ox
0vw
00x
0pw
0*x
0jw
0$x
0dw
0|w
0%w
0=w
0}v
07w
0wv
01w
0qv
0+w
1dv
1cv
1fv
1ev
1hv
1gv
1kv
1iv
1Ww
1Vw
1Yw
1Xw
1[w
1Zw
1^w
1\w
1Jx
1Ix
1Lx
1Kx
1Nx
1Mx
1Qx
1Ox
1=y
1<y
1?y
1>y
1Ay
1@y
1Dy
1By
0*z
0$z
0|y
0vy
07y
01y
0+y
0%y
0Dx
0>x
08x
02x
0Qw
0Kw
0Ew
0?w
1Aw
1Gw
1Mw
1Sw
14x
1:x
1@x
1Fx
1'y
1-y
13y
19y
1xy
1~y
1&z
1,z
0.z
0(z
0"z
0zy
0;y
05y
0/y
0)y
0Hx
0Bx
0<x
06x
0Uw
0Ow
0Iw
0Cw
1C4
1B4
1A4
1@4
1?4
1>4
1=4
1<4
1;4
1:4
194
184
174
164
154
144
155
145
135
125
115
105
1/5
1.5
1-5
1,5
1+5
1*5
1)5
1(5
1'5
1&5
0J!
0I!
1H!
1ee
1de
1ce
1be
1ed
1dd
1cd
1bd
1ma
1la
1ka
1ja
1y]
1x]
1s4
1r4
1q4
1p4
1o4
1n4
1m4
1l4
1k4
1j4
1i4
1h4
1g4
1f4
1e4
1d4
1%5
1$5
1#5
1"5
1!5
1~4
1}4
1|4
1{4
1z4
1y4
1x4
1w4
1v4
1u4
1t4
1]5
1\5
1[5
1Z5
1Y5
1X5
1W5
1V5
0t/!
0n/!
0h/!
0b/!
0#/!
0{.!
0u.!
0o.!
00.!
0*.!
0$.!
0|-!
0=-!
07-!
01-!
0+-!
1--!
13-!
19-!
1?-!
1~-!
1&.!
1,.!
12.!
1q.!
1w.!
1}.!
1%/!
1d/!
1j/!
1p/!
1v/!
0x/!
0r/!
0l/!
0f/!
0'/!
0!/!
0y.!
0s.!
04.!
0..!
0(.!
0".!
0A-!
0;-!
05-!
0/-!
1h,!
1j,!
1l,!
1o,!
1[-!
1]-!
1_-!
1b-!
1N.!
1P.!
1R.!
1U.!
1A/!
1C/!
1E/!
1H/!
1}5
1|5
1{5
1z5
1y5
1x5
1w5
1v5
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1b&
1A&
1@&
1?&
1>&
1=&
1<&
1;&
1:&
19&
18&
17&
16&
15&
14&
13&
12&
1=5
1<5
1;5
1:5
195
185
175
165
0v+
0t+
0s+
1q+
0m+
0#(
0"(
082
1;2
0L0
0S0
b0 W0
0^0
b0 *,
0c*
b0 a*
b100 a*
0`*
b1000101100100000 _*
0I$
04+
05(
0y(
1v!
1s!
1r!
1l!
0=(
0<(
0c$
0Y+
1&*
15*
1;
18
17
11
#750
08!
05!
#800
18!
15!
1E*
1r*
1o*
1n*
1h*
0.+
0-+
1$/
1#/
1"/
1!/
1~.
1}.
1|.
1{.
1z.
1y.
1x.
1w.
1v.
1u.
1t.
1s.
0w0
0)1
0'1
0&1
041
0h0
1w1
0{1
0z1
0'2
0%2
0$2
1"2
0|1
0/2
072
062
042
032
0m0
131!
121!
111!
101!
1/1!
1.1!
1-1!
1,1!
1+1!
1*1!
1)1!
1(1!
1'1!
1&1!
1%1!
1$1!
0B1!
0A1!
1@1!
0R1!
0Q1!
1P1!
1c1!
1b1!
1a1!
1`1!
1_1!
1^1!
1]1!
1\1!
1[1!
1Z1!
1Y1!
1X1!
1W1!
1V1!
1U1!
1T1!
1|0!
0u1!
0t1!
1!2!
0~0!
1*2!
142!
122!
0,2!
1#1!
1T2!
0'3!
0&3!
0%3!
0$3!
0#3!
0"3!
0!3!
0~2!
0}2!
0|2!
0{2!
0z2!
0y2!
0x2!
0w2!
0v2!
0*3!
0:3!
093!
083!
073!
063!
053!
043!
033!
023!
1I3!
b1001 :!
b10 .!
#801
1j!
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0,(
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
1r'
17(
0?"
1E"
1G"
1)(
0}'
1l#
0\$
0]$
1K$
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1`'
0a'
0b'
1X!
0Y!
0Z!
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
06(
0R(
0S(
0U(
0V(
0N(
0."
12"
04"
05"
07"
0%(
0&(
1A#
0J$
0g$
0;$
0<$
0>$
0\#
1$-
1#-
1"-
1!-
1~,
1},
1|,
1{,
1z,
1y,
1x,
1w,
1v,
1u,
1t,
1s,
0F(
0G(
1|!
1$"
1%"
1("
1e(
0J)
0K)
1;2!
13(
1E)
0!#
1~"
1l+
1U
1/
1M#
1/$
1,$
1+$
1f+
1c+
1b+
1\+
1y$
1x$
1w$
1v$
1u$
1t$
1s$
1r$
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
0V2
1K2
1{2
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
0>3
0=3
0<3
0;3
0:3
093
083
073
063
053
043
033
023
013
003
0/3
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
1Z-
0Y-
0D
0*)
1))
1C0!
0V0!
0f2
1k2
05*
14*
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0q3
0p3
0o3
0n3
0m3
0l3
0k3
0j3
0i3
0h3
0g3
0f3
0e3
0d3
0c3
0b3
1R'
1-3
1Y:
1MJ
1NZ
1Pj
0qz
192
0u5
1b~
1S:
1GJ
1HZ
1Jj
0nz
0t5
1\~
1M:
1AJ
1BZ
1Dj
0kz
0s5
1V~
1G:
1;J
1<Z
1>j
0hz
0r5
1P~
1]9
1QI
1RY
1Si
0az
0q5
1f}
1W9
1KI
1LY
1Mi
0^z
0p5
1`}
1Q9
1EI
1FY
1Gi
0[z
0o5
1Z}
1K9
1?I
1@Y
1Ai
0Xz
0n5
1T}
1a8
1UH
1VX
1Wh
0Qz
0m5
1j|
1[8
1OH
1PX
1Qh
0Nz
0l5
1d|
1U8
1IH
1JX
1Kh
0Kz
0k5
1^|
1O8
1CH
1DX
1Eh
0Hz
0j5
1X|
1e7
1YG
1ZW
1[g
0Az
0i5
1n{
1_7
1SG
1TW
1Ug
0>z
0h5
1h{
1Y7
1MG
1NW
1Og
0;z
0g5
1b{
1S7
1GG
1HW
1Ig
08z
0f5
1\{
0^{
0S4
0Kg
0JW
0IG
0U7
0d{
0R4
0Qg
0PW
0OG
0[7
0j{
0Q4
0Wg
0VW
0UG
0a7
0p{
0P4
0]g
0\W
0[G
0g7
0Z|
0O4
0Gh
0FX
0EH
0Q8
0`|
0N4
0Mh
0LX
0KH
0W8
0f|
0M4
0Sh
0RX
0QH
0]8
0l|
0L4
0Yh
0XX
0WH
0c8
0V}
0K4
0Ci
0BY
0AI
0M9
0\}
0J4
0Ii
0HY
0GI
0S9
0b}
0I4
0Oi
0NY
0MI
0Y9
0h}
0H4
0Ui
0TY
0SI
0_9
0R~
0G4
0@j
0>Z
0=J
0I:
0X~
0F4
0Fj
0DZ
0CJ
0O:
0^~
0E4
0Lj
0JZ
0IJ
0U:
0d~
0D4
0Rj
0PZ
0OJ
0[:
1]:
1QJ
1RZ
1Tj
092
1\/!
1f~
1W:
1KJ
1LZ
1Nj
1V/!
1`~
1Q:
1EJ
1FZ
1Hj
1P/!
1Z~
1K:
1?J
1@Z
1Bj
1J/!
1T~
1a9
1UI
1VY
1Wi
1i.!
1j}
1[9
1OI
1PY
1Qi
1c.!
1d}
1U9
1II
1JY
1Ki
1].!
1^}
1O9
1CI
1DY
1Ei
1W.!
1X}
1e8
1YH
1ZX
1[h
1v-!
1n|
1_8
1SH
1TX
1Uh
1p-!
1h|
1Y8
1MH
1NX
1Oh
1j-!
1b|
1S8
1GH
1HX
1Ih
1d-!
1\|
1i7
1]G
1^W
1_g
1%-!
1r{
1c7
1WG
1XW
1Yg
1},!
1l{
1]7
1QG
1RW
1Sg
1w,!
1f{
1W7
1KG
1LW
1Mg
1q,!
1`{
0R{
0s,!
0?g
0>W
0=G
0I7
0T{
0y,!
0Ag
0@W
0?G
0K7
0V{
0!-!
0Cg
0BW
0AG
0M7
0X{
0'-!
0Eg
0DW
0CG
0O7
0N|
0f-!
0;h
0:X
09H
0E8
0P|
0l-!
0=h
0<X
0;H
0G8
0R|
0r-!
0?h
0>X
0=H
0I8
0T|
0x-!
0Ah
0@X
0?H
0K8
0J}
0Y.!
07i
06Y
05I
0A9
0L}
0_.!
09i
08Y
07I
0C9
0N}
0e.!
0;i
0:Y
09I
0E9
0P}
0k.!
0=i
0<Y
0;I
0G9
0F~
0L/!
04j
02Z
01J
0=:
0H~
0R/!
06j
04Z
03J
0?:
0J~
0X/!
08j
06Z
05J
0A:
0L~
0^/!
0:j
08Z
07J
0C:
1+;
1}J
1~Z
1"k
1`/!
14!!
1%;
1wJ
1xZ
1zj
1Z/!
1.!!
1}:
1qJ
1rZ
1tj
1T/!
1(!!
1w:
1kJ
1lZ
1nj
1N/!
1"!!
1/:
1#J
1$Z
1%j
1m.!
18~
1):
1{I
1|Y
1}i
1g.!
12~
1#:
1uI
1vY
1wi
1a.!
1,~
1{9
1oI
1pY
1qi
1[.!
1&~
139
1'I
1(Y
1)i
1z-!
1<}
1-9
1!I
1"Y
1#i
1t-!
16}
1'9
1yH
1zX
1{h
1n-!
10}
1!9
1sH
1tX
1uh
1h-!
1*}
178
1+H
1,X
1-h
1)-!
1@|
118
1%H
1&X
1'h
1#-!
1:|
1+8
1}G
1~W
1!h
1{,!
14|
1%8
1wG
1xW
1yg
1u,!
1.|
00|
0g,!
0{g
0zW
0yG
0'8
06|
0i,!
0#h
0"X
0!H
0-8
0<|
0k,!
0)h
0(X
0'H
038
0B|
0m,!
0/h
0.X
0-H
098
0,}
0Z-!
0wh
0vX
0uH
0#9
02}
0\-!
0}h
0|X
0{H
0)9
08}
0^-!
0%i
0$Y
0#I
0/9
0>}
0`-!
0+i
0*Y
0)I
059
0(~
0M.!
0si
0rY
0qI
0}9
0.~
0O.!
0yi
0xY
0wI
0%:
04~
0Q.!
0!j
0~Y
0}I
0+:
0:~
0S.!
0'j
0&Z
0%J
01:
0$!!
0@/!
0pj
0nZ
0mJ
0y:
0*!!
0B/!
0vj
0tZ
0sJ
0!;
00!!
0D/!
0|j
0zZ
0yJ
0';
06!!
0F/!
0$k
0"[
0!K
0-;
1/;
1#K
1$[
1&k
1.0!
18!!
1);
1{J
1|Z
1~j
1(0!
12!!
1#;
1uJ
1vZ
1xj
1"0!
1,!!
1{:
1oJ
1pZ
1rj
1z/!
1&!!
13:
1'J
1(Z
1)j
1;/!
1<~
1-:
1!J
1"Z
1#j
15/!
16~
1':
1yI
1zY
1{i
1//!
10~
1!:
1sI
1tY
1ui
1)/!
1*~
179
1+I
1,Y
1-i
1H.!
1@}
119
1%I
1&Y
1'i
1B.!
1:}
1+9
1}H
1~X
1!i
1<.!
14}
1%9
1wH
1xX
1yh
16.!
1.}
1;8
1/H
10X
11h
1U-!
1D|
158
1)H
1*X
1+h
1O-!
1>|
1/8
1#H
1$X
1%h
1I-!
18|
1)8
1{G
1|W
1}g
1C-!
12|
0({
0E-!
0sf
0rV
0pF
0}6
0'{
0K-!
0rf
0qV
0oF
0|6
0&{
0Q-!
0qf
0pV
0nF
0{6
0%{
0W-!
0pf
0oV
0mF
0z6
0${
08.!
0of
0nV
0lF
0y6
0#{
0>.!
0nf
0mV
0kF
0x6
0"{
0D.!
0mf
0lV
0jF
0w6
0!{
0J.!
0lf
0kV
0iF
0v6
0~z
0+/!
0kf
0jV
0hF
0u6
0}z
01/!
0jf
0iV
0gF
0t6
0|z
07/!
0if
0hV
0fF
0s6
0{z
0=/!
0hf
0gV
0eF
0r6
0zz
0|/!
0gf
0fV
0dF
0q6
0yz
0$0!
0ff
0eV
0cF
0p6
0xz
0*0!
0ef
0dV
0bF
0o6
0wz
000!
0df
0cV
0aF
0n6
1I>
1?N
1@^
1Bn
120!
1R$!
1C>
19N
1:^
1<n
1,0!
1L$!
1=>
13N
14^
16n
1&0!
1F$!
17>
1-N
1.^
10n
1~/!
1@$!
1M=
1CM
1B]
1Dm
1?/!
1V#!
1G=
1=M
1<]
1>m
19/!
1P#!
1A=
17M
16]
18m
13/!
1J#!
1;=
11M
10]
12m
1-/!
1D#!
1Q<
1GL
1F\
1Hl
1L.!
1Z"!
1K<
1AL
1@\
1Bl
1F.!
1T"!
1E<
1;L
1:\
1<l
1@.!
1N"!
1?<
15L
14\
16l
1:.!
1H"!
1U;
1KK
1J[
1Lk
1Y-!
1^!!
1O;
1EK
1D[
1Fk
1S-!
1X!!
1I;
1?K
1>[
1@k
1M-!
1R!!
1C;
19K
18[
1:k
1G-!
1L!!
0N!!
034
0<k
0:[
0;K
0E;
0T!!
024
0Bk
0@[
0AK
0K;
0Z!!
014
0Hk
0F[
0GK
0Q;
0`!!
004
0Nk
0L[
0MK
0W;
0J"!
0/4
08l
06\
07L
0A<
0P"!
0.4
0>l
0<\
0=L
0G<
0V"!
0-4
0Dl
0B\
0CL
0M<
0\"!
0,4
0Jl
0H\
0IL
0S<
0F#!
0+4
04m
02]
03M
0==
0L#!
0*4
0:m
08]
09M
0C=
0R#!
0)4
0@m
0>]
0?M
0I=
0X#!
0(4
0Fm
0D]
0EM
0O=
0B$!
0'4
02n
00^
0/N
09>
0H$!
0&4
08n
06^
05N
0?>
0N$!
0%4
0>n
0<^
0;N
0E>
0T$!
0$4
0Dn
0B^
0AN
0K>
1M>
1CN
1D^
1Fn
1V$!
1G>
1=N
1>^
1@n
1P$!
1A>
17N
18^
1:n
1J$!
1;>
11N
12^
14n
1D$!
1Q=
1GM
1F]
1Hm
1Z#!
1K=
1AM
1@]
1Bm
1T#!
1E=
1;M
1:]
1<m
1N#!
1?=
15M
14]
16m
1H#!
1U<
1KL
1J\
1Ll
1^"!
1O<
1EL
1D\
1Fl
1X"!
1I<
1?L
1>\
1@l
1R"!
1C<
19L
18\
1:l
1L"!
1Y;
1OK
1N[
1Pk
1b!!
1S;
1IK
1H[
1Jk
1\!!
1M;
1CK
1B[
1Dk
1V!!
1G;
1=K
1<[
1>k
1P!!
0B!!
00k
0.[
0/K
09;
0D!!
02k
00[
01K
0;;
0F!!
04k
02[
03K
0=;
0H!!
06k
04[
05K
0?;
0>"!
0,l
0*\
0+L
05<
0@"!
0.l
0,\
0-L
07<
0B"!
00l
0.\
0/L
09<
0D"!
02l
00\
01L
0;<
0:#!
0(m
0&]
0'M
01=
0<#!
0*m
0(]
0)M
03=
0>#!
0,m
0*]
0+M
05=
0@#!
0.m
0,]
0-M
07=
06$!
0&n
0$^
0#N
0->
08$!
0(n
0&^
0%N
0/>
0:$!
0*n
0(^
0'N
01>
0<$!
0,n
0*^
0)N
03>
1y>
1oN
1p^
1rn
1$%!
1s>
1iN
1j^
1ln
1|$!
1m>
1cN
1d^
1fn
1v$!
1g>
1]N
1^^
1`n
1p$!
1}=
1sM
1r]
1tm
1($!
1w=
1mM
1l]
1nm
1"$!
1q=
1gM
1f]
1hm
1z#!
1k=
1aM
1`]
1bm
1t#!
1#=
1wL
1v\
1xl
1,#!
1{<
1qL
1p\
1rl
1&#!
1u<
1kL
1j\
1ll
1~"!
1o<
1eL
1d\
1fl
1x"!
1'<
1{K
1z[
1|k
10"!
1!<
1uK
1t[
1vk
1*"!
1y;
1oK
1n[
1pk
1$"!
1s;
1iK
1h[
1jk
1|!!
0~!!
0lk
0j[
0kK
0u;
0&"!
0rk
0p[
0qK
0{;
0,"!
0xk
0v[
0wK
0#<
02"!
0~k
0|[
0}K
0)<
0z"!
0hl
0f\
0gL
0q<
0"#!
0nl
0l\
0mL
0w<
0(#!
0tl
0r\
0sL
0}<
0.#!
0zl
0x\
0yL
0%=
0v#!
0dm
0b]
0cM
0m=
0|#!
0jm
0h]
0iM
0s=
0$$!
0pm
0n]
0oM
0y=
0*$!
0vm
0t]
0uM
0!>
0r$!
0bn
0`^
0_N
0i>
0x$!
0hn
0f^
0eN
0o>
0~$!
0nn
0l^
0kN
0u>
0&%!
0tn
0r^
0qN
0{>
1}>
1sN
1t^
1vn
1(%!
1w>
1mN
1n^
1pn
1"%!
1q>
1gN
1h^
1jn
1z$!
1k>
1aN
1b^
1dn
1t$!
1#>
1wM
1v]
1xm
1,$!
1{=
1qM
1p]
1rm
1&$!
1u=
1kM
1j]
1lm
1~#!
1o=
1eM
1d]
1fm
1x#!
1'=
1{L
1z\
1|l
10#!
1!=
1uL
1t\
1vl
1*#!
1y<
1oL
1n\
1pl
1$#!
1s<
1iL
1h\
1jl
1|"!
1+<
1!L
1~[
1"l
14"!
1%<
1yK
1x[
1zk
1."!
1};
1sK
1r[
1tk
1("!
1w;
1mK
1l[
1nk
1""!
08{
0%g
0$W
0"G
0/7
07{
0$g
0#W
0!G
0.7
06{
0#g
0"W
0~F
0-7
05{
0"g
0!W
0}F
0,7
04{
0!g
0~V
0|F
0+7
03{
0~f
0}V
0{F
0*7
02{
0}f
0|V
0zF
0)7
01{
0|f
0{V
0yF
0(7
00{
0{f
0zV
0xF
0'7
0/{
0zf
0yV
0wF
0&7
0.{
0yf
0xV
0vF
0%7
0-{
0xf
0wV
0uF
0$7
0,{
0wf
0vV
0tF
0#7
0+{
0vf
0uV
0sF
0"7
0*{
0uf
0tV
0rF
0!7
0){
0tf
0sV
0qF
0~6
19B
13R
14b
16r
1B(!
13B
1-R
1.b
10r
1<(!
1-B
1'R
1(b
1*r
16(!
1'B
1!R
1"b
1$r
10(!
1=A
17Q
14a
16q
1F'!
17A
11Q
1.a
10q
1@'!
11A
1+Q
1(a
1*q
1:'!
1+A
1%Q
1"a
1$q
14'!
1A@
1;P
18`
1:p
1J&!
1;@
15P
12`
14p
1D&!
15@
1/P
1,`
1.p
1>&!
1/@
1)P
1&`
1(p
18&!
1E?
1?O
1<_
1>o
1N%!
1??
19O
16_
18o
1H%!
19?
13O
10_
12o
1B%!
13?
1-O
1*_
1,o
1<%!
0>%!
0.o
0,_
0/O
05?
0D%!
04o
02_
05O
0;?
0J%!
0:o
08_
0;O
0A?
0P%!
0@o
0>_
0AO
0G?
0:&!
0*p
0(`
0+P
01@
0@&!
00p
0.`
01P
07@
0F&!
06p
04`
07P
0=@
0L&!
0<p
0:`
0=P
0C@
06'!
0&q
0$a
0'Q
0-A
0<'!
0,q
0*a
0-Q
03A
0B'!
02q
00a
03Q
09A
0H'!
08q
06a
09Q
0?A
02(!
0&r
0$b
0#R
0)B
08(!
0,r
0*b
0)R
0/B
0>(!
02r
00b
0/R
05B
0D(!
08r
06b
05R
0;B
1=B
17R
18b
1:r
1F(!
17B
11R
12b
14r
1@(!
11B
1+R
1,b
1.r
1:(!
1+B
1%R
1&b
1(r
14(!
1AA
1;Q
18a
1:q
1J'!
1;A
15Q
12a
14q
1D'!
15A
1/Q
1,a
1.q
1>'!
1/A
1)Q
1&a
1(q
18'!
1E@
1?P
1<`
1>p
1N&!
1?@
19P
16`
18p
1H&!
19@
13P
10`
12p
1B&!
13@
1-P
1*`
1,p
1<&!
1I?
1CO
1@_
1Bo
1R%!
1C?
1=O
1:_
1<o
1L%!
1=?
17O
14_
16o
1F%!
17?
11O
1._
10o
1@%!
02%!
0"o
0~^
0#O
0)?
04%!
0$o
0"_
0%O
0+?
06%!
0&o
0$_
0'O
0-?
08%!
0(o
0&_
0)O
0/?
0.&!
0|o
0z_
0}O
0%@
00&!
0~o
0|_
0!P
0'@
02&!
0"p
0~_
0#P
0)@
04&!
0$p
0"`
0%P
0+@
0*'!
0xp
0v`
0yP
0!A
0,'!
0zp
0x`
0{P
0#A
0.'!
0|p
0z`
0}P
0%A
00'!
0~p
0|`
0!Q
0'A
0&(!
0xq
0va
0uQ
0{A
0((!
0zq
0xa
0wQ
0}A
0*(!
0|q
0za
0yQ
0!B
0,(!
0~q
0|a
0{Q
0#B
1iB
1cR
1db
1fr
1r(!
1cB
1]R
1^b
1`r
1l(!
1]B
1WR
1Xb
1Zr
1f(!
1WB
1QR
1Rb
1Tr
1`(!
1mA
1gQ
1da
1fq
1v'!
1gA
1aQ
1^a
1`q
1p'!
1aA
1[Q
1Xa
1Zq
1j'!
1[A
1UQ
1Ra
1Tq
1d'!
1q@
1kP
1h`
1jp
1z&!
1k@
1eP
1b`
1dp
1t&!
1e@
1_P
1\`
1^p
1n&!
1_@
1YP
1V`
1Xp
1h&!
1u?
1oO
1l_
1no
1~%!
1o?
1iO
1f_
1ho
1x%!
1i?
1cO
1`_
1bo
1r%!
1c?
1]O
1Z_
1\o
1l%!
0n%!
0^o
0\_
0_O
0e?
0t%!
0do
0b_
0eO
0k?
0z%!
0jo
0h_
0kO
0q?
0"&!
0po
0n_
0qO
0w?
0j&!
0Zp
0X`
0[P
0a@
0p&!
0`p
0^`
0aP
0g@
0v&!
0fp
0d`
0gP
0m@
0|&!
0lp
0j`
0mP
0s@
0f'!
0Vq
0Ta
0WQ
0]A
0l'!
0\q
0Za
0]Q
0cA
0r'!
0bq
0`a
0cQ
0iA
0x'!
0hq
0fa
0iQ
0oA
0b(!
0Vr
0Tb
0SR
0YB
0h(!
0\r
0Zb
0YR
0_B
0n(!
0br
0`b
0_R
0eB
0t(!
0hr
0fb
0eR
0kB
1mB
1gR
1hb
1jr
1v(!
1gB
1aR
1bb
1dr
1p(!
1aB
1[R
1\b
1^r
1j(!
1[B
1UR
1Vb
1Xr
1d(!
1qA
1kQ
1ha
1jq
1z'!
1kA
1eQ
1ba
1dq
1t'!
1eA
1_Q
1\a
1^q
1n'!
1_A
1YQ
1Va
1Xq
1h'!
1u@
1oP
1l`
1np
1~&!
1o@
1iP
1f`
1hp
1x&!
1i@
1cP
1``
1bp
1r&!
1c@
1]P
1Z`
1\p
1l&!
1y?
1sO
1p_
1ro
1$&!
1s?
1mO
1j_
1lo
1|%!
1m?
1gO
1d_
1fo
1v%!
1g?
1aO
1^_
1`o
1p%!
0H{
05g
04W
02G
0?7
0G{
04g
03W
01G
0>7
0F{
03g
02W
00G
0=7
0E{
02g
01W
0/G
0<7
0D{
01g
00W
0.G
0;7
0C{
00g
0/W
0-G
0:7
0B{
0/g
0.W
0,G
097
0A{
0.g
0-W
0+G
087
0@{
0-g
0,W
0*G
077
0?{
0,g
0+W
0)G
067
0>{
0+g
0*W
0(G
057
0={
0*g
0)W
0'G
047
0<{
0)g
0(W
0&G
037
0;{
0(g
0'W
0%G
027
0:{
0'g
0&W
0$G
017
09{
0&g
0%W
0#G
007
1)F
1+V
1,f
1.v
12,!
1#F
1%V
1&f
1(v
1,,!
1{E
1}U
1~e
1"v
1&,!
1uE
1wU
1xe
1zu
1~+!
1-E
1/U
1,e
1.u
16+!
1'E
1)U
1&e
1(u
10+!
1!E
1#U
1~d
1"u
1*+!
1yD
1{T
1xd
1zt
1$+!
11D
13T
1,d
1.t
1:*!
1+D
1-T
1&d
1(t
14*!
1%D
1'T
1~c
1"t
1.*!
1}C
1!T
1xc
1zs
1(*!
15C
13S
10c
12s
1>)!
1/C
1-S
1*c
1,s
18)!
1)C
1'S
1$c
1&s
12)!
1#C
1!S
1|b
1~r
1,)!
0.)!
0"s
0~b
0#S
0%C
04)!
0(s
0&c
0)S
0+C
0:)!
0.s
0,c
0/S
01C
0@)!
04s
02c
05S
07C
0**!
0|s
0zc
0#T
0!D
00*!
0$t
0"d
0)T
0'D
06*!
0*t
0(d
0/T
0-D
0<*!
00t
0.d
05T
03D
0&+!
0|t
0zd
0}T
0{D
0,+!
0$u
0"e
0%U
0#E
02+!
0*u
0(e
0+U
0)E
08+!
00u
0.e
01U
0/E
0",!
0|u
0ze
0yU
0wE
0(,!
0$v
0"f
0!V
0}E
0.,!
0*v
0(f
0'V
0%F
04,!
00v
0.f
0-V
0+F
1-F
1/V
10f
12v
16,!
1'F
1)V
1*f
1,v
10,!
1!F
1#V
1$f
1&v
1*,!
1yE
1{U
1|e
1~u
1$,!
11E
13U
10e
12u
1:+!
1+E
1-U
1*e
1,u
14+!
1%E
1'U
1$e
1&u
1.+!
1}D
1!U
1|d
1~t
1(+!
15D
17T
10d
12t
1>*!
1/D
11T
1*d
1,t
18*!
1)D
1+T
1$d
1&t
12*!
1#D
1%T
1|c
1~s
1,*!
19C
17S
14c
16s
1B)!
13C
11S
1.c
10s
1<)!
1-C
1+S
1(c
1*s
16)!
1'C
1%S
1"c
1$s
10)!
0")!
0tr
0rb
0uR
0wB
0$)!
0vr
0tb
0wR
0yB
0&)!
0xr
0vb
0yR
0{B
0()!
0zr
0xb
0{R
0}B
0|)!
0ps
0nc
0uS
0sC
0~)!
0rs
0pc
0wS
0uC
0"*!
0ts
0rc
0yS
0wC
0$*!
0vs
0tc
0{S
0yC
0x*!
0pt
0nd
0qT
0oD
0z*!
0rt
0pd
0sT
0qD
0|*!
0tt
0rd
0uT
0sD
0~*!
0vt
0td
0wT
0uD
0t+!
0pu
0ne
0mU
0kE
0v+!
0ru
0pe
0oU
0mE
0x+!
0tu
0re
0qU
0oE
0z+!
0vu
0te
0sU
0qE
1YF
1[V
1\f
1^v
1b,!
1SF
1UV
1Vf
1Xv
1\,!
1MF
1OV
1Pf
1Rv
1V,!
1GF
1IV
1Jf
1Lv
1P,!
1]E
1_U
1\e
1^u
1f+!
1WE
1YU
1Ve
1Xu
1`+!
1QE
1SU
1Pe
1Ru
1Z+!
1KE
1MU
1Je
1Lu
1T+!
1aD
1cT
1\d
1^t
1j*!
1[D
1]T
1Vd
1Xt
1d*!
1UD
1WT
1Pd
1Rt
1^*!
1OD
1QT
1Jd
1Lt
1X*!
1eC
1cS
1`c
1bs
1n)!
1_C
1]S
1Zc
1\s
1h)!
1YC
1WS
1Tc
1Vs
1b)!
1SC
1QS
1Nc
1Ps
1\)!
0^)!
0Rs
0Pc
0SS
0UC
0d)!
0Xs
0Vc
0YS
0[C
0j)!
0^s
0\c
0_S
0aC
0p)!
0ds
0bc
0eS
0gC
0Z*!
0Nt
0Ld
0ST
0QD
0`*!
0Tt
0Rd
0YT
0WD
0f*!
0Zt
0Xd
0_T
0]D
0l*!
0`t
0^d
0eT
0cD
0V+!
0Nu
0Le
0OU
0ME
0\+!
0Tu
0Re
0UU
0SE
0b+!
0Zu
0Xe
0[U
0YE
0h+!
0`u
0^e
0aU
0_E
0R,!
0Nv
0Lf
0KV
0IF
0X,!
0Tv
0Rf
0QV
0OF
0^,!
0Zv
0Xf
0WV
0UF
0d,!
0`v
0^f
0]V
0[F
1]F
1_V
1`f
1bv
1f,!
1WF
1YV
1Zf
1\v
1`,!
1QF
1SV
1Tf
1Vv
1Z,!
1KF
1MV
1Nf
1Pv
1T,!
1aE
1cU
1`e
1bu
1j+!
1[E
1]U
1Ze
1\u
1d+!
1UE
1WU
1Te
1Vu
1^+!
1OE
1QU
1Ne
1Pu
1X+!
1eD
1gT
1`d
1bt
1n*!
1_D
1aT
1Zd
1\t
1h*!
1YD
1[T
1Td
1Vt
1b*!
1SD
1UT
1Nd
1Pt
1\*!
1iC
1gS
1dc
1fs
1r)!
1cC
1aS
1^c
1`s
1l)!
1]C
1[S
1Xc
1Zs
1f)!
1WC
1US
1Rc
1Ts
1`)!
0U5
0j6
0Z6
0J6
0:6
0T5
0i6
0Y6
0I6
096
0S5
0h6
0X6
0H6
086
0R5
0g6
0W6
0G6
076
0Q5
0f6
0V6
0F6
066
0P5
0e6
0U6
0E6
056
0O5
0d6
0T6
0D6
046
0N5
0c6
0S6
0C6
036
0M5
0b6
0R6
0B6
026
0L5
0a6
0Q6
0A6
016
0K5
0`6
0P6
0@6
006
0J5
0_6
0O6
0?6
0/6
0I5
0^6
0N6
0>6
0.6
0H5
0]6
0M6
0=6
0-6
0G5
0\6
0L6
0<6
0,6
0F5
0[6
0K6
0;6
0+6
1Xy
1py
1Ry
1jy
1Ly
1dy
1Fy
1^y
1ex
1}x
1_x
1wx
1Yx
1qx
1Sx
1kx
1rw
1,x
1lw
1&x
1fw
1~w
1`w
1xw
1!w
19w
1yv
13w
1sv
1-w
1mv
1'w
0)w
0ov
0/w
0uv
05w
0{v
0;w
0#w
0zw
0bw
0"x
0hw
0(x
0nw
0.x
0tw
0mx
0Ux
0sx
0[x
0yx
0ax
0!y
0gx
0`y
0Hy
0fy
0Ny
0ly
0Ty
0ry
0Zy
1\y
1ty
1Vy
1ny
1Py
1hy
1Jy
1by
1ix
1#y
1cx
1{x
1]x
1ux
1Wx
1ox
1vw
10x
1pw
1*x
1jw
1$x
1dw
1|w
1%w
1=w
1}v
17w
1wv
11w
1qv
1+w
0dv
0cv
0fv
0ev
0hv
0gv
0kv
0iv
0Ww
0Vw
0Yw
0Xw
0[w
0Zw
0^w
0\w
0Jx
0Ix
0Lx
0Kx
0Nx
0Mx
0Qx
0Ox
0=y
0<y
0?y
0>y
0Ay
0@y
0Dy
0By
1*z
1$z
1|y
1vy
17y
11y
1+y
1%y
1Dx
1>x
18x
12x
1Qw
1Kw
1Ew
1?w
0Aw
0Gw
0Mw
0Sw
04x
0:x
0@x
0Fx
0'y
0-y
03y
09y
0xy
0~y
0&z
0,z
1.z
1(z
1"z
1zy
1;y
15y
1/y
1)y
1Hx
1Bx
1<x
16x
1Uw
1Ow
1Iw
1Cw
0C4
0B4
0A4
0@4
0?4
0>4
0=4
0<4
0;4
0:4
094
084
074
064
054
044
055
045
035
025
015
005
0/5
0.5
0-5
0,5
0+5
0*5
0)5
0(5
0'5
0&5
1J!
0ee
0de
0ce
0be
0ed
0dd
0cd
0bd
0ma
0la
0ka
0ja
0y]
0x]
0s4
0r4
0q4
0p4
0o4
0n4
0m4
0l4
0k4
0j4
0i4
0h4
0g4
0f4
0e4
0d4
0%5
0$5
0#5
0"5
0!5
0~4
0}4
0|4
0{4
0z4
0y4
0x4
0w4
0v4
0u4
0t4
0]5
0\5
0[5
0Z5
0Y5
0X5
0W5
0V5
1t/!
1n/!
1h/!
1b/!
1#/!
1{.!
1u.!
1o.!
10.!
1*.!
1$.!
1|-!
1=-!
17-!
11-!
1+-!
0--!
03-!
09-!
0?-!
0~-!
0&.!
0,.!
02.!
0q.!
0w.!
0}.!
0%/!
0d/!
0j/!
0p/!
0v/!
1x/!
1r/!
1l/!
1f/!
1'/!
1!/!
1y.!
1s.!
14.!
1..!
1(.!
1".!
1A-!
1;-!
15-!
1/-!
0h,!
0j,!
0l,!
0o,!
0[-!
0]-!
0_-!
0b-!
0N.!
0P.!
0R.!
0U.!
0A/!
0C/!
0E/!
0H/!
0}5
0|5
0{5
0z5
0y5
0x5
0w5
0v5
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
0=5
0<5
0;5
0:5
095
085
075
065
0q+
1v(
1u(
0s(
1r(
0o(
0m(
1k(
1j(
1#(
1"(
0;2
182
1V0
b100 *,
b100000000000 _*
b0 a*
b100 a*
b100 b*
b1110000101001100 _*
1n"
1@(
1y!
1x!
0v!
1u!
0r!
0p!
1n!
1m!
1c$
1>
1=
0;
1:
07
05
13
12
#850
08!
05!
#900
18!
15!
0E*
1D*
1u*
1t*
0r*
1q*
0n*
0l*
1j*
1i*
0(+
1'+
11+
1x0
1*1
1'1
1&1
141
1H1
1G1
1F1
1E1
1D1
1C1
1B1
1A1
1@1
1?1
1>1
1=1
1<1
1;1
1:1
191
1{1
1z1
1(2
1%2
1$2
1|1
1l0
022
012
031!
021!
011!
001!
0/1!
0.1!
0-1!
0,1!
0+1!
0*1!
0)1!
0(1!
0'1!
0&1!
0%1!
0$1!
1B1!
1R1!
0c1!
0b1!
0a1!
0`1!
0_1!
0^1!
0]1!
0\1!
0[1!
0Z1!
0Y1!
0X1!
0W1!
0V1!
0U1!
0T1!
0|0!
0!2!
0*2!
0)2!
042!
022!
012!
1/2!
0+2!
0#1!
1A2!
0E2!
0D2!
0T2!
0S2!
1R2!
1u2!
1t2!
1s2!
1r2!
1q2!
1p2!
1o2!
1n2!
1m2!
1l2!
1k2!
1j2!
1i2!
1h2!
1g2!
1f2!
1!3!
0B2!
1*3!
143!
123!
0,3!
0I3!
0H3!
1G3!
b1010 :!
b11 .!
#901
1h!
0i!
0j!
0O"
1U"
1W"
1,(
0~'
1|#
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1p'
0q'
0r'
0^$
0_$
18(
07(
0>"
1B"
0D"
0E"
0G"
0((
0)(
0l#
0K$
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
1b'
1Z!
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0P(
0Q(
1o"
1."
14"
15"
18"
1%(
1&(
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1g$
1;$
1<$
1?$
1]#
1J(
10#
01#
1}!
1~!
0""
0$"
1'"
0("
1*"
1+"
1d(
0e(
1J)
1K)
1M)
03(
0;2!
1Y*
1<2!
0l+
0~"
0O)
0E)
1!#
1~"
1O)
0A
1-!
0U
0/
1.
1C+
1B+
1P#
1O#
0M#
1L#
12$
11$
0/$
1.$
0+$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
1i+
1h+
0f+
1e+
0b+
0`+
1^+
1]+
1W2
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
1>3
1=3
1<3
1;3
1:3
193
183
173
163
153
143
133
123
113
103
1/3
1j"
0Z-
1D
1*)
1S0!
1g2
15*
1Q
1q3
1p3
1o3
1n3
1m3
1l3
1k3
1j3
1i3
1h3
1g3
1f3
1e3
1d3
1c3
1b3
0Y:
0MJ
0NZ
0Pj
1qz
1u5
0b~
0S:
0GJ
0HZ
0Jj
1nz
1t5
0\~
0M:
0AJ
0BZ
0Dj
1kz
1s5
0V~
0G:
0;J
0<Z
0>j
1hz
1r5
0P~
0]9
0QI
0RY
0Si
1az
1q5
0f}
0W9
0KI
0LY
0Mi
1^z
1p5
0`}
0Q9
0EI
0FY
0Gi
1[z
1o5
0Z}
0K9
0?I
0@Y
0Ai
1Xz
1n5
0T}
0a8
0UH
0VX
0Wh
1Qz
1m5
0j|
0[8
0OH
0PX
0Qh
1Nz
1l5
0d|
0U8
0IH
0JX
0Kh
1Kz
1k5
0^|
0O8
0CH
0DX
0Eh
1Hz
1j5
0X|
0e7
0YG
0ZW
0[g
1Az
1i5
0n{
0_7
0SG
0TW
0Ug
1>z
1h5
0h{
0Y7
0MG
0NW
0Og
1;z
1g5
0b{
0S7
0GG
0HW
0Ig
18z
1f5
0\{
1^{
1S4
1Kg
1JW
1IG
1U7
1d{
1R4
1Qg
1PW
1OG
1[7
1j{
1Q4
1Wg
1VW
1UG
1a7
1p{
1P4
1]g
1\W
1[G
1g7
1Z|
1O4
1Gh
1FX
1EH
1Q8
1`|
1N4
1Mh
1LX
1KH
1W8
1f|
1M4
1Sh
1RX
1QH
1]8
1l|
1L4
1Yh
1XX
1WH
1c8
1V}
1K4
1Ci
1BY
1AI
1M9
1\}
1J4
1Ii
1HY
1GI
1S9
1b}
1I4
1Oi
1NY
1MI
1Y9
1h}
1H4
1Ui
1TY
1SI
1_9
1R~
1G4
1@j
1>Z
1=J
1I:
1X~
1F4
1Fj
1DZ
1CJ
1O:
1^~
1E4
1Lj
1JZ
1IJ
1U:
1d~
1D4
1Rj
1PZ
1OJ
1[:
0]:
0QJ
0RZ
0Tj
0\/!
0f~
0W:
0KJ
0LZ
0Nj
0V/!
0`~
0Q:
0EJ
0FZ
0Hj
0P/!
0Z~
0K:
0?J
0@Z
0Bj
0J/!
0T~
0a9
0UI
0VY
0Wi
0i.!
0j}
0[9
0OI
0PY
0Qi
0c.!
0d}
0U9
0II
0JY
0Ki
0].!
0^}
0O9
0CI
0DY
0Ei
0W.!
0X}
0e8
0YH
0ZX
0[h
0v-!
0n|
0_8
0SH
0TX
0Uh
0p-!
0h|
0Y8
0MH
0NX
0Oh
0j-!
0b|
0S8
0GH
0HX
0Ih
0d-!
0\|
0i7
0]G
0^W
0_g
0%-!
0r{
0c7
0WG
0XW
0Yg
0},!
0l{
0]7
0QG
0RW
0Sg
0w,!
0f{
0W7
0KG
0LW
0Mg
0q,!
0`{
1R{
1s,!
1?g
1>W
1=G
1I7
1T{
1y,!
1Ag
1@W
1?G
1K7
1V{
1!-!
1Cg
1BW
1AG
1M7
1X{
1'-!
1Eg
1DW
1CG
1O7
1N|
1f-!
1;h
1:X
19H
1E8
1P|
1l-!
1=h
1<X
1;H
1G8
1R|
1r-!
1?h
1>X
1=H
1I8
1T|
1x-!
1Ah
1@X
1?H
1K8
1J}
1Y.!
17i
16Y
15I
1A9
1L}
1_.!
19i
18Y
17I
1C9
1N}
1e.!
1;i
1:Y
19I
1E9
1P}
1k.!
1=i
1<Y
1;I
1G9
1F~
1L/!
14j
12Z
11J
1=:
1H~
1R/!
16j
14Z
13J
1?:
1J~
1X/!
18j
16Z
15J
1A:
1L~
1^/!
1:j
18Z
17J
1C:
0+;
0}J
0~Z
0"k
0`/!
04!!
0%;
0wJ
0xZ
0zj
0Z/!
0.!!
0}:
0qJ
0rZ
0tj
0T/!
0(!!
0w:
0kJ
0lZ
0nj
0N/!
0"!!
0/:
0#J
0$Z
0%j
0m.!
08~
0):
0{I
0|Y
0}i
0g.!
02~
0#:
0uI
0vY
0wi
0a.!
0,~
0{9
0oI
0pY
0qi
0[.!
0&~
039
0'I
0(Y
0)i
0z-!
0<}
0-9
0!I
0"Y
0#i
0t-!
06}
0'9
0yH
0zX
0{h
0n-!
00}
0!9
0sH
0tX
0uh
0h-!
0*}
078
0+H
0,X
0-h
0)-!
0@|
018
0%H
0&X
0'h
0#-!
0:|
0+8
0}G
0~W
0!h
0{,!
04|
0%8
0wG
0xW
0yg
0u,!
0.|
10|
1g,!
1{g
1zW
1yG
1'8
16|
1i,!
1#h
1"X
1!H
1-8
1<|
1k,!
1)h
1(X
1'H
138
1B|
1m,!
1/h
1.X
1-H
198
1,}
1Z-!
1wh
1vX
1uH
1#9
12}
1\-!
1}h
1|X
1{H
1)9
18}
1^-!
1%i
1$Y
1#I
1/9
1>}
1`-!
1+i
1*Y
1)I
159
1(~
1M.!
1si
1rY
1qI
1}9
1.~
1O.!
1yi
1xY
1wI
1%:
14~
1Q.!
1!j
1~Y
1}I
1+:
1:~
1S.!
1'j
1&Z
1%J
11:
1$!!
1@/!
1pj
1nZ
1mJ
1y:
1*!!
1B/!
1vj
1tZ
1sJ
1!;
10!!
1D/!
1|j
1zZ
1yJ
1';
16!!
1F/!
1$k
1"[
1!K
1-;
0/;
0#K
0$[
0&k
0.0!
08!!
0);
0{J
0|Z
0~j
0(0!
02!!
0#;
0uJ
0vZ
0xj
0"0!
0,!!
0{:
0oJ
0pZ
0rj
0z/!
0&!!
03:
0'J
0(Z
0)j
0;/!
0<~
0-:
0!J
0"Z
0#j
05/!
06~
0':
0yI
0zY
0{i
0//!
00~
0!:
0sI
0tY
0ui
0)/!
0*~
079
0+I
0,Y
0-i
0H.!
0@}
019
0%I
0&Y
0'i
0B.!
0:}
0+9
0}H
0~X
0!i
0<.!
04}
0%9
0wH
0xX
0yh
06.!
0.}
0;8
0/H
00X
01h
0U-!
0D|
058
0)H
0*X
0+h
0O-!
0>|
0/8
0#H
0$X
0%h
0I-!
08|
0)8
0{G
0|W
0}g
0C-!
02|
1({
1E-!
1sf
1rV
1pF
1}6
1'{
1K-!
1rf
1qV
1oF
1|6
1&{
1Q-!
1qf
1pV
1nF
1{6
1%{
1W-!
1pf
1oV
1mF
1z6
1${
18.!
1of
1nV
1lF
1y6
1#{
1>.!
1nf
1mV
1kF
1x6
1"{
1D.!
1mf
1lV
1jF
1w6
1!{
1J.!
1lf
1kV
1iF
1v6
1~z
1+/!
1kf
1jV
1hF
1u6
1}z
11/!
1jf
1iV
1gF
1t6
1|z
17/!
1if
1hV
1fF
1s6
1{z
1=/!
1hf
1gV
1eF
1r6
1zz
1|/!
1gf
1fV
1dF
1q6
1yz
1$0!
1ff
1eV
1cF
1p6
1xz
1*0!
1ef
1dV
1bF
1o6
1wz
100!
1df
1cV
1aF
1n6
0I>
0?N
0@^
0Bn
020!
0R$!
0C>
09N
0:^
0<n
0,0!
0L$!
0=>
03N
04^
06n
0&0!
0F$!
07>
0-N
0.^
00n
0~/!
0@$!
0M=
0CM
0B]
0Dm
0?/!
0V#!
0G=
0=M
0<]
0>m
09/!
0P#!
0A=
07M
06]
08m
03/!
0J#!
0;=
01M
00]
02m
0-/!
0D#!
0Q<
0GL
0F\
0Hl
0L.!
0Z"!
0K<
0AL
0@\
0Bl
0F.!
0T"!
0E<
0;L
0:\
0<l
0@.!
0N"!
0?<
05L
04\
06l
0:.!
0H"!
0U;
0KK
0J[
0Lk
0Y-!
0^!!
0O;
0EK
0D[
0Fk
0S-!
0X!!
0I;
0?K
0>[
0@k
0M-!
0R!!
0C;
09K
08[
0:k
0G-!
0L!!
1N!!
134
1<k
1:[
1;K
1E;
1T!!
124
1Bk
1@[
1AK
1K;
1Z!!
114
1Hk
1F[
1GK
1Q;
1`!!
104
1Nk
1L[
1MK
1W;
1J"!
1/4
18l
16\
17L
1A<
1P"!
1.4
1>l
1<\
1=L
1G<
1V"!
1-4
1Dl
1B\
1CL
1M<
1\"!
1,4
1Jl
1H\
1IL
1S<
1F#!
1+4
14m
12]
13M
1==
1L#!
1*4
1:m
18]
19M
1C=
1R#!
1)4
1@m
1>]
1?M
1I=
1X#!
1(4
1Fm
1D]
1EM
1O=
1B$!
1'4
12n
10^
1/N
19>
1H$!
1&4
18n
16^
15N
1?>
1N$!
1%4
1>n
1<^
1;N
1E>
1T$!
1$4
1Dn
1B^
1AN
1K>
0M>
0CN
0D^
0Fn
0V$!
0G>
0=N
0>^
0@n
0P$!
0A>
07N
08^
0:n
0J$!
0;>
01N
02^
04n
0D$!
0Q=
0GM
0F]
0Hm
0Z#!
0K=
0AM
0@]
0Bm
0T#!
0E=
0;M
0:]
0<m
0N#!
0?=
05M
04]
06m
0H#!
0U<
0KL
0J\
0Ll
0^"!
0O<
0EL
0D\
0Fl
0X"!
0I<
0?L
0>\
0@l
0R"!
0C<
09L
08\
0:l
0L"!
0Y;
0OK
0N[
0Pk
0b!!
0S;
0IK
0H[
0Jk
0\!!
0M;
0CK
0B[
0Dk
0V!!
0G;
0=K
0<[
0>k
0P!!
1B!!
10k
1.[
1/K
19;
1D!!
12k
10[
11K
1;;
1F!!
14k
12[
13K
1=;
1H!!
16k
14[
15K
1?;
1>"!
1,l
1*\
1+L
15<
1@"!
1.l
1,\
1-L
17<
1B"!
10l
1.\
1/L
19<
1D"!
12l
10\
11L
1;<
1:#!
1(m
1&]
1'M
11=
1<#!
1*m
1(]
1)M
13=
1>#!
1,m
1*]
1+M
15=
1@#!
1.m
1,]
1-M
17=
16$!
1&n
1$^
1#N
1->
18$!
1(n
1&^
1%N
1/>
1:$!
1*n
1(^
1'N
11>
1<$!
1,n
1*^
1)N
13>
0y>
0oN
0p^
0rn
0$%!
0s>
0iN
0j^
0ln
0|$!
0m>
0cN
0d^
0fn
0v$!
0g>
0]N
0^^
0`n
0p$!
0}=
0sM
0r]
0tm
0($!
0w=
0mM
0l]
0nm
0"$!
0q=
0gM
0f]
0hm
0z#!
0k=
0aM
0`]
0bm
0t#!
0#=
0wL
0v\
0xl
0,#!
0{<
0qL
0p\
0rl
0&#!
0u<
0kL
0j\
0ll
0~"!
0o<
0eL
0d\
0fl
0x"!
0'<
0{K
0z[
0|k
00"!
0!<
0uK
0t[
0vk
0*"!
0y;
0oK
0n[
0pk
0$"!
0s;
0iK
0h[
0jk
0|!!
1~!!
1lk
1j[
1kK
1u;
1&"!
1rk
1p[
1qK
1{;
1,"!
1xk
1v[
1wK
1#<
12"!
1~k
1|[
1}K
1)<
1z"!
1hl
1f\
1gL
1q<
1"#!
1nl
1l\
1mL
1w<
1(#!
1tl
1r\
1sL
1}<
1.#!
1zl
1x\
1yL
1%=
1v#!
1dm
1b]
1cM
1m=
1|#!
1jm
1h]
1iM
1s=
1$$!
1pm
1n]
1oM
1y=
1*$!
1vm
1t]
1uM
1!>
1r$!
1bn
1`^
1_N
1i>
1x$!
1hn
1f^
1eN
1o>
1~$!
1nn
1l^
1kN
1u>
1&%!
1tn
1r^
1qN
1{>
0}>
0sN
0t^
0vn
0(%!
0w>
0mN
0n^
0pn
0"%!
0q>
0gN
0h^
0jn
0z$!
0k>
0aN
0b^
0dn
0t$!
0#>
0wM
0v]
0xm
0,$!
0{=
0qM
0p]
0rm
0&$!
0u=
0kM
0j]
0lm
0~#!
0o=
0eM
0d]
0fm
0x#!
0'=
0{L
0z\
0|l
00#!
0!=
0uL
0t\
0vl
0*#!
0y<
0oL
0n\
0pl
0$#!
0s<
0iL
0h\
0jl
0|"!
0+<
0!L
0~[
0"l
04"!
0%<
0yK
0x[
0zk
0."!
0};
0sK
0r[
0tk
0("!
0w;
0mK
0l[
0nk
0""!
18{
1%g
1$W
1"G
1/7
17{
1$g
1#W
1!G
1.7
16{
1#g
1"W
1~F
1-7
15{
1"g
1!W
1}F
1,7
14{
1!g
1~V
1|F
1+7
13{
1~f
1}V
1{F
1*7
12{
1}f
1|V
1zF
1)7
11{
1|f
1{V
1yF
1(7
10{
1{f
1zV
1xF
1'7
1/{
1zf
1yV
1wF
1&7
1.{
1yf
1xV
1vF
1%7
1-{
1xf
1wV
1uF
1$7
1,{
1wf
1vV
1tF
1#7
1+{
1vf
1uV
1sF
1"7
1*{
1uf
1tV
1rF
1!7
1){
1tf
1sV
1qF
1~6
09B
03R
04b
06r
0B(!
03B
0-R
0.b
00r
0<(!
0-B
0'R
0(b
0*r
06(!
0'B
0!R
0"b
0$r
00(!
0=A
07Q
04a
06q
0F'!
07A
01Q
0.a
00q
0@'!
01A
0+Q
0(a
0*q
0:'!
0+A
0%Q
0"a
0$q
04'!
0A@
0;P
08`
0:p
0J&!
0;@
05P
02`
04p
0D&!
05@
0/P
0,`
0.p
0>&!
0/@
0)P
0&`
0(p
08&!
0E?
0?O
0<_
0>o
0N%!
0??
09O
06_
08o
0H%!
09?
03O
00_
02o
0B%!
03?
0-O
0*_
0,o
0<%!
1>%!
1.o
1,_
1/O
15?
1D%!
14o
12_
15O
1;?
1J%!
1:o
18_
1;O
1A?
1P%!
1@o
1>_
1AO
1G?
1:&!
1*p
1(`
1+P
11@
1@&!
10p
1.`
11P
17@
1F&!
16p
14`
17P
1=@
1L&!
1<p
1:`
1=P
1C@
16'!
1&q
1$a
1'Q
1-A
1<'!
1,q
1*a
1-Q
13A
1B'!
12q
10a
13Q
19A
1H'!
18q
16a
19Q
1?A
12(!
1&r
1$b
1#R
1)B
18(!
1,r
1*b
1)R
1/B
1>(!
12r
10b
1/R
15B
1D(!
18r
16b
15R
1;B
0=B
07R
08b
0:r
0F(!
07B
01R
02b
04r
0@(!
01B
0+R
0,b
0.r
0:(!
0+B
0%R
0&b
0(r
04(!
0AA
0;Q
08a
0:q
0J'!
0;A
05Q
02a
04q
0D'!
05A
0/Q
0,a
0.q
0>'!
0/A
0)Q
0&a
0(q
08'!
0E@
0?P
0<`
0>p
0N&!
0?@
09P
06`
08p
0H&!
09@
03P
00`
02p
0B&!
03@
0-P
0*`
0,p
0<&!
0I?
0CO
0@_
0Bo
0R%!
0C?
0=O
0:_
0<o
0L%!
0=?
07O
04_
06o
0F%!
07?
01O
0._
00o
0@%!
12%!
1"o
1~^
1#O
1)?
14%!
1$o
1"_
1%O
1+?
16%!
1&o
1$_
1'O
1-?
18%!
1(o
1&_
1)O
1/?
1.&!
1|o
1z_
1}O
1%@
10&!
1~o
1|_
1!P
1'@
12&!
1"p
1~_
1#P
1)@
14&!
1$p
1"`
1%P
1+@
1*'!
1xp
1v`
1yP
1!A
1,'!
1zp
1x`
1{P
1#A
1.'!
1|p
1z`
1}P
1%A
10'!
1~p
1|`
1!Q
1'A
1&(!
1xq
1va
1uQ
1{A
1((!
1zq
1xa
1wQ
1}A
1*(!
1|q
1za
1yQ
1!B
1,(!
1~q
1|a
1{Q
1#B
0iB
0cR
0db
0fr
0r(!
0cB
0]R
0^b
0`r
0l(!
0]B
0WR
0Xb
0Zr
0f(!
0WB
0QR
0Rb
0Tr
0`(!
0mA
0gQ
0da
0fq
0v'!
0gA
0aQ
0^a
0`q
0p'!
0aA
0[Q
0Xa
0Zq
0j'!
0[A
0UQ
0Ra
0Tq
0d'!
0q@
0kP
0h`
0jp
0z&!
0k@
0eP
0b`
0dp
0t&!
0e@
0_P
0\`
0^p
0n&!
0_@
0YP
0V`
0Xp
0h&!
0u?
0oO
0l_
0no
0~%!
0o?
0iO
0f_
0ho
0x%!
0i?
0cO
0`_
0bo
0r%!
0c?
0]O
0Z_
0\o
0l%!
1n%!
1^o
1\_
1_O
1e?
1t%!
1do
1b_
1eO
1k?
1z%!
1jo
1h_
1kO
1q?
1"&!
1po
1n_
1qO
1w?
1j&!
1Zp
1X`
1[P
1a@
1p&!
1`p
1^`
1aP
1g@
1v&!
1fp
1d`
1gP
1m@
1|&!
1lp
1j`
1mP
1s@
1f'!
1Vq
1Ta
1WQ
1]A
1l'!
1\q
1Za
1]Q
1cA
1r'!
1bq
1`a
1cQ
1iA
1x'!
1hq
1fa
1iQ
1oA
1b(!
1Vr
1Tb
1SR
1YB
1h(!
1\r
1Zb
1YR
1_B
1n(!
1br
1`b
1_R
1eB
1t(!
1hr
1fb
1eR
1kB
0mB
0gR
0hb
0jr
0v(!
0gB
0aR
0bb
0dr
0p(!
0aB
0[R
0\b
0^r
0j(!
0[B
0UR
0Vb
0Xr
0d(!
0qA
0kQ
0ha
0jq
0z'!
0kA
0eQ
0ba
0dq
0t'!
0eA
0_Q
0\a
0^q
0n'!
0_A
0YQ
0Va
0Xq
0h'!
0u@
0oP
0l`
0np
0~&!
0o@
0iP
0f`
0hp
0x&!
0i@
0cP
0``
0bp
0r&!
0c@
0]P
0Z`
0\p
0l&!
0y?
0sO
0p_
0ro
0$&!
0s?
0mO
0j_
0lo
0|%!
0m?
0gO
0d_
0fo
0v%!
0g?
0aO
0^_
0`o
0p%!
1H{
15g
14W
12G
1?7
1G{
14g
13W
11G
1>7
1F{
13g
12W
10G
1=7
1E{
12g
11W
1/G
1<7
1D{
11g
10W
1.G
1;7
1C{
10g
1/W
1-G
1:7
1B{
1/g
1.W
1,G
197
1A{
1.g
1-W
1+G
187
1@{
1-g
1,W
1*G
177
1?{
1,g
1+W
1)G
167
1>{
1+g
1*W
1(G
157
1={
1*g
1)W
1'G
147
1<{
1)g
1(W
1&G
137
1;{
1(g
1'W
1%G
127
1:{
1'g
1&W
1$G
117
19{
1&g
1%W
1#G
107
0)F
0+V
0,f
0.v
02,!
0#F
0%V
0&f
0(v
0,,!
0{E
0}U
0~e
0"v
0&,!
0uE
0wU
0xe
0zu
0~+!
0-E
0/U
0,e
0.u
06+!
0'E
0)U
0&e
0(u
00+!
0!E
0#U
0~d
0"u
0*+!
0yD
0{T
0xd
0zt
0$+!
01D
03T
0,d
0.t
0:*!
0+D
0-T
0&d
0(t
04*!
0%D
0'T
0~c
0"t
0.*!
0}C
0!T
0xc
0zs
0(*!
05C
03S
00c
02s
0>)!
0/C
0-S
0*c
0,s
08)!
0)C
0'S
0$c
0&s
02)!
0#C
0!S
0|b
0~r
0,)!
1.)!
1"s
1~b
1#S
1%C
14)!
1(s
1&c
1)S
1+C
1:)!
1.s
1,c
1/S
11C
1@)!
14s
12c
15S
17C
1**!
1|s
1zc
1#T
1!D
10*!
1$t
1"d
1)T
1'D
16*!
1*t
1(d
1/T
1-D
1<*!
10t
1.d
15T
13D
1&+!
1|t
1zd
1}T
1{D
1,+!
1$u
1"e
1%U
1#E
12+!
1*u
1(e
1+U
1)E
18+!
10u
1.e
11U
1/E
1",!
1|u
1ze
1yU
1wE
1(,!
1$v
1"f
1!V
1}E
1.,!
1*v
1(f
1'V
1%F
14,!
10v
1.f
1-V
1+F
0-F
0/V
00f
02v
06,!
0'F
0)V
0*f
0,v
00,!
0!F
0#V
0$f
0&v
0*,!
0yE
0{U
0|e
0~u
0$,!
01E
03U
00e
02u
0:+!
0+E
0-U
0*e
0,u
04+!
0%E
0'U
0$e
0&u
0.+!
0}D
0!U
0|d
0~t
0(+!
05D
07T
00d
02t
0>*!
0/D
01T
0*d
0,t
08*!
0)D
0+T
0$d
0&t
02*!
0#D
0%T
0|c
0~s
0,*!
09C
07S
04c
06s
0B)!
03C
01S
0.c
00s
0<)!
0-C
0+S
0(c
0*s
06)!
0'C
0%S
0"c
0$s
00)!
1")!
1tr
1rb
1uR
1wB
1$)!
1vr
1tb
1wR
1yB
1&)!
1xr
1vb
1yR
1{B
1()!
1zr
1xb
1{R
1}B
1|)!
1ps
1nc
1uS
1sC
1~)!
1rs
1pc
1wS
1uC
1"*!
1ts
1rc
1yS
1wC
1$*!
1vs
1tc
1{S
1yC
1x*!
1pt
1nd
1qT
1oD
1z*!
1rt
1pd
1sT
1qD
1|*!
1tt
1rd
1uT
1sD
1~*!
1vt
1td
1wT
1uD
1t+!
1pu
1ne
1mU
1kE
1v+!
1ru
1pe
1oU
1mE
1x+!
1tu
1re
1qU
1oE
1z+!
1vu
1te
1sU
1qE
0YF
0[V
0\f
0^v
0b,!
0SF
0UV
0Vf
0Xv
0\,!
0MF
0OV
0Pf
0Rv
0V,!
0GF
0IV
0Jf
0Lv
0P,!
0]E
0_U
0\e
0^u
0f+!
0WE
0YU
0Ve
0Xu
0`+!
0QE
0SU
0Pe
0Ru
0Z+!
0KE
0MU
0Je
0Lu
0T+!
0aD
0cT
0\d
0^t
0j*!
0[D
0]T
0Vd
0Xt
0d*!
0UD
0WT
0Pd
0Rt
0^*!
0OD
0QT
0Jd
0Lt
0X*!
0eC
0cS
0`c
0bs
0n)!
0_C
0]S
0Zc
0\s
0h)!
0YC
0WS
0Tc
0Vs
0b)!
0SC
0QS
0Nc
0Ps
0\)!
1^)!
1Rs
1Pc
1SS
1UC
1d)!
1Xs
1Vc
1YS
1[C
1j)!
1^s
1\c
1_S
1aC
1p)!
1ds
1bc
1eS
1gC
1Z*!
1Nt
1Ld
1ST
1QD
1`*!
1Tt
1Rd
1YT
1WD
1f*!
1Zt
1Xd
1_T
1]D
1l*!
1`t
1^d
1eT
1cD
1V+!
1Nu
1Le
1OU
1ME
1\+!
1Tu
1Re
1UU
1SE
1b+!
1Zu
1Xe
1[U
1YE
1h+!
1`u
1^e
1aU
1_E
1R,!
1Nv
1Lf
1KV
1IF
1X,!
1Tv
1Rf
1QV
1OF
1^,!
1Zv
1Xf
1WV
1UF
1d,!
1`v
1^f
1]V
1[F
0]F
0_V
0`f
0bv
0f,!
0WF
0YV
0Zf
0\v
0`,!
0QF
0SV
0Tf
0Vv
0Z,!
0KF
0MV
0Nf
0Pv
0T,!
0aE
0cU
0`e
0bu
0j+!
0[E
0]U
0Ze
0\u
0d+!
0UE
0WU
0Te
0Vu
0^+!
0OE
0QU
0Ne
0Pu
0X+!
0eD
0gT
0`d
0bt
0n*!
0_D
0aT
0Zd
0\t
0h*!
0YD
0[T
0Td
0Vt
0b*!
0SD
0UT
0Nd
0Pt
0\*!
0iC
0gS
0dc
0fs
0r)!
0cC
0aS
0^c
0`s
0l)!
0]C
0[S
0Xc
0Zs
0f)!
0WC
0US
0Rc
0Ts
0`)!
1U5
1j6
1Z6
1J6
1:6
1T5
1i6
1Y6
1I6
196
1S5
1h6
1X6
1H6
186
1R5
1g6
1W6
1G6
176
1Q5
1f6
1V6
1F6
166
1P5
1e6
1U6
1E6
156
1O5
1d6
1T6
1D6
146
1N5
1c6
1S6
1C6
136
1M5
1b6
1R6
1B6
126
1L5
1a6
1Q6
1A6
116
1K5
1`6
1P6
1@6
106
1J5
1_6
1O6
1?6
1/6
1I5
1^6
1N6
1>6
1.6
1H5
1]6
1M6
1=6
1-6
1G5
1\6
1L6
1<6
1,6
1F5
1[6
1K6
1;6
1+6
0Xy
0py
0Ry
0jy
0Ly
0dy
0Fy
0^y
0ex
0}x
0_x
0wx
0Yx
0qx
0Sx
0kx
0rw
0,x
0lw
0&x
0fw
0~w
0`w
0xw
0!w
09w
0yv
03w
0sv
0-w
0mv
0'w
1)w
1ov
1/w
1uv
15w
1{v
1;w
1#w
1zw
1bw
1"x
1hw
1(x
1nw
1.x
1tw
1mx
1Ux
1sx
1[x
1yx
1ax
1!y
1gx
1`y
1Hy
1fy
1Ny
1ly
1Ty
1ry
1Zy
0\y
0ty
0Vy
0ny
0Py
0hy
0Jy
0by
0ix
0#y
0cx
0{x
0]x
0ux
0Wx
0ox
0vw
00x
0pw
0*x
0jw
0$x
0dw
0|w
0%w
0=w
0}v
07w
0wv
01w
0qv
0+w
1dv
1cv
1fv
1ev
1hv
1gv
1kv
1iv
1Ww
1Vw
1Yw
1Xw
1[w
1Zw
1^w
1\w
1Jx
1Ix
1Lx
1Kx
1Nx
1Mx
1Qx
1Ox
1=y
1<y
1?y
1>y
1Ay
1@y
1Dy
1By
0*z
0$z
0|y
0vy
07y
01y
0+y
0%y
0Dx
0>x
08x
02x
0Qw
0Kw
0Ew
0?w
1Aw
1Gw
1Mw
1Sw
14x
1:x
1@x
1Fx
1'y
1-y
13y
19y
1xy
1~y
1&z
1,z
0.z
0(z
0"z
0zy
0;y
05y
0/y
0)y
0Hx
0Bx
0<x
06x
0Uw
0Ow
0Iw
0Cw
1C4
1B4
1A4
1@4
1?4
1>4
1=4
1<4
1;4
1:4
194
184
174
164
154
144
155
145
135
125
115
105
1/5
1.5
1-5
1,5
1+5
1*5
1)5
1(5
1'5
1&5
1ee
1de
1ce
1be
1ed
1dd
1cd
1bd
1ma
1la
1ka
1ja
1y]
1x]
1s4
1r4
1q4
1p4
1o4
1n4
1m4
1l4
1k4
1j4
1i4
1h4
1g4
1f4
1e4
1d4
1%5
1$5
1#5
1"5
1!5
1~4
1}4
1|4
1{4
1z4
1y4
1x4
1w4
1v4
1u4
1t4
1]5
1\5
1[5
1Z5
1Y5
1X5
1W5
1V5
0t/!
0n/!
0h/!
0b/!
0#/!
0{.!
0u.!
0o.!
00.!
0*.!
0$.!
0|-!
0=-!
07-!
01-!
0+-!
1--!
13-!
19-!
1?-!
1~-!
1&.!
1,.!
12.!
1q.!
1w.!
1}.!
1%/!
1d/!
1j/!
1p/!
1v/!
0x/!
0r/!
0l/!
0f/!
0'/!
0!/!
0y.!
0s.!
04.!
0..!
0(.!
0".!
0A-!
0;-!
05-!
0/-!
1h,!
1j,!
1l,!
1o,!
1[-!
1]-!
1_-!
1b-!
1N.!
1P.!
1R.!
1U.!
1A/!
1C/!
1E/!
1H/!
1}5
1|5
1{5
1z5
1y5
1x5
1w5
1v5
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1b&
1A&
1@&
1?&
1>&
1=&
1<&
1;&
1:&
19&
18&
17&
16&
15&
14&
13&
12&
1=5
1<5
1;5
1:5
195
185
175
165
1z+
1y+
1v+
1t+
1o+
1n+
1m+
0v(
0u(
0r(
0p(
0k(
0j(
0i(
0"(
082
1;2
0V0
1Q0
b10 R0
b10 Y0
b10 M0
1[0
1U0
1N0
1O0
b0 *,
b100 *,
b100000000000 _*
b0 a*
b0 b*
b0 _*
0n"
10&
1G$
1R$
1T$
0@(
0;(
0y!
0x!
0u!
0s!
0n!
0m!
0l!
1M$
1F+
0>
0=
0:
08
03
02
01
1{'
1"(
1X$
b100000000000 _*
b0 _*
#950
08!
05!
#1000
18!
15!
1E*
b10000000000000000000000000000011 \*
b0 ]*
b1 ]*
b10 ]*
0u*
0t*
0q*
0o*
0j*
0i*
0h*
1(+
0,+
01+
1{0
1z0
0x0
1w0
1-1
1,1
0*1
1)1
0&1
1`0
111
1a0
1b0
1f0
171
0H1
0G1
0F1
0E1
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0=1
0<1
0;1
0:1
091
0w1
1v1
1j0
1+2
1*2
0(2
1'2
0$2
0"2
1~1
1}1
0l0
152
131!
121!
111!
101!
1/1!
1.1!
1-1!
1,1!
1+1!
1*1!
1)1!
1(1!
1'1!
1&1!
1%1!
1$1!
1c1!
1b1!
1a1!
1`1!
1_1!
1^1!
1]1!
1\1!
1[1!
1Z1!
1Y1!
1X1!
1W1!
1V1!
1U1!
1T1!
1"2!
1*2!
1)2!
152!
122!
112!
1+2!
1!1!
b10000000000000000000000000000011 ?2!
b0 @2!
b1 @2!
b10 @2!
0A2!
1T2!
0u2!
0t2!
0s2!
0r2!
0q2!
0p2!
0o2!
0n2!
0m2!
0l2!
0k2!
0j2!
0i2!
0h2!
0g2!
0f2!
0!3!
0*3!
0)3!
043!
023!
013!
1/3!
0+3!
1I3!
b1011 :!
b100 .!
#1001
1j!
0N"
1R"
0T"
0U"
0W"
0+(
0,(
0|#
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
1r'
08(
1p"
1>"
1D"
1E"
1H"
1((
1)(
1m#
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1T(
0o"
1/"
10"
02"
04"
17"
08"
1:"
1;"
1|'
1@#
0A#
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
1Z$
11&
1U$
1S$
1P$
1H$
0;$
1>$
0?$
1A$
1B$
1\#
0]#
1_#
1`#
0J(
0E(
11#
0|!
0}!
0~!
0%"
0'"
0*"
0+"
1e(
0J)
0K)
0S4
0:z
0&*
15z
1q,!
1E)
0!#
0~"
0O)
0s,!
0R4
0=z
16z
1w,!
1u,!
1F)
0}"
0R)
0g,!
0y,!
0Q4
0@z
17z
1},!
1{,!
1C-!
1@)
1|"
0E-!
0i,!
0!-!
0P4
0Cz
11z
1%-!
1#-!
1I-!
1G-!
034
0K-!
0k,!
0'-!
0O4
0Jz
1Ez
1d-!
1)-!
1O-!
1M-!
024
0Q-!
0m,!
0f-!
0N4
0Mz
1Fz
1j-!
1h-!
1U-!
1S-!
014
0W-!
0Z-!
0l-!
0M4
0Pz
1Gz
1p-!
1n-!
16.!
1Y-!
004
08.!
0\-!
0r-!
0L4
0Sz
12z
1v-!
1t-!
1<.!
1:.!
0/4
0>.!
0^-!
0x-!
0K4
0Zz
1Uz
1W.!
1z-!
1B.!
1@.!
0.4
0D.!
0`-!
0Y.!
0J4
0]z
1Vz
1].!
1[.!
1H.!
1F.!
0-4
0J.!
0M.!
0_.!
0I4
0`z
1Wz
1c.!
1a.!
1)/!
1L.!
0,4
0+/!
0O.!
0e.!
0H4
0cz
13z
1i.!
1g.!
1//!
1-/!
0+4
01/!
0Q.!
0k.!
0G4
0jz
1ez
1J/!
1m.!
15/!
13/!
0*4
07/!
0S.!
0L/!
0F4
0mz
1fz
1P/!
1N/!
1;/!
19/!
0)4
0=/!
0@/!
0R/!
0E4
0pz
1gz
1V/!
1T/!
1z/!
1?/!
0(4
0|/!
0B/!
0X/!
0D4
0sz
1\/!
1Z/!
1"0!
1~/!
0'4
0$0!
0D/!
0^/!
1`/!
1(0!
1&0!
0&4
0*0!
0F/!
1.0!
1,0!
0%4
000!
120!
0$4
055
045
035
025
015
005
0/5
0.5
0-5
0,5
0+5
0*5
0)5
0(5
0'5
0&5
1/
0C+
0B+
0P#
0O#
0L#
02$
01$
0.$
0,$
0i+
0h+
0e+
0c+
0^+
0]+
0\+
1Z2
1Y2
0W2
1V2
0q3
0p3
0o3
0n3
0m3
0l3
0k3
0j3
0i3
0h3
0g3
0f3
0e3
0d3
0c3
0b3
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
0K2
1J2
0{2
1z2
0J!
1I!
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
0>3
0=3
0<3
0;3
0:3
093
083
073
063
053
043
033
023
013
003
0/3
1l"
0D
0C
0*)
0))
0()
1')
0G0!
0C0!
1Y:
1MJ
1NZ
1Pj
0qz
0u5
1b~
1S:
1GJ
1HZ
1Jj
0nz
0t5
1\~
1M:
1AJ
1BZ
1Dj
0kz
0s5
1V~
1G:
1;J
1<Z
1>j
0hz
0r5
1P~
1]9
1QI
1RY
1Si
0az
0q5
1f}
1W9
1KI
1LY
1Mi
0^z
0p5
1`}
1Q9
1EI
1FY
1Gi
0[z
0o5
1Z}
1K9
1?I
1@Y
1Ai
0Xz
0n5
1T}
1a8
1UH
1VX
1Wh
0Qz
0m5
1j|
1[8
1OH
1PX
1Qh
0Nz
0l5
1d|
1U8
1IH
1JX
1Kh
0Kz
0k5
1^|
1O8
1CH
1DX
1Eh
0Hz
0j5
1X|
1e7
1YG
1ZW
1[g
0Az
0i5
1n{
1_7
1SG
1TW
1Ug
0>z
0h5
1h{
1Y7
1MG
1NW
1Og
0;z
0g5
1b{
1S7
1GG
1HW
1Ig
08z
0f5
1\{
1V0!
0S0!
0I0!
0J0!
190!
0i2
0g2
1f2
0^{
1S4
1:z
0Kg
0JW
0IG
0U7
0d{
1R4
1=z
0Qg
0PW
0OG
0[7
0j{
1Q4
1@z
0Wg
0VW
0UG
0a7
0p{
1P4
1Cz
0]g
0\W
0[G
0g7
0Z|
1O4
1Jz
0Gh
0FX
0EH
0Q8
0`|
1N4
1Mz
0Mh
0LX
0KH
0W8
0f|
1M4
1Pz
0Sh
0RX
0QH
0]8
0l|
1L4
1Sz
0Yh
0XX
0WH
0c8
0V}
1K4
1Zz
0Ci
0BY
0AI
0M9
0\}
1J4
1]z
0Ii
0HY
0GI
0S9
0b}
1I4
1`z
0Oi
0NY
0MI
0Y9
0h}
1H4
1cz
0Ui
0TY
0SI
0_9
0R~
1G4
1jz
0@j
0>Z
0=J
0I:
0X~
1F4
1mz
0Fj
0DZ
0CJ
0O:
0^~
1E4
1pz
0Lj
0JZ
0IJ
0U:
0d~
1D4
1sz
0Rj
0PZ
0OJ
0[:
0k2
1?0!
1i2
1]:
1QJ
1RZ
1Tj
192
0\/!
1f~
1W:
1KJ
1LZ
1Nj
0gz
0V/!
1`~
1Q:
1EJ
1FZ
1Hj
0fz
0P/!
1Z~
1K:
1?J
1@Z
1Bj
0ez
0J/!
1T~
1a9
1UI
1VY
1Wi
03z
0i.!
1j}
1[9
1OI
1PY
1Qi
0Wz
0c.!
1d}
1U9
1II
1JY
1Ki
0Vz
0].!
1^}
1O9
1CI
1DY
1Ei
0Uz
0W.!
1X}
1e8
1YH
1ZX
1[h
02z
0v-!
1n|
1_8
1SH
1TX
1Uh
0Gz
0p-!
1h|
1Y8
1MH
1NX
1Oh
0Fz
0j-!
1b|
1S8
1GH
1HX
1Ih
0Ez
0d-!
1\|
1i7
1]G
1^W
1_g
01z
0%-!
1r{
1c7
1WG
1XW
1Yg
07z
0},!
1l{
1]7
1QG
1RW
1Sg
06z
0w,!
1f{
1W7
1KG
1LW
1Mg
05z
0q,!
1`{
1h2
0R{
1s,!
0R4
0?g
0>W
0=G
0I7
0T{
1y,!
0Q4
0Ag
0@W
0?G
0K7
0V{
1!-!
0P4
0Cg
0BW
0AG
0M7
0X{
1'-!
0O4
0Eg
0DW
0CG
0O7
0N|
1f-!
0N4
0;h
0:X
09H
0E8
0P|
1l-!
0M4
0=h
0<X
0;H
0G8
0R|
1r-!
0L4
0?h
0>X
0=H
0I8
0T|
1x-!
0K4
0Ah
0@X
0?H
0K8
0J}
1Y.!
0J4
07i
06Y
05I
0A9
0L}
1_.!
0I4
09i
08Y
07I
0C9
0N}
1e.!
0H4
0;i
0:Y
09I
0E9
0P}
1k.!
0G4
0=i
0<Y
0;I
0G9
0F~
1L/!
0F4
04j
02Z
01J
0=:
0H~
1R/!
0E4
06j
04Z
03J
0?:
0J~
1X/!
0D4
08j
06Z
05J
0A:
0L~
1^/!
0:j
08Z
07J
0C:
1+;
1}J
1~Z
1"k
0`/!
14!!
1%;
1wJ
1xZ
1zj
092
1\/!
0Z/!
1.!!
1}:
1qJ
1rZ
1tj
1V/!
0T/!
1(!!
1w:
1kJ
1lZ
1nj
1P/!
0N/!
1"!!
1/:
1#J
1$Z
1%j
1J/!
0m.!
18~
1):
1{I
1|Y
1}i
1i.!
0g.!
12~
1#:
1uI
1vY
1wi
1c.!
0a.!
1,~
1{9
1oI
1pY
1qi
1].!
0[.!
1&~
139
1'I
1(Y
1)i
1W.!
0z-!
1<}
1-9
1!I
1"Y
1#i
1v-!
0t-!
16}
1'9
1yH
1zX
1{h
1p-!
0n-!
10}
1!9
1sH
1tX
1uh
1j-!
0h-!
1*}
178
1+H
1,X
1-h
1d-!
0)-!
1@|
118
1%H
1&X
1'h
1%-!
0#-!
1:|
1+8
1}G
1~W
1!h
1},!
0{,!
14|
1%8
1wG
1xW
1yg
1w,!
0u,!
1.|
00|
1g,!
0y,!
0{g
0zW
0yG
0'8
06|
1i,!
0!-!
0#h
0"X
0!H
0-8
0<|
1k,!
0'-!
0)h
0(X
0'H
038
0B|
1m,!
0f-!
0/h
0.X
0-H
098
0,}
1Z-!
0l-!
0wh
0vX
0uH
0#9
02}
1\-!
0r-!
0}h
0|X
0{H
0)9
08}
1^-!
0x-!
0%i
0$Y
0#I
0/9
0>}
1`-!
0Y.!
0+i
0*Y
0)I
059
0(~
1M.!
0_.!
0si
0rY
0qI
0}9
0.~
1O.!
0e.!
0yi
0xY
0wI
0%:
04~
1Q.!
0k.!
0!j
0~Y
0}I
0+:
0:~
1S.!
0L/!
0'j
0&Z
0%J
01:
0$!!
1@/!
0R/!
0pj
0nZ
0mJ
0y:
0*!!
1B/!
0X/!
0vj
0tZ
0sJ
0!;
00!!
1D/!
0^/!
0|j
0zZ
0yJ
0';
06!!
1F/!
0$k
0"[
0!K
0-;
1/;
1#K
1$[
1&k
0.0!
18!!
1);
1{J
1|Z
1~j
1`/!
0(0!
12!!
1#;
1uJ
1vZ
1xj
1Z/!
0"0!
1,!!
1{:
1oJ
1pZ
1rj
1T/!
0z/!
1&!!
13:
1'J
1(Z
1)j
1N/!
0;/!
1<~
1-:
1!J
1"Z
1#j
1m.!
05/!
16~
1':
1yI
1zY
1{i
1g.!
0//!
10~
1!:
1sI
1tY
1ui
1a.!
0)/!
1*~
179
1+I
1,Y
1-i
1[.!
0H.!
1@}
119
1%I
1&Y
1'i
1z-!
0B.!
1:}
1+9
1}H
1~X
1!i
1t-!
0<.!
14}
1%9
1wH
1xX
1yh
1n-!
06.!
1.}
1;8
1/H
10X
11h
1h-!
0U-!
1D|
158
1)H
1*X
1+h
1)-!
0O-!
1>|
1/8
1#H
1$X
1%h
1#-!
0I-!
18|
1)8
1{G
1|W
1}g
1{,!
0C-!
12|
0({
1E-!
0i,!
0sf
0rV
0pF
0}6
0'{
1K-!
0k,!
0rf
0qV
0oF
0|6
0&{
1Q-!
0m,!
0qf
0pV
0nF
0{6
0%{
1W-!
0Z-!
0pf
0oV
0mF
0z6
0${
18.!
0\-!
0of
0nV
0lF
0y6
0#{
1>.!
0^-!
0nf
0mV
0kF
0x6
0"{
1D.!
0`-!
0mf
0lV
0jF
0w6
0!{
1J.!
0M.!
0lf
0kV
0iF
0v6
0~z
1+/!
0O.!
0kf
0jV
0hF
0u6
0}z
11/!
0Q.!
0jf
0iV
0gF
0t6
0|z
17/!
0S.!
0if
0hV
0fF
0s6
0{z
1=/!
0@/!
0hf
0gV
0eF
0r6
0zz
1|/!
0B/!
0gf
0fV
0dF
0q6
0yz
1$0!
0D/!
0ff
0eV
0cF
0p6
0xz
1*0!
0F/!
0ef
0dV
0bF
0o6
0wz
100!
0df
0cV
0aF
0n6
1I>
1?N
1@^
1Bn
020!
1R$!
1C>
19N
1:^
1<n
1.0!
0,0!
1L$!
1=>
13N
14^
16n
1(0!
0&0!
1F$!
17>
1-N
1.^
10n
1"0!
0~/!
1@$!
1M=
1CM
1B]
1Dm
1z/!
0?/!
1V#!
1G=
1=M
1<]
1>m
1;/!
09/!
1P#!
1A=
17M
16]
18m
15/!
03/!
1J#!
1;=
11M
10]
12m
1//!
0-/!
1D#!
1Q<
1GL
1F\
1Hl
1)/!
0L.!
1Z"!
1K<
1AL
1@\
1Bl
1H.!
0F.!
1T"!
1E<
1;L
1:\
1<l
1B.!
0@.!
1N"!
1?<
15L
14\
16l
1<.!
0:.!
1H"!
1U;
1KK
1J[
1Lk
16.!
0Y-!
1^!!
1O;
1EK
1D[
1Fk
1U-!
0S-!
1X!!
1I;
1?K
1>[
1@k
1O-!
0M-!
1R!!
1C;
19K
18[
1:k
1I-!
0G-!
1L!!
0N!!
134
0K-!
0<k
0:[
0;K
0E;
0T!!
124
0Q-!
0Bk
0@[
0AK
0K;
0Z!!
114
0W-!
0Hk
0F[
0GK
0Q;
0`!!
104
08.!
0Nk
0L[
0MK
0W;
0J"!
1/4
0>.!
08l
06\
07L
0A<
0P"!
1.4
0D.!
0>l
0<\
0=L
0G<
0V"!
1-4
0J.!
0Dl
0B\
0CL
0M<
0\"!
1,4
0+/!
0Jl
0H\
0IL
0S<
0F#!
1+4
01/!
04m
02]
03M
0==
0L#!
1*4
07/!
0:m
08]
09M
0C=
0R#!
1)4
0=/!
0@m
0>]
0?M
0I=
0X#!
1(4
0|/!
0Fm
0D]
0EM
0O=
0B$!
1'4
0$0!
02n
00^
0/N
09>
0H$!
1&4
0*0!
08n
06^
05N
0?>
0N$!
1%4
000!
0>n
0<^
0;N
0E>
0T$!
1$4
0Dn
0B^
0AN
0K>
1M>
1CN
1D^
1Fn
1V$!
1G>
1=N
1>^
1@n
120!
1P$!
1A>
17N
18^
1:n
1,0!
1J$!
1;>
11N
12^
14n
1&0!
1D$!
1Q=
1GM
1F]
1Hm
1~/!
1Z#!
1K=
1AM
1@]
1Bm
1?/!
1T#!
1E=
1;M
1:]
1<m
19/!
1N#!
1?=
15M
14]
16m
13/!
1H#!
1U<
1KL
1J\
1Ll
1-/!
1^"!
1O<
1EL
1D\
1Fl
1L.!
1X"!
1I<
1?L
1>\
1@l
1F.!
1R"!
1C<
19L
18\
1:l
1@.!
1L"!
1Y;
1OK
1N[
1Pk
1:.!
1b!!
1S;
1IK
1H[
1Jk
1Y-!
1\!!
1M;
1CK
1B[
1Dk
1S-!
1V!!
1G;
1=K
1<[
1>k
1M-!
1P!!
0B!!
024
00k
0.[
0/K
09;
0D!!
014
02k
00[
01K
0;;
0F!!
004
04k
02[
03K
0=;
0H!!
0/4
06k
04[
05K
0?;
0>"!
0.4
0,l
0*\
0+L
05<
0@"!
0-4
0.l
0,\
0-L
07<
0B"!
0,4
00l
0.\
0/L
09<
0D"!
0+4
02l
00\
01L
0;<
0:#!
0*4
0(m
0&]
0'M
01=
0<#!
0)4
0*m
0(]
0)M
03=
0>#!
0(4
0,m
0*]
0+M
05=
0@#!
0'4
0.m
0,]
0-M
07=
06$!
0&4
0&n
0$^
0#N
0->
08$!
0%4
0(n
0&^
0%N
0/>
0:$!
0$4
0*n
0(^
0'N
01>
0<$!
0,n
0*^
0)N
03>
1y>
1oN
1p^
1rn
1$%!
1s>
1iN
1j^
1ln
1|$!
1m>
1cN
1d^
1fn
1v$!
1g>
1]N
1^^
1`n
1p$!
1}=
1sM
1r]
1tm
1($!
1w=
1mM
1l]
1nm
1"$!
1q=
1gM
1f]
1hm
1z#!
1k=
1aM
1`]
1bm
1t#!
1#=
1wL
1v\
1xl
1,#!
1{<
1qL
1p\
1rl
1&#!
1u<
1kL
1j\
1ll
1~"!
1o<
1eL
1d\
1fl
1x"!
1'<
1{K
1z[
1|k
10"!
1!<
1uK
1t[
1vk
1*"!
1y;
1oK
1n[
1pk
1$"!
1s;
1iK
1h[
1jk
1|!!
0~!!
0lk
0j[
0kK
0u;
0&"!
0rk
0p[
0qK
0{;
0,"!
0xk
0v[
0wK
0#<
02"!
0~k
0|[
0}K
0)<
0z"!
0hl
0f\
0gL
0q<
0"#!
0nl
0l\
0mL
0w<
0(#!
0tl
0r\
0sL
0}<
0.#!
0zl
0x\
0yL
0%=
0v#!
0dm
0b]
0cM
0m=
0|#!
0jm
0h]
0iM
0s=
0$$!
0pm
0n]
0oM
0y=
0*$!
0vm
0t]
0uM
0!>
0r$!
0bn
0`^
0_N
0i>
0x$!
0hn
0f^
0eN
0o>
0~$!
0nn
0l^
0kN
0u>
0&%!
0tn
0r^
0qN
0{>
1}>
1sN
1t^
1vn
1(%!
1w>
1mN
1n^
1pn
1"%!
1q>
1gN
1h^
1jn
1z$!
1k>
1aN
1b^
1dn
1t$!
1#>
1wM
1v]
1xm
1,$!
1{=
1qM
1p]
1rm
1&$!
1u=
1kM
1j]
1lm
1~#!
1o=
1eM
1d]
1fm
1x#!
1'=
1{L
1z\
1|l
10#!
1!=
1uL
1t\
1vl
1*#!
1y<
1oL
1n\
1pl
1$#!
1s<
1iL
1h\
1jl
1|"!
1+<
1!L
1~[
1"l
14"!
1%<
1yK
1x[
1zk
1."!
1};
1sK
1r[
1tk
1("!
1w;
1mK
1l[
1nk
1""!
08{
0%g
0$W
0"G
0/7
07{
0$g
0#W
0!G
0.7
06{
0#g
0"W
0~F
0-7
05{
0"g
0!W
0}F
0,7
04{
0!g
0~V
0|F
0+7
03{
0~f
0}V
0{F
0*7
02{
0}f
0|V
0zF
0)7
01{
0|f
0{V
0yF
0(7
00{
0{f
0zV
0xF
0'7
0/{
0zf
0yV
0wF
0&7
0.{
0yf
0xV
0vF
0%7
0-{
0xf
0wV
0uF
0$7
0,{
0wf
0vV
0tF
0#7
0+{
0vf
0uV
0sF
0"7
0*{
0uf
0tV
0rF
0!7
0){
0tf
0sV
0qF
0~6
19B
13R
14b
16r
1B(!
13B
1-R
1.b
10r
1<(!
1-B
1'R
1(b
1*r
16(!
1'B
1!R
1"b
1$r
10(!
1=A
17Q
14a
16q
1F'!
17A
11Q
1.a
10q
1@'!
11A
1+Q
1(a
1*q
1:'!
1+A
1%Q
1"a
1$q
14'!
1A@
1;P
18`
1:p
1J&!
1;@
15P
12`
14p
1D&!
15@
1/P
1,`
1.p
1>&!
1/@
1)P
1&`
1(p
18&!
1E?
1?O
1<_
1>o
1N%!
1??
19O
16_
18o
1H%!
19?
13O
10_
12o
1B%!
13?
1-O
1*_
1,o
1<%!
0>%!
0.o
0,_
0/O
05?
0D%!
04o
02_
05O
0;?
0J%!
0:o
08_
0;O
0A?
0P%!
0@o
0>_
0AO
0G?
0:&!
0*p
0(`
0+P
01@
0@&!
00p
0.`
01P
07@
0F&!
06p
04`
07P
0=@
0L&!
0<p
0:`
0=P
0C@
06'!
0&q
0$a
0'Q
0-A
0<'!
0,q
0*a
0-Q
03A
0B'!
02q
00a
03Q
09A
0H'!
08q
06a
09Q
0?A
02(!
0&r
0$b
0#R
0)B
08(!
0,r
0*b
0)R
0/B
0>(!
02r
00b
0/R
05B
0D(!
08r
06b
05R
0;B
1=B
17R
18b
1:r
1F(!
17B
11R
12b
14r
1@(!
11B
1+R
1,b
1.r
1:(!
1+B
1%R
1&b
1(r
14(!
1AA
1;Q
18a
1:q
1J'!
1;A
15Q
12a
14q
1D'!
15A
1/Q
1,a
1.q
1>'!
1/A
1)Q
1&a
1(q
18'!
1E@
1?P
1<`
1>p
1N&!
1?@
19P
16`
18p
1H&!
19@
13P
10`
12p
1B&!
13@
1-P
1*`
1,p
1<&!
1I?
1CO
1@_
1Bo
1R%!
1C?
1=O
1:_
1<o
1L%!
1=?
17O
14_
16o
1F%!
17?
11O
1._
10o
1@%!
02%!
0"o
0~^
0#O
0)?
04%!
0$o
0"_
0%O
0+?
06%!
0&o
0$_
0'O
0-?
08%!
0(o
0&_
0)O
0/?
0.&!
0|o
0z_
0}O
0%@
00&!
0~o
0|_
0!P
0'@
02&!
0"p
0~_
0#P
0)@
04&!
0$p
0"`
0%P
0+@
0*'!
0xp
0v`
0yP
0!A
0,'!
0zp
0x`
0{P
0#A
0.'!
0|p
0z`
0}P
0%A
00'!
0~p
0|`
0!Q
0'A
0&(!
0xq
0va
0uQ
0{A
0((!
0zq
0xa
0wQ
0}A
0*(!
0|q
0za
0yQ
0!B
0,(!
0~q
0|a
0{Q
0#B
1iB
1cR
1db
1fr
1r(!
1cB
1]R
1^b
1`r
1l(!
1]B
1WR
1Xb
1Zr
1f(!
1WB
1QR
1Rb
1Tr
1`(!
1mA
1gQ
1da
1fq
1v'!
1gA
1aQ
1^a
1`q
1p'!
1aA
1[Q
1Xa
1Zq
1j'!
1[A
1UQ
1Ra
1Tq
1d'!
1q@
1kP
1h`
1jp
1z&!
1k@
1eP
1b`
1dp
1t&!
1e@
1_P
1\`
1^p
1n&!
1_@
1YP
1V`
1Xp
1h&!
1u?
1oO
1l_
1no
1~%!
1o?
1iO
1f_
1ho
1x%!
1i?
1cO
1`_
1bo
1r%!
1c?
1]O
1Z_
1\o
1l%!
0n%!
0^o
0\_
0_O
0e?
0t%!
0do
0b_
0eO
0k?
0z%!
0jo
0h_
0kO
0q?
0"&!
0po
0n_
0qO
0w?
0j&!
0Zp
0X`
0[P
0a@
0p&!
0`p
0^`
0aP
0g@
0v&!
0fp
0d`
0gP
0m@
0|&!
0lp
0j`
0mP
0s@
0f'!
0Vq
0Ta
0WQ
0]A
0l'!
0\q
0Za
0]Q
0cA
0r'!
0bq
0`a
0cQ
0iA
0x'!
0hq
0fa
0iQ
0oA
0b(!
0Vr
0Tb
0SR
0YB
0h(!
0\r
0Zb
0YR
0_B
0n(!
0br
0`b
0_R
0eB
0t(!
0hr
0fb
0eR
0kB
1mB
1gR
1hb
1jr
1v(!
1gB
1aR
1bb
1dr
1p(!
1aB
1[R
1\b
1^r
1j(!
1[B
1UR
1Vb
1Xr
1d(!
1qA
1kQ
1ha
1jq
1z'!
1kA
1eQ
1ba
1dq
1t'!
1eA
1_Q
1\a
1^q
1n'!
1_A
1YQ
1Va
1Xq
1h'!
1u@
1oP
1l`
1np
1~&!
1o@
1iP
1f`
1hp
1x&!
1i@
1cP
1``
1bp
1r&!
1c@
1]P
1Z`
1\p
1l&!
1y?
1sO
1p_
1ro
1$&!
1s?
1mO
1j_
1lo
1|%!
1m?
1gO
1d_
1fo
1v%!
1g?
1aO
1^_
1`o
1p%!
0H{
05g
04W
02G
0?7
0G{
04g
03W
01G
0>7
0F{
03g
02W
00G
0=7
0E{
02g
01W
0/G
0<7
0D{
01g
00W
0.G
0;7
0C{
00g
0/W
0-G
0:7
0B{
0/g
0.W
0,G
097
0A{
0.g
0-W
0+G
087
0@{
0-g
0,W
0*G
077
0?{
0,g
0+W
0)G
067
0>{
0+g
0*W
0(G
057
0={
0*g
0)W
0'G
047
0<{
0)g
0(W
0&G
037
0;{
0(g
0'W
0%G
027
0:{
0'g
0&W
0$G
017
09{
0&g
0%W
0#G
007
1)F
1+V
1,f
1.v
12,!
1#F
1%V
1&f
1(v
1,,!
1{E
1}U
1~e
1"v
1&,!
1uE
1wU
1xe
1zu
1~+!
1-E
1/U
1,e
1.u
16+!
1'E
1)U
1&e
1(u
10+!
1!E
1#U
1~d
1"u
1*+!
1yD
1{T
1xd
1zt
1$+!
11D
13T
1,d
1.t
1:*!
1+D
1-T
1&d
1(t
14*!
1%D
1'T
1~c
1"t
1.*!
1}C
1!T
1xc
1zs
1(*!
15C
13S
10c
12s
1>)!
1/C
1-S
1*c
1,s
18)!
1)C
1'S
1$c
1&s
12)!
1#C
1!S
1|b
1~r
1,)!
0.)!
0"s
0~b
0#S
0%C
04)!
0(s
0&c
0)S
0+C
0:)!
0.s
0,c
0/S
01C
0@)!
04s
02c
05S
07C
0**!
0|s
0zc
0#T
0!D
00*!
0$t
0"d
0)T
0'D
06*!
0*t
0(d
0/T
0-D
0<*!
00t
0.d
05T
03D
0&+!
0|t
0zd
0}T
0{D
0,+!
0$u
0"e
0%U
0#E
02+!
0*u
0(e
0+U
0)E
08+!
00u
0.e
01U
0/E
0",!
0|u
0ze
0yU
0wE
0(,!
0$v
0"f
0!V
0}E
0.,!
0*v
0(f
0'V
0%F
04,!
00v
0.f
0-V
0+F
1-F
1/V
10f
12v
16,!
1'F
1)V
1*f
1,v
10,!
1!F
1#V
1$f
1&v
1*,!
1yE
1{U
1|e
1~u
1$,!
11E
13U
10e
12u
1:+!
1+E
1-U
1*e
1,u
14+!
1%E
1'U
1$e
1&u
1.+!
1}D
1!U
1|d
1~t
1(+!
15D
17T
10d
12t
1>*!
1/D
11T
1*d
1,t
18*!
1)D
1+T
1$d
1&t
12*!
1#D
1%T
1|c
1~s
1,*!
19C
17S
14c
16s
1B)!
13C
11S
1.c
10s
1<)!
1-C
1+S
1(c
1*s
16)!
1'C
1%S
1"c
1$s
10)!
0")!
0tr
0rb
0uR
0wB
0$)!
0vr
0tb
0wR
0yB
0&)!
0xr
0vb
0yR
0{B
0()!
0zr
0xb
0{R
0}B
0|)!
0ps
0nc
0uS
0sC
0~)!
0rs
0pc
0wS
0uC
0"*!
0ts
0rc
0yS
0wC
0$*!
0vs
0tc
0{S
0yC
0x*!
0pt
0nd
0qT
0oD
0z*!
0rt
0pd
0sT
0qD
0|*!
0tt
0rd
0uT
0sD
0~*!
0vt
0td
0wT
0uD
0t+!
0pu
0ne
0mU
0kE
0v+!
0ru
0pe
0oU
0mE
0x+!
0tu
0re
0qU
0oE
0z+!
0vu
0te
0sU
0qE
1YF
1[V
1\f
1^v
1b,!
1SF
1UV
1Vf
1Xv
1\,!
1MF
1OV
1Pf
1Rv
1V,!
1GF
1IV
1Jf
1Lv
1P,!
1]E
1_U
1\e
1^u
1f+!
1WE
1YU
1Ve
1Xu
1`+!
1QE
1SU
1Pe
1Ru
1Z+!
1KE
1MU
1Je
1Lu
1T+!
1aD
1cT
1\d
1^t
1j*!
1[D
1]T
1Vd
1Xt
1d*!
1UD
1WT
1Pd
1Rt
1^*!
1OD
1QT
1Jd
1Lt
1X*!
1eC
1cS
1`c
1bs
1n)!
1_C
1]S
1Zc
1\s
1h)!
1YC
1WS
1Tc
1Vs
1b)!
1SC
1QS
1Nc
1Ps
1\)!
0^)!
0Rs
0Pc
0SS
0UC
0d)!
0Xs
0Vc
0YS
0[C
0j)!
0^s
0\c
0_S
0aC
0p)!
0ds
0bc
0eS
0gC
0Z*!
0Nt
0Ld
0ST
0QD
0`*!
0Tt
0Rd
0YT
0WD
0f*!
0Zt
0Xd
0_T
0]D
0l*!
0`t
0^d
0eT
0cD
0V+!
0Nu
0Le
0OU
0ME
0\+!
0Tu
0Re
0UU
0SE
0b+!
0Zu
0Xe
0[U
0YE
0h+!
0`u
0^e
0aU
0_E
0R,!
0Nv
0Lf
0KV
0IF
0X,!
0Tv
0Rf
0QV
0OF
0^,!
0Zv
0Xf
0WV
0UF
0d,!
0`v
0^f
0]V
0[F
1]F
1_V
1`f
1bv
1f,!
1WF
1YV
1Zf
1\v
1`,!
1QF
1SV
1Tf
1Vv
1Z,!
1KF
1MV
1Nf
1Pv
1T,!
1aE
1cU
1`e
1bu
1j+!
1[E
1]U
1Ze
1\u
1d+!
1UE
1WU
1Te
1Vu
1^+!
1OE
1QU
1Ne
1Pu
1X+!
1eD
1gT
1`d
1bt
1n*!
1_D
1aT
1Zd
1\t
1h*!
1YD
1[T
1Td
1Vt
1b*!
1SD
1UT
1Nd
1Pt
1\*!
1iC
1gS
1dc
1fs
1r)!
1cC
1aS
1^c
1`s
1l)!
1]C
1[S
1Xc
1Zs
1f)!
1WC
1US
1Rc
1Ts
1`)!
0U5
0j6
0Z6
0J6
0:6
0T5
0i6
0Y6
0I6
096
0S5
0h6
0X6
0H6
086
0R5
0g6
0W6
0G6
076
0Q5
0f6
0V6
0F6
066
0P5
0e6
0U6
0E6
056
0O5
0d6
0T6
0D6
046
0N5
0c6
0S6
0C6
036
0M5
0b6
0R6
0B6
026
0L5
0a6
0Q6
0A6
016
0K5
0`6
0P6
0@6
006
0J5
0_6
0O6
0?6
0/6
0I5
0^6
0N6
0>6
0.6
0H5
0]6
0M6
0=6
0-6
0G5
0\6
0L6
0<6
0,6
0F5
0[6
0K6
0;6
0+6
1Xy
1py
1Ry
1jy
1Ly
1dy
1Fy
1^y
1ex
1}x
1_x
1wx
1Yx
1qx
1Sx
1kx
1rw
1,x
1lw
1&x
1fw
1~w
1`w
1xw
1!w
19w
1yv
13w
1sv
1-w
1mv
1'w
0)w
0ov
0/w
0uv
05w
0{v
0;w
0#w
0zw
0bw
0"x
0hw
0(x
0nw
0.x
0tw
0mx
0Ux
0sx
0[x
0yx
0ax
0!y
0gx
0`y
0Hy
0fy
0Ny
0ly
0Ty
0ry
0Zy
1\y
1ty
1Vy
1ny
1Py
1hy
1Jy
1by
1ix
1#y
1cx
1{x
1]x
1ux
1Wx
1ox
1vw
10x
1pw
1*x
1jw
1$x
1dw
1|w
1%w
1=w
1}v
17w
1wv
11w
1qv
1+w
0dv
0cv
0fv
0ev
0hv
0gv
0kv
0iv
0Ww
0Vw
0Yw
0Xw
0[w
0Zw
0^w
0\w
0Jx
0Ix
0Lx
0Kx
0Nx
0Mx
0Qx
0Ox
0=y
0<y
0?y
0>y
0Ay
0@y
0Dy
0By
1*z
1$z
1|y
1vy
17y
11y
1+y
1%y
1Dx
1>x
18x
12x
1Qw
1Kw
1Ew
1?w
0Aw
0Gw
0Mw
0Sw
04x
0:x
0@x
0Fx
0'y
0-y
03y
09y
0xy
0~y
0&z
0,z
1.z
1(z
1"z
1zy
1;y
15y
1/y
1)y
1Hx
1Bx
1<x
16x
1Uw
1Ow
1Iw
1Cw
0C4
0B4
0A4
0@4
0?4
0>4
0=4
0<4
0;4
0:4
094
084
074
064
054
044
155
1S
1q3
1p3
1o3
1n3
1m3
1l3
1k3
1j3
1i3
1h3
1g3
1f3
1e3
1d3
1c3
1b3
0R'
1Q'
0-3
1,3
0ee
0de
0ce
0be
0ed
0dd
0cd
0bd
0ma
0la
0ka
0ja
0y]
0x]
0s4
0r4
0q4
0p4
0o4
0n4
0m4
0l4
0k4
0j4
0i4
0h4
0g4
0f4
0e4
0d4
0%5
0$5
0#5
0"5
0!5
0~4
0}4
0|4
0{4
0z4
0y4
0x4
0w4
0v4
0u4
0t4
0]5
0\5
0[5
0Z5
0Y5
0X5
0W5
0V5
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
1t/!
1n/!
1h/!
1b/!
1#/!
1{.!
1u.!
1o.!
10.!
1*.!
1$.!
1|-!
1=-!
17-!
11-!
1+-!
0Y:
0MJ
0NZ
0Pj
1qz
1u5
0b~
0S:
0GJ
0HZ
0Jj
1nz
1t5
0\~
0M:
0AJ
0BZ
0Dj
1kz
1s5
0V~
0G:
0;J
0<Z
0>j
1hz
1r5
0P~
0]9
0QI
0RY
0Si
1az
1q5
0f}
0W9
0KI
0LY
0Mi
1^z
1p5
0`}
0Q9
0EI
0FY
0Gi
1[z
1o5
0Z}
0K9
0?I
0@Y
0Ai
1Xz
1n5
0T}
0a8
0UH
0VX
0Wh
1Qz
1m5
0j|
0[8
0OH
0PX
0Qh
1Nz
1l5
0d|
0U8
0IH
0JX
0Kh
1Kz
1k5
0^|
0O8
0CH
0DX
0Eh
1Hz
1j5
0X|
0e7
0YG
0ZW
0[g
1Az
1i5
0n{
0_7
0SG
0TW
0Ug
1>z
1h5
0h{
0Y7
0MG
0NW
0Og
1;z
1g5
0b{
0S7
0GG
0HW
0Ig
18z
1f5
0\{
1^{
0S4
0:z
1Kg
1JW
1IG
1U7
1d{
1R4
1Qg
1PW
1OG
1[7
1j{
1Q4
1Wg
1VW
1UG
1a7
1p{
1P4
1]g
1\W
1[G
1g7
1Z|
1O4
1Gh
1FX
1EH
1Q8
1`|
1N4
1Mh
1LX
1KH
1W8
1f|
1M4
1Sh
1RX
1QH
1]8
1l|
1L4
1Yh
1XX
1WH
1c8
1V}
1K4
1Ci
1BY
1AI
1M9
1\}
1J4
1Ii
1HY
1GI
1S9
1b}
1I4
1Oi
1NY
1MI
1Y9
1h}
1H4
1Ui
1TY
1SI
1_9
1R~
1G4
1@j
1>Z
1=J
1I:
1X~
1F4
1Fj
1DZ
1CJ
1O:
1^~
1E4
1Lj
1JZ
1IJ
1U:
1d~
1D4
1Rj
1PZ
1OJ
1[:
0--!
03-!
09-!
0?-!
0~-!
0&.!
0,.!
02.!
0q.!
0w.!
0}.!
0%/!
0d/!
0j/!
0p/!
0v/!
1x/!
1r/!
1l/!
1f/!
1'/!
1!/!
1y.!
1s.!
14.!
1..!
1(.!
1".!
1A-!
1;-!
15-!
1/-!
0]:
0QJ
0RZ
0Tj
0\/!
0f~
0W:
0KJ
0LZ
0Nj
0V/!
0`~
0Q:
0EJ
0FZ
0Hj
0P/!
0Z~
0K:
0?J
0@Z
0Bj
0J/!
0T~
0a9
0UI
0VY
0Wi
0i.!
0j}
0[9
0OI
0PY
0Qi
0c.!
0d}
0U9
0II
0JY
0Ki
0].!
0^}
0O9
0CI
0DY
0Ei
0W.!
0X}
0e8
0YH
0ZX
0[h
0v-!
0n|
0_8
0SH
0TX
0Uh
0p-!
0h|
0Y8
0MH
0NX
0Oh
0j-!
0b|
0S8
0GH
0HX
0Ih
0d-!
0\|
0i7
0]G
0^W
0_g
0%-!
0r{
0c7
0WG
0XW
0Yg
0},!
0l{
0]7
0QG
0RW
0Sg
0w,!
0f{
0W7
0KG
0LW
0Mg
15z
1q,!
0`{
1R{
0s,!
0R4
0=z
1?g
1>W
1=G
1I7
1T{
1y,!
1Ag
1@W
1?G
1K7
1V{
1!-!
1Cg
1BW
1AG
1M7
1X{
1'-!
1Eg
1DW
1CG
1O7
1N|
1f-!
1;h
1:X
19H
1E8
1P|
1l-!
1=h
1<X
1;H
1G8
1R|
1r-!
1?h
1>X
1=H
1I8
1T|
1x-!
1Ah
1@X
1?H
1K8
1J}
1Y.!
17i
16Y
15I
1A9
1L}
1_.!
19i
18Y
17I
1C9
1N}
1e.!
1;i
1:Y
19I
1E9
1P}
1k.!
1=i
1<Y
1;I
1G9
1F~
1L/!
14j
12Z
11J
1=:
1H~
1R/!
16j
14Z
13J
1?:
1J~
1X/!
18j
16Z
15J
1A:
1L~
1^/!
1:j
18Z
17J
1C:
0h,!
0j,!
0l,!
0o,!
0[-!
0]-!
0_-!
0b-!
0N.!
0P.!
0R.!
0U.!
0A/!
0C/!
0E/!
0H/!
0+;
0}J
0~Z
0"k
0`/!
04!!
0%;
0wJ
0xZ
0zj
0Z/!
0.!!
0}:
0qJ
0rZ
0tj
0T/!
0(!!
0w:
0kJ
0lZ
0nj
0N/!
0"!!
0/:
0#J
0$Z
0%j
0m.!
08~
0):
0{I
0|Y
0}i
0g.!
02~
0#:
0uI
0vY
0wi
0a.!
0,~
0{9
0oI
0pY
0qi
0[.!
0&~
039
0'I
0(Y
0)i
0z-!
0<}
0-9
0!I
0"Y
0#i
0t-!
06}
0'9
0yH
0zX
0{h
0n-!
00}
0!9
0sH
0tX
0uh
0h-!
0*}
078
0+H
0,X
0-h
0)-!
0@|
018
0%H
0&X
0'h
0#-!
0:|
0+8
0}G
0~W
0!h
0{,!
04|
0%8
0wG
0xW
0yg
16z
1w,!
1u,!
0.|
10|
0g,!
0y,!
0Q4
0@z
1{g
1zW
1yG
1'8
16|
1i,!
1#h
1"X
1!H
1-8
1<|
1k,!
1)h
1(X
1'H
138
1B|
1m,!
1/h
1.X
1-H
198
1,}
1Z-!
1wh
1vX
1uH
1#9
12}
1\-!
1}h
1|X
1{H
1)9
18}
1^-!
1%i
1$Y
1#I
1/9
1>}
1`-!
1+i
1*Y
1)I
159
1(~
1M.!
1si
1rY
1qI
1}9
1.~
1O.!
1yi
1xY
1wI
1%:
14~
1Q.!
1!j
1~Y
1}I
1+:
1:~
1S.!
1'j
1&Z
1%J
11:
1$!!
1@/!
1pj
1nZ
1mJ
1y:
1*!!
1B/!
1vj
1tZ
1sJ
1!;
10!!
1D/!
1|j
1zZ
1yJ
1';
16!!
1F/!
1$k
1"[
1!K
1-;
0/;
0#K
0$[
0&k
0.0!
08!!
0);
0{J
0|Z
0~j
0(0!
02!!
0#;
0uJ
0vZ
0xj
0"0!
0,!!
0{:
0oJ
0pZ
0rj
0z/!
0&!!
03:
0'J
0(Z
0)j
0;/!
0<~
0-:
0!J
0"Z
0#j
05/!
06~
0':
0yI
0zY
0{i
0//!
00~
0!:
0sI
0tY
0ui
0)/!
0*~
079
0+I
0,Y
0-i
0H.!
0@}
019
0%I
0&Y
0'i
0B.!
0:}
0+9
0}H
0~X
0!i
0<.!
04}
0%9
0wH
0xX
0yh
06.!
0.}
0;8
0/H
00X
01h
0U-!
0D|
058
0)H
0*X
0+h
0O-!
0>|
0/8
0#H
0$X
0%h
0I-!
08|
0)8
0{G
0|W
0}g
17z
1},!
1{,!
1C-!
02|
1({
0E-!
0i,!
0!-!
0P4
0Cz
1sf
1rV
1pF
1}6
1'{
1K-!
1rf
1qV
1oF
1|6
1&{
1Q-!
1qf
1pV
1nF
1{6
1%{
1W-!
1pf
1oV
1mF
1z6
1${
18.!
1of
1nV
1lF
1y6
1#{
1>.!
1nf
1mV
1kF
1x6
1"{
1D.!
1mf
1lV
1jF
1w6
1!{
1J.!
1lf
1kV
1iF
1v6
1~z
1+/!
1kf
1jV
1hF
1u6
1}z
11/!
1jf
1iV
1gF
1t6
1|z
17/!
1if
1hV
1fF
1s6
1{z
1=/!
1hf
1gV
1eF
1r6
1zz
1|/!
1gf
1fV
1dF
1q6
1yz
1$0!
1ff
1eV
1cF
1p6
1xz
1*0!
1ef
1dV
1bF
1o6
1wz
100!
1df
1cV
1aF
1n6
0I>
0?N
0@^
0Bn
020!
0R$!
0C>
09N
0:^
0<n
0,0!
0L$!
0=>
03N
04^
06n
0&0!
0F$!
07>
0-N
0.^
00n
0~/!
0@$!
0M=
0CM
0B]
0Dm
0?/!
0V#!
0G=
0=M
0<]
0>m
09/!
0P#!
0A=
07M
06]
08m
03/!
0J#!
0;=
01M
00]
02m
0-/!
0D#!
0Q<
0GL
0F\
0Hl
0L.!
0Z"!
0K<
0AL
0@\
0Bl
0F.!
0T"!
0E<
0;L
0:\
0<l
0@.!
0N"!
0?<
05L
04\
06l
0:.!
0H"!
0U;
0KK
0J[
0Lk
0Y-!
0^!!
0O;
0EK
0D[
0Fk
0S-!
0X!!
0I;
0?K
0>[
0@k
0M-!
0R!!
0C;
09K
08[
0:k
11z
1%-!
1#-!
1I-!
1G-!
0L!!
1N!!
034
0K-!
0k,!
0'-!
0O4
0Jz
1<k
1:[
1;K
1E;
1T!!
124
1Bk
1@[
1AK
1K;
1Z!!
114
1Hk
1F[
1GK
1Q;
1`!!
104
1Nk
1L[
1MK
1W;
1J"!
1/4
18l
16\
17L
1A<
1P"!
1.4
1>l
1<\
1=L
1G<
1V"!
1-4
1Dl
1B\
1CL
1M<
1\"!
1,4
1Jl
1H\
1IL
1S<
1F#!
1+4
14m
12]
13M
1==
1L#!
1*4
1:m
18]
19M
1C=
1R#!
1)4
1@m
1>]
1?M
1I=
1X#!
1(4
1Fm
1D]
1EM
1O=
1B$!
1'4
12n
10^
1/N
19>
1H$!
1&4
18n
16^
15N
1?>
1N$!
1%4
1>n
1<^
1;N
1E>
1T$!
1$4
1Dn
1B^
1AN
1K>
0M>
0CN
0D^
0Fn
0V$!
0G>
0=N
0>^
0@n
0P$!
0A>
07N
08^
0:n
0J$!
0;>
01N
02^
04n
0D$!
0Q=
0GM
0F]
0Hm
0Z#!
0K=
0AM
0@]
0Bm
0T#!
0E=
0;M
0:]
0<m
0N#!
0?=
05M
04]
06m
0H#!
0U<
0KL
0J\
0Ll
0^"!
0O<
0EL
0D\
0Fl
0X"!
0I<
0?L
0>\
0@l
0R"!
0C<
09L
08\
0:l
0L"!
0Y;
0OK
0N[
0Pk
0b!!
0S;
0IK
0H[
0Jk
0\!!
0M;
0CK
0B[
0Dk
0V!!
0G;
0=K
0<[
0>k
1Ez
1d-!
1)-!
1O-!
1M-!
0P!!
1B!!
024
0Q-!
0m,!
0f-!
0N4
0Mz
10k
1.[
1/K
19;
1D!!
12k
10[
11K
1;;
1F!!
14k
12[
13K
1=;
1H!!
16k
14[
15K
1?;
1>"!
1,l
1*\
1+L
15<
1@"!
1.l
1,\
1-L
17<
1B"!
10l
1.\
1/L
19<
1D"!
12l
10\
11L
1;<
1:#!
1(m
1&]
1'M
11=
1<#!
1*m
1(]
1)M
13=
1>#!
1,m
1*]
1+M
15=
1@#!
1.m
1,]
1-M
17=
16$!
1&n
1$^
1#N
1->
18$!
1(n
1&^
1%N
1/>
1:$!
1*n
1(^
1'N
11>
1<$!
1,n
1*^
1)N
13>
0y>
0oN
0p^
0rn
0$%!
0s>
0iN
0j^
0ln
0|$!
0m>
0cN
0d^
0fn
0v$!
0g>
0]N
0^^
0`n
0p$!
0}=
0sM
0r]
0tm
0($!
0w=
0mM
0l]
0nm
0"$!
0q=
0gM
0f]
0hm
0z#!
0k=
0aM
0`]
0bm
0t#!
0#=
0wL
0v\
0xl
0,#!
0{<
0qL
0p\
0rl
0&#!
0u<
0kL
0j\
0ll
0~"!
0o<
0eL
0d\
0fl
0x"!
0'<
0{K
0z[
0|k
00"!
0!<
0uK
0t[
0vk
0*"!
0y;
0oK
0n[
0pk
0$"!
0s;
0iK
0h[
0jk
1Fz
1j-!
1h-!
1U-!
1S-!
0|!!
1~!!
014
0W-!
0Z-!
0l-!
0M4
0Pz
1lk
1j[
1kK
1u;
1&"!
1rk
1p[
1qK
1{;
1,"!
1xk
1v[
1wK
1#<
12"!
1~k
1|[
1}K
1)<
1z"!
1hl
1f\
1gL
1q<
1"#!
1nl
1l\
1mL
1w<
1(#!
1tl
1r\
1sL
1}<
1.#!
1zl
1x\
1yL
1%=
1v#!
1dm
1b]
1cM
1m=
1|#!
1jm
1h]
1iM
1s=
1$$!
1pm
1n]
1oM
1y=
1*$!
1vm
1t]
1uM
1!>
1r$!
1bn
1`^
1_N
1i>
1x$!
1hn
1f^
1eN
1o>
1~$!
1nn
1l^
1kN
1u>
1&%!
1tn
1r^
1qN
1{>
0}>
0sN
0t^
0vn
0(%!
0w>
0mN
0n^
0pn
0"%!
0q>
0gN
0h^
0jn
0z$!
0k>
0aN
0b^
0dn
0t$!
0#>
0wM
0v]
0xm
0,$!
0{=
0qM
0p]
0rm
0&$!
0u=
0kM
0j]
0lm
0~#!
0o=
0eM
0d]
0fm
0x#!
0'=
0{L
0z\
0|l
00#!
0!=
0uL
0t\
0vl
0*#!
0y<
0oL
0n\
0pl
0$#!
0s<
0iL
0h\
0jl
0|"!
0+<
0!L
0~[
0"l
04"!
0%<
0yK
0x[
0zk
0."!
0};
0sK
0r[
0tk
0("!
0w;
0mK
0l[
0nk
1Gz
1p-!
1n-!
16.!
1Y-!
0""!
18{
004
08.!
0\-!
0r-!
0L4
0Sz
1%g
1$W
1"G
1/7
17{
1$g
1#W
1!G
1.7
16{
1#g
1"W
1~F
1-7
15{
1"g
1!W
1}F
1,7
14{
1!g
1~V
1|F
1+7
13{
1~f
1}V
1{F
1*7
12{
1}f
1|V
1zF
1)7
11{
1|f
1{V
1yF
1(7
10{
1{f
1zV
1xF
1'7
1/{
1zf
1yV
1wF
1&7
1.{
1yf
1xV
1vF
1%7
1-{
1xf
1wV
1uF
1$7
1,{
1wf
1vV
1tF
1#7
1+{
1vf
1uV
1sF
1"7
1*{
1uf
1tV
1rF
1!7
1){
1tf
1sV
1qF
1~6
09B
03R
04b
06r
0B(!
03B
0-R
0.b
00r
0<(!
0-B
0'R
0(b
0*r
06(!
0'B
0!R
0"b
0$r
00(!
0=A
07Q
04a
06q
0F'!
07A
01Q
0.a
00q
0@'!
01A
0+Q
0(a
0*q
0:'!
0+A
0%Q
0"a
0$q
04'!
0A@
0;P
08`
0:p
0J&!
0;@
05P
02`
04p
0D&!
05@
0/P
0,`
0.p
0>&!
0/@
0)P
0&`
0(p
08&!
0E?
0?O
0<_
0>o
0N%!
0??
09O
06_
08o
0H%!
09?
03O
00_
02o
0B%!
03?
0-O
0*_
0,o
12z
1v-!
1t-!
1<.!
1:.!
0<%!
1>%!
0/4
0>.!
0^-!
0x-!
0K4
0Zz
1.o
1,_
1/O
15?
1D%!
14o
12_
15O
1;?
1J%!
1:o
18_
1;O
1A?
1P%!
1@o
1>_
1AO
1G?
1:&!
1*p
1(`
1+P
11@
1@&!
10p
1.`
11P
17@
1F&!
16p
14`
17P
1=@
1L&!
1<p
1:`
1=P
1C@
16'!
1&q
1$a
1'Q
1-A
1<'!
1,q
1*a
1-Q
13A
1B'!
12q
10a
13Q
19A
1H'!
18q
16a
19Q
1?A
12(!
1&r
1$b
1#R
1)B
18(!
1,r
1*b
1)R
1/B
1>(!
12r
10b
1/R
15B
1D(!
18r
16b
15R
1;B
0=B
07R
08b
0:r
0F(!
07B
01R
02b
04r
0@(!
01B
0+R
0,b
0.r
0:(!
0+B
0%R
0&b
0(r
04(!
0AA
0;Q
08a
0:q
0J'!
0;A
05Q
02a
04q
0D'!
05A
0/Q
0,a
0.q
0>'!
0/A
0)Q
0&a
0(q
08'!
0E@
0?P
0<`
0>p
0N&!
0?@
09P
06`
08p
0H&!
09@
03P
00`
02p
0B&!
03@
0-P
0*`
0,p
0<&!
0I?
0CO
0@_
0Bo
0R%!
0C?
0=O
0:_
0<o
0L%!
0=?
07O
04_
06o
0F%!
07?
01O
0._
00o
1Uz
1W.!
1z-!
1B.!
1@.!
0@%!
12%!
0.4
0D.!
0`-!
0Y.!
0J4
0]z
1"o
1~^
1#O
1)?
14%!
1$o
1"_
1%O
1+?
16%!
1&o
1$_
1'O
1-?
18%!
1(o
1&_
1)O
1/?
1.&!
1|o
1z_
1}O
1%@
10&!
1~o
1|_
1!P
1'@
12&!
1"p
1~_
1#P
1)@
14&!
1$p
1"`
1%P
1+@
1*'!
1xp
1v`
1yP
1!A
1,'!
1zp
1x`
1{P
1#A
1.'!
1|p
1z`
1}P
1%A
10'!
1~p
1|`
1!Q
1'A
1&(!
1xq
1va
1uQ
1{A
1((!
1zq
1xa
1wQ
1}A
1*(!
1|q
1za
1yQ
1!B
1,(!
1~q
1|a
1{Q
1#B
0iB
0cR
0db
0fr
0r(!
0cB
0]R
0^b
0`r
0l(!
0]B
0WR
0Xb
0Zr
0f(!
0WB
0QR
0Rb
0Tr
0`(!
0mA
0gQ
0da
0fq
0v'!
0gA
0aQ
0^a
0`q
0p'!
0aA
0[Q
0Xa
0Zq
0j'!
0[A
0UQ
0Ra
0Tq
0d'!
0q@
0kP
0h`
0jp
0z&!
0k@
0eP
0b`
0dp
0t&!
0e@
0_P
0\`
0^p
0n&!
0_@
0YP
0V`
0Xp
0h&!
0u?
0oO
0l_
0no
0~%!
0o?
0iO
0f_
0ho
0x%!
0i?
0cO
0`_
0bo
0r%!
0c?
0]O
0Z_
0\o
1Vz
1].!
1[.!
1H.!
1F.!
0l%!
1n%!
0-4
0J.!
0M.!
0_.!
0I4
0`z
1^o
1\_
1_O
1e?
1t%!
1do
1b_
1eO
1k?
1z%!
1jo
1h_
1kO
1q?
1"&!
1po
1n_
1qO
1w?
1j&!
1Zp
1X`
1[P
1a@
1p&!
1`p
1^`
1aP
1g@
1v&!
1fp
1d`
1gP
1m@
1|&!
1lp
1j`
1mP
1s@
1f'!
1Vq
1Ta
1WQ
1]A
1l'!
1\q
1Za
1]Q
1cA
1r'!
1bq
1`a
1cQ
1iA
1x'!
1hq
1fa
1iQ
1oA
1b(!
1Vr
1Tb
1SR
1YB
1h(!
1\r
1Zb
1YR
1_B
1n(!
1br
1`b
1_R
1eB
1t(!
1hr
1fb
1eR
1kB
0mB
0gR
0hb
0jr
0v(!
0gB
0aR
0bb
0dr
0p(!
0aB
0[R
0\b
0^r
0j(!
0[B
0UR
0Vb
0Xr
0d(!
0qA
0kQ
0ha
0jq
0z'!
0kA
0eQ
0ba
0dq
0t'!
0eA
0_Q
0\a
0^q
0n'!
0_A
0YQ
0Va
0Xq
0h'!
0u@
0oP
0l`
0np
0~&!
0o@
0iP
0f`
0hp
0x&!
0i@
0cP
0``
0bp
0r&!
0c@
0]P
0Z`
0\p
0l&!
0y?
0sO
0p_
0ro
0$&!
0s?
0mO
0j_
0lo
0|%!
0m?
0gO
0d_
0fo
0v%!
0g?
0aO
0^_
0`o
1Wz
1c.!
1a.!
1)/!
1L.!
0p%!
1H{
0,4
0+/!
0O.!
0e.!
0H4
0cz
15g
14W
12G
1?7
1G{
14g
13W
11G
1>7
1F{
13g
12W
10G
1=7
1E{
12g
11W
1/G
1<7
1D{
11g
10W
1.G
1;7
1C{
10g
1/W
1-G
1:7
1B{
1/g
1.W
1,G
197
1A{
1.g
1-W
1+G
187
1@{
1-g
1,W
1*G
177
1?{
1,g
1+W
1)G
167
1>{
1+g
1*W
1(G
157
1={
1*g
1)W
1'G
147
1<{
1)g
1(W
1&G
137
1;{
1(g
1'W
1%G
127
1:{
1'g
1&W
1$G
117
19{
1&g
1%W
1#G
107
0)F
0+V
0,f
0.v
02,!
0#F
0%V
0&f
0(v
0,,!
0{E
0}U
0~e
0"v
0&,!
0uE
0wU
0xe
0zu
0~+!
0-E
0/U
0,e
0.u
06+!
0'E
0)U
0&e
0(u
00+!
0!E
0#U
0~d
0"u
0*+!
0yD
0{T
0xd
0zt
0$+!
01D
03T
0,d
0.t
0:*!
0+D
0-T
0&d
0(t
04*!
0%D
0'T
0~c
0"t
0.*!
0}C
0!T
0xc
0zs
0(*!
05C
03S
00c
02s
0>)!
0/C
0-S
0*c
0,s
08)!
0)C
0'S
0$c
0&s
02)!
0#C
0!S
0|b
0~r
13z
1i.!
1g.!
1//!
1-/!
0,)!
1.)!
0+4
01/!
0Q.!
0k.!
0G4
0jz
1"s
1~b
1#S
1%C
14)!
1(s
1&c
1)S
1+C
1:)!
1.s
1,c
1/S
11C
1@)!
14s
12c
15S
17C
1**!
1|s
1zc
1#T
1!D
10*!
1$t
1"d
1)T
1'D
16*!
1*t
1(d
1/T
1-D
1<*!
10t
1.d
15T
13D
1&+!
1|t
1zd
1}T
1{D
1,+!
1$u
1"e
1%U
1#E
12+!
1*u
1(e
1+U
1)E
18+!
10u
1.e
11U
1/E
1",!
1|u
1ze
1yU
1wE
1(,!
1$v
1"f
1!V
1}E
1.,!
1*v
1(f
1'V
1%F
14,!
10v
1.f
1-V
1+F
0-F
0/V
00f
02v
06,!
0'F
0)V
0*f
0,v
00,!
0!F
0#V
0$f
0&v
0*,!
0yE
0{U
0|e
0~u
0$,!
01E
03U
00e
02u
0:+!
0+E
0-U
0*e
0,u
04+!
0%E
0'U
0$e
0&u
0.+!
0}D
0!U
0|d
0~t
0(+!
05D
07T
00d
02t
0>*!
0/D
01T
0*d
0,t
08*!
0)D
0+T
0$d
0&t
02*!
0#D
0%T
0|c
0~s
0,*!
09C
07S
04c
06s
0B)!
03C
01S
0.c
00s
0<)!
0-C
0+S
0(c
0*s
06)!
0'C
0%S
0"c
0$s
1ez
1J/!
1m.!
15/!
13/!
00)!
1")!
0*4
07/!
0S.!
0L/!
0F4
0mz
1tr
1rb
1uR
1wB
1$)!
1vr
1tb
1wR
1yB
1&)!
1xr
1vb
1yR
1{B
1()!
1zr
1xb
1{R
1}B
1|)!
1ps
1nc
1uS
1sC
1~)!
1rs
1pc
1wS
1uC
1"*!
1ts
1rc
1yS
1wC
1$*!
1vs
1tc
1{S
1yC
1x*!
1pt
1nd
1qT
1oD
1z*!
1rt
1pd
1sT
1qD
1|*!
1tt
1rd
1uT
1sD
1~*!
1vt
1td
1wT
1uD
1t+!
1pu
1ne
1mU
1kE
1v+!
1ru
1pe
1oU
1mE
1x+!
1tu
1re
1qU
1oE
1z+!
1vu
1te
1sU
1qE
0YF
0[V
0\f
0^v
0b,!
0SF
0UV
0Vf
0Xv
0\,!
0MF
0OV
0Pf
0Rv
0V,!
0GF
0IV
0Jf
0Lv
0P,!
0]E
0_U
0\e
0^u
0f+!
0WE
0YU
0Ve
0Xu
0`+!
0QE
0SU
0Pe
0Ru
0Z+!
0KE
0MU
0Je
0Lu
0T+!
0aD
0cT
0\d
0^t
0j*!
0[D
0]T
0Vd
0Xt
0d*!
0UD
0WT
0Pd
0Rt
0^*!
0OD
0QT
0Jd
0Lt
0X*!
0eC
0cS
0`c
0bs
0n)!
0_C
0]S
0Zc
0\s
0h)!
0YC
0WS
0Tc
0Vs
0b)!
0SC
0QS
0Nc
0Ps
1fz
1P/!
1N/!
1;/!
19/!
0\)!
1^)!
0)4
0=/!
0@/!
0R/!
0E4
0pz
1Rs
1Pc
1SS
1UC
1d)!
1Xs
1Vc
1YS
1[C
1j)!
1^s
1\c
1_S
1aC
1p)!
1ds
1bc
1eS
1gC
1Z*!
1Nt
1Ld
1ST
1QD
1`*!
1Tt
1Rd
1YT
1WD
1f*!
1Zt
1Xd
1_T
1]D
1l*!
1`t
1^d
1eT
1cD
1V+!
1Nu
1Le
1OU
1ME
1\+!
1Tu
1Re
1UU
1SE
1b+!
1Zu
1Xe
1[U
1YE
1h+!
1`u
1^e
1aU
1_E
1R,!
1Nv
1Lf
1KV
1IF
1X,!
1Tv
1Rf
1QV
1OF
1^,!
1Zv
1Xf
1WV
1UF
1d,!
1`v
1^f
1]V
1[F
0]F
0_V
0`f
0bv
0f,!
0WF
0YV
0Zf
0\v
0`,!
0QF
0SV
0Tf
0Vv
0Z,!
0KF
0MV
0Nf
0Pv
0T,!
0aE
0cU
0`e
0bu
0j+!
0[E
0]U
0Ze
0\u
0d+!
0UE
0WU
0Te
0Vu
0^+!
0OE
0QU
0Ne
0Pu
0X+!
0eD
0gT
0`d
0bt
0n*!
0_D
0aT
0Zd
0\t
0h*!
0YD
0[T
0Td
0Vt
0b*!
0SD
0UT
0Nd
0Pt
0\*!
0iC
0gS
0dc
0fs
0r)!
0cC
0aS
0^c
0`s
0l)!
0]C
0[S
0Xc
0Zs
0f)!
0WC
0US
0Rc
0Ts
1gz
1V/!
1T/!
1z/!
1?/!
0`)!
1U5
0(4
0|/!
0B/!
0X/!
0D4
0sz
1j6
1Z6
1J6
1:6
1T5
1i6
1Y6
1I6
196
1S5
1h6
1X6
1H6
186
1R5
1g6
1W6
1G6
176
1Q5
1f6
1V6
1F6
166
1P5
1e6
1U6
1E6
156
1O5
1d6
1T6
1D6
146
1N5
1c6
1S6
1C6
136
1M5
1b6
1R6
1B6
126
1L5
1a6
1Q6
1A6
116
1K5
1`6
1P6
1@6
106
1J5
1_6
1O6
1?6
1/6
1I5
1^6
1N6
1>6
1.6
1H5
1]6
1M6
1=6
1-6
1G5
1\6
1L6
1<6
1,6
1F5
1[6
1K6
1;6
1+6
0Xy
0py
0Ry
0jy
0Ly
0dy
0Fy
0^y
0ex
0}x
0_x
0wx
0Yx
0qx
0Sx
0kx
0rw
0,x
0lw
0&x
0fw
0~w
0`w
0xw
0!w
09w
0yv
03w
0sv
0-w
0mv
0'w
1\/!
1Z/!
1"0!
1~/!
0'4
0$0!
0D/!
0^/!
1)w
1ov
1/w
1uv
15w
1{v
1;w
1#w
1zw
1bw
1"x
1hw
1(x
1nw
1.x
1tw
1mx
1Ux
1sx
1[x
1yx
1ax
1!y
1gx
1`y
1Hy
1fy
1Ny
1ly
1Ty
1ry
1Zy
0\y
0ty
0Vy
0ny
0Py
0hy
0Jy
0by
0ix
0#y
0cx
0{x
0]x
0ux
0Wx
0ox
0vw
00x
0pw
0*x
0jw
0$x
0dw
0|w
0%w
0=w
0}v
07w
0wv
01w
0qv
0+w
1`/!
1(0!
1&0!
0&4
0*0!
0F/!
1dv
1cv
1fv
1ev
1hv
1gv
1kv
1iv
1Ww
1Vw
1Yw
1Xw
1[w
1Zw
1^w
1\w
1Jx
1Ix
1Lx
1Kx
1Nx
1Mx
1Qx
1Ox
1=y
1<y
1?y
1>y
1Ay
1@y
1Dy
1By
0*z
0$z
0|y
0vy
07y
01y
0+y
0%y
0Dx
0>x
08x
02x
0Qw
0Kw
0Ew
0?w
1.0!
1,0!
0%4
000!
1Aw
1Gw
1Mw
1Sw
14x
1:x
1@x
1Fx
1'y
1-y
13y
19y
1xy
1~y
1&z
1,z
0.z
0(z
0"z
0zy
0;y
05y
0/y
0)y
0Hx
0Bx
0<x
06x
0Uw
0Ow
0Iw
0Cw
120!
0$4
1C4
1B4
1A4
1@4
1?4
1>4
1=4
1<4
1;4
1:4
194
184
174
164
154
144
055
0}5
0|5
0{5
0z5
0y5
0x5
0w5
0v5
1ee
1de
1ce
1be
1ed
1dd
1cd
1bd
1ma
1la
1ka
1ja
1y]
1x]
1s4
1r4
1q4
1p4
1o4
1n4
1m4
1l4
1k4
1j4
1i4
1h4
1g4
1f4
1e4
1d4
1%5
1$5
1#5
1"5
1!5
1~4
1}4
1|4
1{4
1z4
1y4
1x4
1w4
1v4
1u4
1t4
1]5
1\5
1[5
1Z5
1Y5
1X5
1W5
1V5
1q&
0t/!
0n/!
0h/!
0b/!
0#/!
0{.!
0u.!
0o.!
00.!
0*.!
0$.!
0|-!
0=-!
07-!
01-!
0+-!
1--!
13-!
19-!
1?-!
1~-!
1&.!
1,.!
12.!
1q.!
1w.!
1}.!
1%/!
1d/!
1j/!
1p/!
1v/!
0x/!
0r/!
0l/!
0f/!
0'/!
0!/!
0y.!
0s.!
04.!
0..!
0(.!
0".!
0A-!
0;-!
05-!
0/-!
1h,!
1j,!
1l,!
1o,!
1[-!
1]-!
1_-!
1b-!
1N.!
1P.!
1R.!
1U.!
1A/!
1C/!
1E/!
1H/!
1}5
1|5
1{5
1z5
1y5
1x5
1w5
1v5
0=5
0<5
0;5
0:5
095
085
075
065
0q&
1=5
1<5
1;5
1:5
195
185
175
165
1:2
0z+
0y+
0v+
0t+
0o+
0n+
0m+
0#(
0"(
0;2
182
b0 M0
0N0
0O0
0Q0
b0 R0
0U0
b0 Y0
0[0
1V0
b0 *,
130!
b100000000000 _*
b0 _*
0R$
0T$
0G$
00&
1n"
0c$
0F+
0M$
1<2
1A&
0z2
1x2
1v2
0Q'
1O'
1M'
0,3
1*3
1(3
0{'
0X$
b100000000000 _*
b0 _*
