#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  7 13:28:56 2019
# Process ID: 1220
# Current directory: C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7420 C:\Users\SET253-22U.HCCMAIN\Downloads\ENES247-master\ENES247-master\lab1-mux\lab1_4_2-mux2-1inSequence\lab1_4_2-mux2-1inSequence.xpr
# Log file: C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/vivado.log
# Journal file: C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 734.883 ; gain = 143.750
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux_3_to_1_instantiation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 830.598 ; gain = 95.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux_3_to_1_instantiation' [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_3_to_1_instantiation.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1_gate' [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_2_to_1_gate.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1_gate' (1#1) [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_2_to_1_gate.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_to_1_instantiation' (2#1) [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_3_to_1_instantiation.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 845.855 ; gain = 110.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 845.855 ; gain = 110.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 845.855 ; gain = 110.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1208.750 ; gain = 473.215
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1208.750 ; gain = 473.215
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  7 13:34:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  7 13:34:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1663.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1663.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.910 ; gain = 528.160
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
show_objects -name port [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ IO.*.* } ]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux_3_to_1_instantiation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2012.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux_3_to_1_instantiation' [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_3_to_1_instantiation.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1_gate' [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_2_to_1_gate.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1_gate' (1#1) [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_2_to_1_gate.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_to_1_instantiation' (2#1) [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/sources_1/imports/lab1_4_2-mux2-1inSequence/mux_3_to_1_instantiation.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.566 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-22U.HCCMAIN/Downloads/ENES247-master/ENES247-master/lab1-mux/lab1_4_2-mux2-1inSequence/lab1_4_2-mux2-1inSequence.srcs/constrs_1/imports/lab1_4_2-mux2-1inSequence/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.566 ; gain = 0.000
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.566 ; gain = 0.000
