# SV-Verification
functional verification 

==> This repository contains SystemVerilog verification projects for basic RTL designs
such as  full adder ,D flip-flops, counters, and FIFOs.

==>It demonstrates race-free verification using interfaces, clocking blocks,
mailboxes, and cycle-accurate scoreboards.
