

================================================================
== Vitis HLS Report for 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1'
================================================================
* Date:           Fri Mar 21 12:04:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_1  |       70|       70|         8|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2202|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     349|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     349|   2270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |i_18_fu_92_p2         |         +|   0|  0|    14|           7|           1|
    |icmp_ln161_fu_86_p2   |      icmp|   0|  0|    15|           7|           8|
    |lshr_ln163_fu_119_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  2202|        4111|        4107|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_17_fu_38               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_174                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |i_17_fu_38                         |   7|   0|    7|          0|
    |mid_0_load_reg_164                 |  64|   0|   64|          0|
    |trunc_ln163_reg_159                |  64|   0|   64|          0|
    |trunc_ln163_reg_159_pp0_iter1_reg  |  64|   0|   64|          0|
    |zext_ln161_reg_149                 |   7|   0|   64|         57|
    |zext_ln161_reg_149                 |  64|  32|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 349|  32|  406|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |                     Source Object                    |    C Type    |
+----------------------+-----+------+------------+------------------------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|grp_fu_3159_p_din0    |  out|    64|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|grp_fu_3159_p_din1    |  out|    64|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|grp_fu_3159_p_opcode  |  out|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|grp_fu_3159_p_dout0   |   in|    64|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|grp_fu_3159_p_ce      |  out|     1|  ap_ctrl_hs|  forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1|  return value|
|mid_0_address0        |  out|     6|   ap_memory|                                                 mid_0|         array|
|mid_0_ce0             |  out|     1|   ap_memory|                                                 mid_0|         array|
|mid_0_q0              |   in|    64|   ap_memory|                                                 mid_0|         array|
|biases_val            |   in|  4096|     ap_none|                                            biases_val|        scalar|
|net_0_address0        |  out|     6|   ap_memory|                                                 net_0|         array|
|net_0_ce0             |  out|     1|   ap_memory|                                                 net_0|         array|
|net_0_we0             |  out|     1|   ap_memory|                                                 net_0|         array|
|net_0_d0              |  out|    64|   ap_memory|                                                 net_0|         array|
+----------------------+-----+------+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 11 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%biases_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %biases_val"   --->   Operation 12 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln55 = store i7 0, i7 %i_17" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 13 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_162_2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i7 %i_17" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.89ns)   --->   "%icmp_ln161 = icmp_eq  i7 %i, i7 64" [../layer.h:161]   --->   Operation 16 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%i_18 = add i7 %i, i7 1" [../layer.h:161]   --->   Operation 17 'add' 'i_18' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %VITIS_LOOP_162_2.split, void %memset.loop4.preheader.exitStub" [../layer.h:161]   --->   Operation 18 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %i" [../layer.h:161]   --->   Operation 19 'zext' 'zext_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i7 %i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 20 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mid_0_addr = getelementptr i64 %mid_0, i64 0, i64 %zext_ln161" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 22 'getelementptr' 'mid_0_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.35ns)   --->   "%mid_0_load = load i6 %mid_0_addr" [../layer.h:163]   --->   Operation 23 'load' 'mid_0_load' <Predicate = (!icmp_ln161)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %shl_ln" [../layer.h:163]   --->   Operation 24 'zext' 'zext_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%lshr_ln163 = lshr i4096 %biases_val_read, i4096 %zext_ln163" [../layer.h:163]   --->   Operation 25 'lshr' 'lshr_ln163' <Predicate = (!icmp_ln161)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i4096 %lshr_ln163" [../layer.h:163]   --->   Operation 26 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln55 = store i7 %i_18, i7 %i_17" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 27 'store' 'store_ln55' <Predicate = (!icmp_ln161)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 28 [1/2] (1.35ns)   --->   "%mid_0_load = load i6 %mid_0_addr" [../layer.h:163]   --->   Operation 28 'load' 'mid_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i64 %trunc_ln163" [../layer.h:163]   --->   Operation 29 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [5/5] (6.91ns)   --->   "%add = dadd i64 %mid_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 30 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 31 [4/5] (6.91ns)   --->   "%add = dadd i64 %mid_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 31 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 32 [3/5] (6.91ns)   --->   "%add = dadd i64 %mid_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 32 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 33 [2/5] (6.91ns)   --->   "%add = dadd i64 %mid_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 33 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 34 [1/5] (6.91ns)   --->   "%add = dadd i64 %mid_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 34 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:161]   --->   Operation 35 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../layer.h:161]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../layer.h:161]   --->   Operation 37 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln161" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 38 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (1.35ns)   --->   "%store_ln163 = store i64 %add, i6 %net_0_addr" [../layer.h:163]   --->   Operation 39 'store' 'store_ln163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln161 = br void %VITIS_LOOP_162_2" [../layer.h:161]   --->   Operation 40 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mid_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_17                    (alloca           ) [ 010000000]
biases_val_read         (read             ) [ 000000000]
store_ln55              (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
i                       (load             ) [ 000000000]
icmp_ln161              (icmp             ) [ 011111110]
i_18                    (add              ) [ 000000000]
br_ln161                (br               ) [ 000000000]
zext_ln161              (zext             ) [ 011111111]
trunc_ln56              (trunc            ) [ 000000000]
shl_ln                  (bitconcatenate   ) [ 000000000]
mid_0_addr              (getelementptr    ) [ 011000000]
zext_ln163              (zext             ) [ 000000000]
lshr_ln163              (lshr             ) [ 000000000]
trunc_ln163             (trunc            ) [ 011100000]
store_ln55              (store            ) [ 000000000]
mid_0_load              (load             ) [ 010111110]
bitcast_ln163           (bitcast          ) [ 010011110]
add                     (dadd             ) [ 010000001]
specpipeline_ln161      (specpipeline     ) [ 000000000]
speclooptripcount_ln161 (speclooptripcount) [ 000000000]
specloopname_ln161      (specloopname     ) [ 000000000]
net_0_addr              (getelementptr    ) [ 000000000]
store_ln163             (store            ) [ 000000000]
br_ln161                (br               ) [ 000000000]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mid_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biases_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4096"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_17_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="biases_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4096" slack="0"/>
<pin id="44" dir="0" index="1" bw="4096" slack="0"/>
<pin id="45" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mid_0_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mid_0_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mid_0_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="net_0_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="7" slack="7"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/8 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln163_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="1"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln55_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln161_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_18_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln161_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln56_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="shl_ln_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln163_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="lshr_ln163_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4096" slack="0"/>
<pin id="121" dir="0" index="1" bw="12" slack="0"/>
<pin id="122" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln163/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln163_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4096" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln163/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln55_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln163_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="2"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln163/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_17_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="145" class="1005" name="icmp_ln161_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="6"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

<comp id="149" class="1005" name="zext_ln161_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="7"/>
<pin id="151" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln161 "/>
</bind>
</comp>

<comp id="154" class="1005" name="mid_0_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mid_0_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="trunc_ln163_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="2"/>
<pin id="161" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln163 "/>
</bind>
</comp>

<comp id="164" class="1005" name="mid_0_load_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mid_0_load "/>
</bind>
</comp>

<comp id="169" class="1005" name="bitcast_ln163_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln163 "/>
</bind>
</comp>

<comp id="174" class="1005" name="add_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="106"><net_src comp="83" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="42" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="141"><net_src comp="38" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="98" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="157"><net_src comp="48" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="162"><net_src comp="125" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="167"><net_src comp="55" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="172"><net_src comp="134" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="177"><net_src comp="74" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: net_0 | {8 }
 - Input state : 
	Port: forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 : mid_0 | {1 2 }
	Port: forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 : biases_val | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
		i : 1
		icmp_ln161 : 2
		i_18 : 2
		br_ln161 : 3
		zext_ln161 : 2
		trunc_ln56 : 2
		shl_ln : 3
		mid_0_addr : 3
		mid_0_load : 4
		zext_ln163 : 4
		lshr_ln163 : 5
		trunc_ln163 : 6
		store_ln55 : 3
	State 2
	State 3
		add : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln163 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   lshr   |      lshr_ln163_fu_119     |    0    |    0    |   2171  |
|----------|----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_74         |    3    |   445   |   781   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln161_fu_86      |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|    add   |         i_18_fu_92         |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|   read   | biases_val_read_read_fu_42 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln161_fu_98      |    0    |    0    |    0    |
|          |      zext_ln163_fu_115     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln56_fu_103     |    0    |    0    |    0    |
|          |     trunc_ln163_fu_125     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_107       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   445   |   2980  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     add_reg_174     |   64   |
|bitcast_ln163_reg_169|   64   |
|     i_17_reg_138    |    7   |
|  icmp_ln161_reg_145 |    1   |
|  mid_0_addr_reg_154 |    6   |
|  mid_0_load_reg_164 |   64   |
| trunc_ln163_reg_159 |   64   |
|  zext_ln161_reg_149 |   64   |
+---------------------+--------+
|        Total        |   334  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_74    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   140  ||  0.978  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |  2980  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   334  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   779  |  2998  |
+-----------+--------+--------+--------+--------+
