1/2/2020
Jason

Test to write data to an addressable BRAM block on the FPGA and then trigger it to output onto the STF bus.  This builds on the writeregister example by adding the HDL on the second port of the BRAM to extract data.