// Seed: 2996911493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri id_2
    , id_12,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9
    , id_13,
    output supply1 id_10
);
  integer id_14;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
