0.6
2018.2
Jun 14 2018
20:41:02
F:/VivadoProj/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v,1744074194,verilog,,,,Simulation,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v,1744071053,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v,,ALU,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v,1744071153,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v,,ALU_CU,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/BCD.v,1744071202,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v,,BCD,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v,1744071230,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v,,CU,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v,1744071433,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v,,DataMemory,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/Four_Digit_Seven_Segment_Driver_Optimized.v,1744071546,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v,,Four_Digit_Seven_Segment_Driver_Optimized,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v,1744071331,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v,,ImmGen,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v,1744073888,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v,,InstructionMemory,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v,1744071367,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v,,NBitMux2x1,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v,1744071471,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v,,NBitShiftLeft,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v,1744071491,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v,,RCA,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v,1744071293,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v,,RegFile,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v,1744073943,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v,,TopModule,,,,,,,,
F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v,1744071403,verilog,,F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v,,mux2x1,,,,,,,,
