<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_sable.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_sable.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_sable.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the Sable, Sable-Gamma, and Lynx systems.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_t2.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">irq_swizzle_struct</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="n">irq_to_mask</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">mask_to_irq</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>

	<span class="cm">/* Note mask bit is true for DISABLED irqs.  */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">shadow_mask</span><span class="p">;</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">update_irq_hw</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ack_irq_hw</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">);</span>

<span class="p">}</span> <span class="n">irq_swizzle_t</span><span class="p">;</span>

<span class="k">static</span> <span class="n">irq_swizzle_t</span> <span class="o">*</span><span class="n">sable_lynx_irq_swizzle</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">sable_lynx_init_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr_of_irqs</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE)</span>

<span class="cm">/***********************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> *   For SABLE, which is really baroque, we manage 40 IRQ&#39;s, but the</span>
<span class="cm"> *   hardware really only supports 24, not via normal ISA PIC,</span>
<span class="cm"> *   but cascaded custom 8259&#39;s, etc.</span>
<span class="cm"> *	 0-7  (char at 536)</span>
<span class="cm"> *	 8-15 (char at 53a)</span>
<span class="cm"> *	16-23 (char at 53c)</span>
<span class="cm"> *</span>
<span class="cm"> * Summary Registers (536/53a/53c):</span>
<span class="cm"> *</span>
<span class="cm"> * Bit      Meaning               Kernel IRQ</span>
<span class="cm"> *------------------------------------------</span>
<span class="cm"> * 0        PCI slot 0			34</span>
<span class="cm"> * 1        NCR810 (builtin)		33</span>
<span class="cm"> * 2        TULIP (builtin)		32</span>
<span class="cm"> * 3        mouse			12</span>
<span class="cm"> * 4        PCI slot 1			35</span>
<span class="cm"> * 5        PCI slot 2			36</span>
<span class="cm"> * 6        keyboard			1</span>
<span class="cm"> * 7        floppy			6</span>
<span class="cm"> * 8        COM2			3</span>
<span class="cm"> * 9        parallel port		7</span>
<span class="cm"> *10        EISA irq 3			-</span>
<span class="cm"> *11        EISA irq 4			-</span>
<span class="cm"> *12        EISA irq 5			5</span>
<span class="cm"> *13        EISA irq 6			-</span>
<span class="cm"> *14        EISA irq 7			-</span>
<span class="cm"> *15        COM1			4</span>
<span class="cm"> *16        EISA irq 9			9</span>
<span class="cm"> *17        EISA irq 10			10</span>
<span class="cm"> *18        EISA irq 11			11</span>
<span class="cm"> *19        EISA irq 12			-</span>
<span class="cm"> *20        EISA irq 13			-</span>
<span class="cm"> *21        EISA irq 14			14</span>
<span class="cm"> *22        NC				15</span>
<span class="cm"> *23        IIC				-</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sable_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="mh">0x537</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x53d</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x53b</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">&gt;&gt;=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">outb</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sable_ack_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="n">val1</span><span class="p">,</span> <span class="n">val2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x53c</span><span class="p">;</span>
		<span class="n">val1</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="p">(</span><span class="n">bit</span> <span class="o">-</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">val2</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x53a</span><span class="p">;</span>
		<span class="n">val1</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="p">(</span><span class="n">bit</span> <span class="o">-</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">val2</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x536</span><span class="p">;</span>
		<span class="n">val1</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="p">(</span><span class="n">bit</span> <span class="o">-</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">val2</span> <span class="o">=</span> <span class="mh">0xE0</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">outb</span><span class="p">(</span><span class="n">val1</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>	<span class="cm">/* ack the slave */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">val2</span><span class="p">,</span> <span class="mh">0x534</span><span class="p">);</span>	<span class="cm">/* ack the master */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irq_swizzle_t</span> <span class="n">sable_irq_swizzle</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">9</span><span class="p">,</span>	<span class="cm">/* pseudo PIC  0-7  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span>	<span class="cm">/* pseudo PIC  8-15 */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* pseudo EISA 0-7  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* pseudo EISA 8-15  */</span>
		 <span class="mi">2</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* pseudo PCI */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span> 	<span class="cm">/*  */</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="mi">34</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span>	<span class="cm">/* mask 0-7  */</span>
		 <span class="mi">3</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* mask 8-15  */</span>
		 <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* mask 16-23  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/*  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>	<span class="cm">/*  */</span>
	<span class="p">},</span>
	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="n">sable_update_irq_hw</span><span class="p">,</span>
	<span class="n">sable_ack_irq_hw</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sable_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x537</span><span class="p">);</span>	<span class="cm">/* slave 0 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x53b</span><span class="p">);</span>	<span class="cm">/* slave 1 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x53d</span><span class="p">);</span>	<span class="cm">/* slave 2 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x535</span><span class="p">);</span>	<span class="cm">/* enable cascades in master */</span>

	<span class="n">sable_lynx_irq_swizzle</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sable_irq_swizzle</span><span class="p">;</span>
	<span class="n">sable_lynx_init_irq</span><span class="p">(</span><span class="mi">40</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration for ALPHA SABLE (2100).</span>
<span class="cm"> *</span>
<span class="cm"> * The device to slot mapping looks like:</span>
<span class="cm"> *</span>
<span class="cm"> * Slot     Device</span>
<span class="cm"> *  0       TULIP</span>
<span class="cm"> *  1       SCSI</span>
<span class="cm"> *  2       PCI-EISA bridge</span>
<span class="cm"> *  3       none</span>
<span class="cm"> *  4       none</span>
<span class="cm"> *  5       none</span>
<span class="cm"> *  6       PCI on board slot 0</span>
<span class="cm"> *  7       PCI on board slot 1</span>
<span class="cm"> *  8       PCI on board slot 2</span>
<span class="cm"> *   </span>
<span class="cm"> *</span>
<span class="cm"> * This two layered interrupt approach means that we allocate IRQ 16 and </span>
<span class="cm"> * above for PCI interrupts.  The IRQ relates to which bit the interrupt</span>
<span class="cm"> * comes in on.  This makes interrupt processing much easier.</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * NOTE: the IRQ assignments below are arbitrary, but need to be consistent</span>
<span class="cm"> * with the values in the irq swizzling tables above.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">sable_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">9</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">32</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">0</span><span class="p">},</span>  <span class="cm">/* IdSel 0,  TULIP  */</span>
		<span class="p">{</span> <span class="mi">32</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 1,  SCSI   */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 2,  SIO   */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 3,  none   */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 4,  none   */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 5,  none   */</span>
		<span class="p">{</span> <span class="mi">32</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">2</span><span class="p">},</span>  <span class="cm">/* IdSel 6,  slot 0 */</span>
		<span class="p">{</span> <span class="mi">32</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">3</span><span class="p">},</span>  <span class="cm">/* IdSel 7,  slot 1 */</span>
		<span class="p">{</span> <span class="mi">32</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span>  <span class="mi">32</span><span class="o">+</span><span class="mi">4</span><span class="p">}</span>   <span class="cm">/* IdSel 8,  slot 2 */</span>
	<span class="p">};</span>
	<span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE) */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)</span>

<span class="cm">/***********************************************************************/</span>
<span class="cm">/* LYNX hardware specifics</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> *   For LYNX, which is also baroque, we manage 64 IRQs, via a custom IC.</span>
<span class="cm"> *</span>
<span class="cm"> * Bit      Meaning               Kernel IRQ</span>
<span class="cm"> *------------------------------------------</span>
<span class="cm"> * 0        </span>
<span class="cm"> * 1        </span>
<span class="cm"> * 2        </span>
<span class="cm"> * 3        mouse			12</span>
<span class="cm"> * 4        </span>
<span class="cm"> * 5        </span>
<span class="cm"> * 6        keyboard			1</span>
<span class="cm"> * 7        floppy			6</span>
<span class="cm"> * 8        COM2			3</span>
<span class="cm"> * 9        parallel port		7</span>
<span class="cm"> *10        EISA irq 3			-</span>
<span class="cm"> *11        EISA irq 4			-</span>
<span class="cm"> *12        EISA irq 5			5</span>
<span class="cm"> *13        EISA irq 6			-</span>
<span class="cm"> *14        EISA irq 7			-</span>
<span class="cm"> *15        COM1			4</span>
<span class="cm"> *16        EISA irq 9			9</span>
<span class="cm"> *17        EISA irq 10			10</span>
<span class="cm"> *18        EISA irq 11			11</span>
<span class="cm"> *19        EISA irq 12			-</span>
<span class="cm"> *20        </span>
<span class="cm"> *21        EISA irq 14			14</span>
<span class="cm"> *22        EISA irq 15			15</span>
<span class="cm"> *23        IIC				-</span>
<span class="cm"> *24        VGA (builtin)               -</span>
<span class="cm"> *25</span>
<span class="cm"> *26</span>
<span class="cm"> *27</span>
<span class="cm"> *28        NCR810 (builtin)		28</span>
<span class="cm"> *29</span>
<span class="cm"> *30</span>
<span class="cm"> *31</span>
<span class="cm"> *32        PCI 0 slot 4 A primary bus  32</span>
<span class="cm"> *33        PCI 0 slot 4 B primary bus  33</span>
<span class="cm"> *34        PCI 0 slot 4 C primary bus  34</span>
<span class="cm"> *35        PCI 0 slot 4 D primary bus</span>
<span class="cm"> *36        PCI 0 slot 5 A primary bus</span>
<span class="cm"> *37        PCI 0 slot 5 B primary bus</span>
<span class="cm"> *38        PCI 0 slot 5 C primary bus</span>
<span class="cm"> *39        PCI 0 slot 5 D primary bus</span>
<span class="cm"> *40        PCI 0 slot 6 A primary bus</span>
<span class="cm"> *41        PCI 0 slot 6 B primary bus</span>
<span class="cm"> *42        PCI 0 slot 6 C primary bus</span>
<span class="cm"> *43        PCI 0 slot 6 D primary bus</span>
<span class="cm"> *44        PCI 0 slot 7 A primary bus</span>
<span class="cm"> *45        PCI 0 slot 7 B primary bus</span>
<span class="cm"> *46        PCI 0 slot 7 C primary bus</span>
<span class="cm"> *47        PCI 0 slot 7 D primary bus</span>
<span class="cm"> *48        PCI 0 slot 0 A secondary bus</span>
<span class="cm"> *49        PCI 0 slot 0 B secondary bus</span>
<span class="cm"> *50        PCI 0 slot 0 C secondary bus</span>
<span class="cm"> *51        PCI 0 slot 0 D secondary bus</span>
<span class="cm"> *52        PCI 0 slot 1 A secondary bus</span>
<span class="cm"> *53        PCI 0 slot 1 B secondary bus</span>
<span class="cm"> *54        PCI 0 slot 1 C secondary bus</span>
<span class="cm"> *55        PCI 0 slot 1 D secondary bus</span>
<span class="cm"> *56        PCI 0 slot 2 A secondary bus</span>
<span class="cm"> *57        PCI 0 slot 2 B secondary bus</span>
<span class="cm"> *58        PCI 0 slot 2 C secondary bus</span>
<span class="cm"> *59        PCI 0 slot 2 D secondary bus</span>
<span class="cm"> *60        PCI 0 slot 3 A secondary bus</span>
<span class="cm"> *61        PCI 0 slot 3 B secondary bus</span>
<span class="cm"> *62        PCI 0 slot 3 C secondary bus</span>
<span class="cm"> *63        PCI 0 slot 3 D secondary bus</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">lynx_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Write the AIR register on the T3/T4 with the</span>
<span class="cm">	 * address of the IC mask register (offset 0x40)</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_AIR</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_AIR</span><span class="p">;</span> <span class="cm">/* re-read to force write */</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_DIR</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>    
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">lynx_ack_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_VAR</span> <span class="o">=</span> <span class="p">(</span><span class="n">u_long</span><span class="p">)</span> <span class="n">bit</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irq_swizzle_t</span> <span class="n">lynx_irq_swizzle</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="cm">/* irq_to_mask */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="mi">9</span><span class="p">,</span>	<span class="cm">/* pseudo PIC  0-7  */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span>	<span class="cm">/* pseudo PIC  8-15 */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* pseudo */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* pseudo */</span>
		<span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span>	<span class="cm">/* mask 32-39 */</span>
		<span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span>	<span class="cm">/* mask 40-47 */</span>
		<span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span>	<span class="cm">/* mask 48-55 */</span>
		<span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span>	<span class="cm">/* mask 56-63 */</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* mask_to_irq */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span>	<span class="cm">/* mask 0-7   */</span>
		 <span class="mi">3</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* mask 8-15  */</span>
		 <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* mask 16-23 */</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* mask 24-31 */</span>
		<span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span>	<span class="cm">/* mask 32-39 */</span>
		<span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span>	<span class="cm">/* mask 40-47 */</span>
		<span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span>	<span class="cm">/* mask 48-55 */</span>
		<span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span>	<span class="cm">/* mask 56-63 */</span>
	<span class="p">},</span>
	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="n">lynx_update_irq_hw</span><span class="p">,</span>
	<span class="n">lynx_ack_irq_hw</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">lynx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sable_lynx_irq_swizzle</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lynx_irq_swizzle</span><span class="p">;</span>
	<span class="n">sable_lynx_init_irq</span><span class="p">(</span><span class="mi">64</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration for ALPHA LYNX (2100A)</span>
<span class="cm"> *</span>
<span class="cm"> * The device to slot mapping looks like:</span>
<span class="cm"> *</span>
<span class="cm"> * Slot     Device</span>
<span class="cm"> *  0       none</span>
<span class="cm"> *  1       none</span>
<span class="cm"> *  2       PCI-EISA bridge</span>
<span class="cm"> *  3       PCI-PCI bridge</span>
<span class="cm"> *  4       NCR 810 (Demi-Lynx only)</span>
<span class="cm"> *  5       none</span>
<span class="cm"> *  6       PCI on board slot 4</span>
<span class="cm"> *  7       PCI on board slot 5</span>
<span class="cm"> *  8       PCI on board slot 6</span>
<span class="cm"> *  9       PCI on board slot 7</span>
<span class="cm"> *</span>
<span class="cm"> * And behind the PPB we have:</span>
<span class="cm"> *</span>
<span class="cm"> * 11       PCI on board slot 0</span>
<span class="cm"> * 12       PCI on board slot 1</span>
<span class="cm"> * 13       PCI on board slot 2</span>
<span class="cm"> * 14       PCI on board slot 3</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * NOTE: the IRQ assignments below are arbitrary, but need to be consistent</span>
<span class="cm"> * with the values in the irq swizzling tables above.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">lynx_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">19</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 13,  PCEB   */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 14,  PPB    */</span>
		<span class="p">{</span>   <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">},</span>  <span class="cm">/* IdSel 15,  NCR demi */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 16,  none   */</span>
		<span class="p">{</span>   <span class="mi">32</span><span class="p">,</span>    <span class="mi">32</span><span class="p">,</span>    <span class="mi">33</span><span class="p">,</span>    <span class="mi">34</span><span class="p">,</span>    <span class="mi">35</span><span class="p">},</span>  <span class="cm">/* IdSel 17,  slot 4 */</span>
		<span class="p">{</span>   <span class="mi">36</span><span class="p">,</span>    <span class="mi">36</span><span class="p">,</span>    <span class="mi">37</span><span class="p">,</span>    <span class="mi">38</span><span class="p">,</span>    <span class="mi">39</span><span class="p">},</span>  <span class="cm">/* IdSel 18,  slot 5 */</span>
		<span class="p">{</span>   <span class="mi">40</span><span class="p">,</span>    <span class="mi">40</span><span class="p">,</span>    <span class="mi">41</span><span class="p">,</span>    <span class="mi">42</span><span class="p">,</span>    <span class="mi">43</span><span class="p">},</span>  <span class="cm">/* IdSel 19,  slot 6 */</span>
		<span class="p">{</span>   <span class="mi">44</span><span class="p">,</span>    <span class="mi">44</span><span class="p">,</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">46</span><span class="p">,</span>    <span class="mi">47</span><span class="p">},</span>  <span class="cm">/* IdSel 20,  slot 7 */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 22,  none   */</span>
		<span class="cm">/* The following are actually behind the PPB. */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 16   none */</span>
		<span class="p">{</span>   <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">},</span>  <span class="cm">/* IdSel 17   NCR lynx */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 18   none */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 19   none */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 20   none */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 21   none */</span>
		<span class="p">{</span>   <span class="mi">48</span><span class="p">,</span>    <span class="mi">48</span><span class="p">,</span>    <span class="mi">49</span><span class="p">,</span>    <span class="mi">50</span><span class="p">,</span>    <span class="mi">51</span><span class="p">},</span>  <span class="cm">/* IdSel 22   slot 0 */</span>
		<span class="p">{</span>   <span class="mi">52</span><span class="p">,</span>    <span class="mi">52</span><span class="p">,</span>    <span class="mi">53</span><span class="p">,</span>    <span class="mi">54</span><span class="p">,</span>    <span class="mi">55</span><span class="p">},</span>  <span class="cm">/* IdSel 23   slot 1 */</span>
		<span class="p">{</span>   <span class="mi">56</span><span class="p">,</span>    <span class="mi">56</span><span class="p">,</span>    <span class="mi">57</span><span class="p">,</span>    <span class="mi">58</span><span class="p">,</span>    <span class="mi">59</span><span class="p">},</span>  <span class="cm">/* IdSel 24   slot 2 */</span>
		<span class="p">{</span>   <span class="mi">60</span><span class="p">,</span>    <span class="mi">60</span><span class="p">,</span>    <span class="mi">61</span><span class="p">,</span>    <span class="mi">62</span><span class="p">,</span>    <span class="mi">63</span><span class="p">}</span>   <span class="cm">/* IdSel 25   slot 3 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">__init</span>
<span class="nf">lynx_swizzle</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pinp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="n">pin</span> <span class="o">=</span> <span class="o">*</span><span class="n">pinp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Check for the built-in bridge */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">+</span> <span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span>
	<span class="p">{</span>
		<span class="cm">/* Must be a card-based bridge.  */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">+</span> <span class="mi">11</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">pin</span> <span class="o">=</span> <span class="n">pci_swizzle_interrupt_pin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

			<span class="cm">/* Move up the chain of bridges.  */</span>
			<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
			<span class="cm">/* Slot of the next bridge.  */</span>
			<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">pinp</span> <span class="o">=</span> <span class="n">pin</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">slot</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX) */</span><span class="cp"></span>

<span class="cm">/***********************************************************************/</span>
<span class="cm">/* GENERIC irq routines */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">sable_lynx_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">irq_to_mask</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">shadow_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">);</span>
	<span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">update_irq_hw</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	printk(&quot;%s: mask 0x%lx bit 0x%lx irq 0x%x\n&quot;,</span>
<span class="c">	       __func__, mask, bit, irq);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sable_lynx_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">irq_to_mask</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">shadow_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">;</span>
	<span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">update_irq_hw</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	printk(&quot;%s: mask 0x%lx bit 0x%lx irq 0x%x\n&quot;,</span>
<span class="c">	       __func__, mask, bit, irq);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">sable_lynx_mask_and_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">irq_to_mask</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">shadow_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">;</span>
	<span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">update_irq_hw</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">ack_irq_hw</span><span class="p">(</span><span class="n">bit</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sable_lynx_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">sable_lynx_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;SABLE/LYNX&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">sable_lynx_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">sable_lynx_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">sable_lynx_mask_and_ack_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">sable_lynx_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Note that the vector reported by the SRM PALcode corresponds</span>
<span class="cm">	   to the interrupt mask bits, but we have to manage via the</span>
<span class="cm">	   so-called legacy IRQs for many common devices.  */</span>

	<span class="kt">int</span> <span class="n">bit</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="p">(</span><span class="n">vector</span> <span class="o">-</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">sable_lynx_irq_swizzle</span><span class="o">-&gt;</span><span class="n">mask_to_irq</span><span class="p">[</span><span class="n">bit</span><span class="p">];</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	printk(&quot;%s: vector 0x%lx bit 0x%x irq 0x%x\n&quot;,</span>
<span class="c">	       __func__, vector, bit, irq);</span>
<span class="cp">#endif</span>
	<span class="n">handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sable_lynx_init_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr_of_irqs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nr_of_irqs</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sable_lynx_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">common_init_isa_dma</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sable_lynx_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * The System Vectors</span>
<span class="cm"> *</span>
<span class="cm"> * In order that T2_HAE_ADDRESS should be a constant, we play</span>
<span class="cm"> * these games with GAMMA_BIAS.</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || \</span>
<span class="cp">    (defined(CONFIG_ALPHA_SABLE) &amp;&amp; !defined(CONFIG_ALPHA_GAMMA))</span>
<span class="cp">#undef GAMMA_BIAS</span>
<span class="cp">#define GAMMA_BIAS 0</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">sable_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Sable&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_T2_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">t2_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_SABLE_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">EISA_DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">T2_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">sable_lynx_srm_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">t2_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">sable_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">sable_lynx_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">t2_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">sable_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sys</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">t2</span> <span class="o">=</span> <span class="p">{</span>
	    <span class="p">.</span><span class="n">gamma_bias</span>		<span class="o">=</span> <span class="mi">0</span>
	<span class="p">}</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">sable</span><span class="p">)</span>
<span class="cp">#endif </span><span class="cm">/* GENERIC || (SABLE &amp;&amp; !GAMMA) */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || \</span>
<span class="cp">    (defined(CONFIG_ALPHA_SABLE) &amp;&amp; defined(CONFIG_ALPHA_GAMMA))</span>
<span class="cp">#undef GAMMA_BIAS</span>
<span class="cp">#define GAMMA_BIAS _GAMMA_BIAS</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">sable_gamma_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Sable-Gamma&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_T2_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">t2_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_SABLE_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">EISA_DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">T2_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">sable_lynx_srm_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">t2_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">sable_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">sable_lynx_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">t2_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">sable_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sys</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">t2</span> <span class="o">=</span> <span class="p">{</span>
	    <span class="p">.</span><span class="n">gamma_bias</span>		<span class="o">=</span> <span class="n">_GAMMA_BIAS</span>
	<span class="p">}</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">sable_gamma</span><span class="p">)</span>
<span class="cp">#endif </span><span class="cm">/* GENERIC || (SABLE &amp;&amp; GAMMA) */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)</span>
<span class="cp">#undef GAMMA_BIAS</span>
<span class="cp">#define GAMMA_BIAS _GAMMA_BIAS</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">lynx_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Lynx&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_T2_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">t2_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_SABLE_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">EISA_DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">T2_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">sable_lynx_srm_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">t2_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">lynx_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">sable_lynx_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">t2_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">lynx_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">lynx_swizzle</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sys</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">t2</span> <span class="o">=</span> <span class="p">{</span>
	    <span class="p">.</span><span class="n">gamma_bias</span>		<span class="o">=</span> <span class="n">_GAMMA_BIAS</span>
	<span class="p">}</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">lynx</span><span class="p">)</span>
<span class="cp">#endif </span><span class="cm">/* GENERIC || LYNX */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
