Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  5 18:11:12 2021
| Host         : LAPTOP-TL0A0HBK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file miz_sys_wrapper_control_sets_placed.rpt
| Design       : miz_sys_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   404 |
| Unused register locations in slices containing registers |  1144 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            5 |
|      3 |           10 |
|      4 |           32 |
|      5 |           34 |
|      6 |           16 |
|      7 |            4 |
|      8 |           28 |
|      9 |           14 |
|     10 |           12 |
|     11 |           29 |
|     12 |            8 |
|     13 |           12 |
|     14 |            7 |
|     15 |           10 |
|    16+ |          174 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1475 |          426 |
| No           | No                    | Yes                    |              43 |           13 |
| No           | Yes                   | No                     |             929 |          338 |
| Yes          | No                    | No                     |            3756 |         1155 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            3929 |         1049 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                       |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/HDMI_FPGA_ML_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I                                                                                                                                                                                               |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo_0                                       |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                       | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                            | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                              |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                              |                1 |              3 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                            | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                       |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_7_i_i_reg_48400                                                                                                                                                                  | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_7_i_i_reg_4840                                                                                                                                                                                    |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_1_i_i_reg_48780                                                                                                                                                                  | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_1_i_i_reg_4878                                                                                                                                                                                    |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                           | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                              | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                               |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                           | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                4 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                        | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                              | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                       |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                              |                1 |              4 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                2 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                4 |              4 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                3 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                         | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                          |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                  | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                       | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                        |                3 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/or_cond1_i_i_reg_4493_reg[0]_0[0]                                                                                                                                                          | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_13_i_i_reg_4957                                                                                                                                                                                   |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/E[0]                                                                                                                                                                                       | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_5_i_i_reg_4936                                                                                                                                                                                    |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                              | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                    |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                       |                                                                                                                                                                                                                                                                              |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                           | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                           | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                        |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                 |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                               |                                                                                                                                                                                                                                                                              |                3 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                     | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                               | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                     | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                         | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                      |                4 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                              | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                              |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                         | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                           |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                      | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/ar_hs                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                4 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                              | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                              |                2 |              5 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/internal_full_n_reg_0[0]                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                              |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                         | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                   |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                      | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                      | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                    | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                           |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                      | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | miz_sys_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/E[0]                                                                                                                                                                                         | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/aw_hs                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                      | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                              |                1 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                                         | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                              |                2 |              7 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                         |                                                                                                                                                                                                                                                                              |                2 |              7 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                               |                3 |              7 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              7 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                               | miz_sys_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                          |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                           | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                1 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/tmp_39_reg_12710                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                            | miz_sys_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                4 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                              |                4 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                               | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]        | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                            | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/temp_0_i_i_i_059_i_4_reg_12650                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                        | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                              |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                   | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                        | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                     | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                      | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                             |                                                                                                                                                                                                                                                                              |                2 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                    | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/p_Val2_3_reg_4080                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                4 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                      |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                      |                3 |              9 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                             |                4 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/temp_0_i_i_i_059_i_s_reg_12550                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_1_i_i_reg_48780                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/HDMI_FPGA_ML_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1__0_n_0                                                                                                                                                                                  |                4 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                7 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                             | miz_sys_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                         |                6 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/icmp_reg_1152[0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                5 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             10 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/sof_1_i_fu_1620                                                                                                                                                                          | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/t_V_6_reg_248                                                                                                                                                                                             |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/k_buf_0_val_5_U/FAST_t_opr_k_buf_eOg_ram_U/internal_empty_n_reg                                                                                                                                |                                                                                                                                                                                                                                                                              |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                                                                                                        | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                          |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/j_i_reg_2180                                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/j_i_reg_218                                                                                                                                                                                                   |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/ap_CS_fsm_state2                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/ap_CS_fsm_state8                                                                                                                                                                             | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/i_i_reg_207                                                                                                                                                                                                   |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/Q[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/ap_CS_fsm_state6                                                                                                                                                                            | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/t_V_reg_251                                                                                                                                                                                                  |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/t_V_1_reg_2620                                                                                                                                                                              | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/t_V_1_reg_262                                                                                                                                                                                                |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/t_V_2_reg_2360                                                                                                                                                                           | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/t_V_2_reg_236                                                                                                                                                                                             |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/t_V_4_reg_3030                                                                                                                                                                              | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/t_V_4_reg_303                                                                                                                                                                                                |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                            | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/t_V_reg_292                                                                                                                                                                                                  |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_5_V_U/FAST_t_opr_k_buf_eOg_ram_U/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_0_V_ad_reg_53620                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/t_V_5_reg_2850                                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/t_V_5_reg_285                                                                                                                                                                                                   |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_0_V_addr_reg_45210                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/ap_CS_fsm_state8                                                                                                                                                                               | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/t_V_reg_274                                                                                                                                                                                                     |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                         | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/t_V_reg_225                                                                                                                                                                                               |                4 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/Q[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/t_V_3_reg_5730                                                                                                                                                                             | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/t_V_3_reg_573                                                                                                                                                                                               |                3 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/ap_CS_fsm_state24                                                                                                                                                                          | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/t_V_reg_562                                                                                                                                                                                                 |                5 |             11 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                          | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                6 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                               | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                            |                                                                                                                                                                                                                                                                              |                4 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                         | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                5 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                               | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                6 |             13 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                                                     | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                6 |             13 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                    | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                5 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                               |                5 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                              |                2 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                              |                3 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                6 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                    | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                   |                4 |             14 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                  |                8 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/exitcond_i_reg_363_reg[0]_3                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                4 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                  | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                6 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/exitcond_i_reg_363_reg[0]_0                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                4 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/exitcond_i_reg_363_reg[0]_6                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                4 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             15 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/src_kernel_win_0_va_4_fu_1700                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_win_val_2_V_0_fu_1880                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/src_kernel_win_0_va_1_fu_1580                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                          |                                                                                                                                                                                                                                                                              |                2 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                  |                                                                                                                                                                                                                                                                              |                2 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/brmerge_i_reg_12000                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                6 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]        | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                     | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                3 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_win_val_2_V_0_fu_1880                                                                                                                                                                 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_win_val_2_V_1_fu_184[15]_i_1_n_0                                                                                                                                                                       |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/WEA[0]                                                                                                                                       | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0                                                                                                                                                        |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/CvtColor_U0/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                3 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                     | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/src_kernel_win_0_va_2_fu_1620                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |             16 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                5 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                              |                3 |             17 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                         |                                                                                                                                                                                                                                                                              |                7 |             17 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                           | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                4 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                5 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_2_7_i_i_reg_53740                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                4 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_assign_10_i_i_reg_50260                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                7 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_assign_11_i_i_reg_50620                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               13 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                           | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                       |                5 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             18 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/E[0]                                                                                                                                         | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |               10 |             19 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                  |                3 |             19 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                              |                3 |             20 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                       |                                                                                                                                                                                                                                                                              |               10 |             21 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                        | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                6 |             21 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             21 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                5 |             22 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                            | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             22 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/pop_1                                                                                                                                                                                       | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                9 |             23 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/pop_0                                                                                                                                                                                       | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                9 |             23 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/pop                                                                                                                                                                                         | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |                9 |             23 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/INPUT_STREAM_V_data_V_0_load_A                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/OUTPUT_STREAM_V_data_V_1_load_A                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                5 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/ce1121_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                8 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/tmp_3_reg_3610                                                                                                                                                                              | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/tmp_3_reg_361[7]_i_1_n_0                                                                                                                                                                                     |                6 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                   | miz_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                9 |             24 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                5 |             24 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                8 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Mat2AXIvideo_U0/OUTPUT_STREAM_V_data_V_1_load_B                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/INPUT_STREAM_V_data_V_0_load_B                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                6 |             24 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/INPUT_STREAM_V_data_V_0_sel2                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                6 |             25 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                5 |             25 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/eol_2_i_reg_318[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                8 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                   | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |                7 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                               | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |                8 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/eol_reg_271                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                   | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                5 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                               | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                7 |             26 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_assign_13_i_i_reg_51040                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               14 |             27 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Dilate_U0/ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               13 |             27 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/ar_hs                                                                                                                                                                                     | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/rdata[31]_i_1_n_0                                                                                                                                                                                          |               11 |             27 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                               | miz_sys_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                9 |             31 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               11 |             32 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             | miz_sys_i/HDMI_FPGA_ML_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]                                                                                                                                                                                                   |               15 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               10 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/_cols[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                6 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/_rows[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                5 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_CONTROL_BUS_if_U/_threhold[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                7 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                 | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                9 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                    | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                9 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                  |                                                                                                                                                                                                                                                                              |                9 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                      |                                                                                                                                                                                                                                                                              |                7 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                    | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                |                7 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                7 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               12 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                          | miz_sys_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                7 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                           | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             32 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                       | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |               10 |             34 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               10 |             34 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                               |                                                                                                                                                                                                                                                                              |                9 |             34 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                8 |             34 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                        | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |               10 |             34 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                9 |             35 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                  | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |               11 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_7_i_i_reg_53420                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               15 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_5_i_i_reg_53020                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               20 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_6_i_i_reg_53220                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               18 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_4_i_i_reg_52820                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               18 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_3_i_i_reg_52620                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               21 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                      | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                         |                8 |             36 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               18 |             37 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |               12 |             38 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               13 |             38 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                              |                5 |             39 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               14 |             39 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                              |                5 |             40 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                              |                5 |             40 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                           | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                8 |             40 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                   | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                7 |             42 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               10 |             42 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             42 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             43 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                         | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             43 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | miz_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             43 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                6 |             43 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                              |               11 |             44 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                      |                                                                                                                                                                                                                                                                              |               10 |             44 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                              |               10 |             44 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                9 |             44 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                              |                9 |             47 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                              |               11 |             47 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                           | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               12 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                           | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                8 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                    | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               12 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               18 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/PaintMask_U0/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               11 |             48 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                9 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |               10 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                              |                7 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                              |                                                                                                                                                                                                                                                                              |                7 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                              |                7 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                        | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                9 |             50 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               14 |             52 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               15 |             53 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_max2_1_reg_50370                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               20 |             54 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_1_i_i_reg_51820                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               27 |             54 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_max2_9_reg_50790                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               25 |             54 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | miz_sys_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               20 |             55 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               16 |             59 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               18 |             59 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            |                                                                                                                                                                                                                                                                              |               15 |             64 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        |                                                                                                                                                                                                                                                                              |               22 |             64 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               13 |             64 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                       | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               18 |             67 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                   | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               25 |             67 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                              |               15 |             69 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/Duplicate_U0/E[0]                                                                                                                                                                                        | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |               20 |             69 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                              |               15 |             69 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/flag_d_assign_1_i_i_reg_49740                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               30 |             73 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               25 |             76 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_i_i_reg_51520                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               35 |             90 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/src1_data_stream_2_s_U/aresetn_0                                                                                                                                                                                          |               38 |             92 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/a0_1_2_i_i_reg_52420                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               36 |            108 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/count_1_i_7_i_i_reg_48400                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               38 |            115 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               29 |            141 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                      | miz_sys_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               29 |            141 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | miz_sys_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               28 |            141 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/r_V_1_i_i_reg_46360                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               39 |            142 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_0_V_U/FAST_t_opr_k_buf_eOg_ram_U/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |               37 |            176 |
|  miz_sys_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               57 |            224 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/grp_reg_int_s_fu_3888/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |              123 |            448 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 | miz_sys_i/hls_fast_corner_0/inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                              |              174 |            874 |
|  miz_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |              372 |           1256 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


