
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000683                       # Number of seconds simulated
sim_ticks                                   682922000                       # Number of ticks simulated
final_tick                                  682922000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168720                       # Simulator instruction rate (inst/s)
host_op_rate                                   327544                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49041899                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450756                       # Number of bytes of host memory used
host_seconds                                    13.93                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         219776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             313856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137760974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         321817133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459578107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137760974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137760974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         281145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               281145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         281145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137760974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        321817133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            459859252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000533636500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        958                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 311104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  313920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     682920000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.014388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.278820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.653256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          260     26.72%     26.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          246     25.28%     52.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          113     11.61%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      5.86%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      5.04%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      4.93%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.85%     81.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.64%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          166     17.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          973                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.105263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.906328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.721055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             39     68.42%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             7     12.28%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      8.77%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.228070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.51%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      5.26%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       219776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 133731231.385136231780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 321817132.849725186825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86686327.281885787845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          958                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114075000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15754559500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40518.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33219.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16445260.44                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     82534250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173678000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16978.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35728.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       455.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     116479.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4569600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2402235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21270060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2610000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44223450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1197600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       125502030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13983840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         67292760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              315012855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            461.272085                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            582636250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1477000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    271182500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     36420250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85080250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    275242000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1290300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13430340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2218500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43458510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2205120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        92892330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23492640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         79942380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              289688280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            424.189410                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            581884750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4131500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    316985000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     61173500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      84945750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    203726250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  216991                       # Number of BP lookups
system.cpu.branchPred.condPredicted            216991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10059                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               117946                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31236                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                305                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          117946                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102407                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15539                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1632                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      892300                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164715                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           607                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           123                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      271923                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       682922000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1365845                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             313389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2603801                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      216991                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             133643                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        957979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           932                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           94                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271783                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2877                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1282841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.946237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.650186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   524369     40.88%     40.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4002      0.31%     41.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54446      4.24%     45.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53926      4.20%     49.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20055      1.56%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75834      5.91%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16328      1.27%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    40684      3.17%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   493197     38.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1282841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158869                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.906366                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   291599                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                248470                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717976                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14634                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10162                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4979653                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10162                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   302597                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  127263                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5212                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    720064                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                117543                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4928075                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2956                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13699                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88549                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5621095                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10881966                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4722807                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3775234                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   444102                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65369                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               899541                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169001                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             46343                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13286                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4851865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 236                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4762747                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6809                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          290963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       465676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            172                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1282841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.712656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.764345                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              294176     22.93%     22.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               62886      4.90%     27.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              116709      9.10%     36.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              106581      8.31%     45.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              164391     12.81%     58.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              152383     11.88%     69.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              124167      9.68%     79.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110165      8.59%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              151383     11.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1282841                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17222      9.69%      9.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   110      0.06%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%      9.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   219      0.12%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78836     44.37%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            65999     37.14%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3626      2.04%     93.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3361      1.89%     95.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8258      4.65%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7547      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2096214     44.01%     44.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12591      0.26%     44.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.04%     44.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              565966     11.88%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.01%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26878      0.56%     56.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1533      0.03%     56.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              389980      8.19%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                651      0.01%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      6.87%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9966      0.21%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.59%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               300574      6.31%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124474      2.61%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          588884     12.36%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41286      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4762747                       # Type of FU issued
system.cpu.iq.rate                           3.487033                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      177698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037310                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5335263                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2354702                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1990214                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5657579                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2788422                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722614                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2027584                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2905314                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140326                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        62861                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          291                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8583                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2566                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10162                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   83110                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4926                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4852101                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1639                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                899541                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169001                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    549                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5160                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6536                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11696                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4737682                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                876238                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25065                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1040946                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   180939                       # Number of branches executed
system.cpu.iew.exec_stores                     164708                       # Number of stores executed
system.cpu.iew.exec_rate                     3.468682                       # Inst execution rate
system.cpu.iew.wb_sent                        4717191                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4712828                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3102886                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4894597                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.450485                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633941                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          290988                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10114                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1237583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.685520                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.147238                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       314305     25.40%     25.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       135447     10.94%     36.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       115475      9.33%     45.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64708      5.23%     50.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       115140      9.30%     60.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        65203      5.27%     65.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        67489      5.45%     70.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        69421      5.61%     76.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       290395     23.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1237583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                290395                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5799313                       # The number of ROB reads
system.cpu.rob.rob_writes                     9749952                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.581341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.581341                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.720160                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.720160                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4399053                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1699750                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3737578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681362                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    764247                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   973509                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1407055                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2377.494143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  98                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.444444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2377.494143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.416992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1821156                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1821156                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       734298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          734298                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159268                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       893566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           893566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       893566                       # number of overall hits
system.cpu.dcache.overall_hits::total          893566                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14142                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15295                       # number of overall misses
system.cpu.dcache.overall_misses::total         15295                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    757363000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    757363000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76811499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76811499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    834174499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    834174499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    834174499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    834174499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       748440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       748440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       908861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       908861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       908861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       908861                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018895                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007187                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016829                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53554.164899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53554.164899                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66618.819601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66618.819601                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54539.032298                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54539.032298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54539.032298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54539.032298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11300                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.664671                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11857                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11861                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3434                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    147145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    147145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     75446499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75446499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    222591499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    222591499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    222591499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    222591499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003778                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003778                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003778                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003778                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64396.061269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64396.061269                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65662.749347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65662.749347                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64819.889051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64819.889051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64819.889051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64819.889051                       # average overall mshr miss latency
system.cpu.dcache.replacements                     18                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.187961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              118333                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.520877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.187961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            545032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           545032                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       269715                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269715                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       269715                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269715                       # number of overall hits
system.cpu.icache.overall_hits::total          269715                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2066                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2066                       # number of overall misses
system.cpu.icache.overall_misses::total          2066                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136767499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136767499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136767499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136767499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136767499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136767499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       271781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271781                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271781                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007602                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007602                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007602                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66199.176670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66199.176670                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66199.176670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66199.176670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66199.176670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66199.176670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3511                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.718750                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          958                       # number of writebacks
system.cpu.icache.writebacks::total               958                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1471                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1471                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106754499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106754499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106754499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106754499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106754499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106754499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005412                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72572.738953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72572.738953                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72572.738953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72572.738953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72572.738953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72572.738953                       # average overall mshr miss latency
system.cpu.icache.replacements                    958                       # number of replacements
system.membus.snoop_filter.tot_requests          5881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    682922000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          958                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1149                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1149                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2285                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       155392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       155392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       219968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       219968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  375360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4905                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001223                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034957                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4899     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4905                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10587000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7795498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18088000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
