   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.rodata
  19              		.align	2
  20              	.LC0:
  21 0000 2E2E2F53 		.ascii	"../SPL/src/stm32f10x_i2c.c\000"
  21      504C2F73 
  21      72632F73 
  21      746D3332 
  21      66313078 
  22 001b 00       		.text
  23              		.align	2
  24              		.global	I2C_DeInit
  25              		.thumb
  26              		.thumb_func
  28              	I2C_DeInit:
  29              	.LFB29:
  30              		.file 1 "../SPL/src/stm32f10x_i2c.c"
   1:../SPL/src/stm32f10x_i2c.c **** /**
   2:../SPL/src/stm32f10x_i2c.c ****   ******************************************************************************
   3:../SPL/src/stm32f10x_i2c.c ****   * @file    stm32f10x_i2c.c
   4:../SPL/src/stm32f10x_i2c.c ****   * @author  MCD Application Team
   5:../SPL/src/stm32f10x_i2c.c ****   * @version V3.5.0
   6:../SPL/src/stm32f10x_i2c.c ****   * @date    11-March-2011
   7:../SPL/src/stm32f10x_i2c.c ****   * @brief   This file provides all the I2C firmware functions.
   8:../SPL/src/stm32f10x_i2c.c ****   ******************************************************************************
   9:../SPL/src/stm32f10x_i2c.c ****   * @attention
  10:../SPL/src/stm32f10x_i2c.c ****   *
  11:../SPL/src/stm32f10x_i2c.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../SPL/src/stm32f10x_i2c.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../SPL/src/stm32f10x_i2c.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../SPL/src/stm32f10x_i2c.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../SPL/src/stm32f10x_i2c.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../SPL/src/stm32f10x_i2c.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../SPL/src/stm32f10x_i2c.c ****   *
  18:../SPL/src/stm32f10x_i2c.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../SPL/src/stm32f10x_i2c.c ****   ******************************************************************************
  20:../SPL/src/stm32f10x_i2c.c ****   */
  21:../SPL/src/stm32f10x_i2c.c **** 
  22:../SPL/src/stm32f10x_i2c.c **** /* Includes ------------------------------------------------------------------*/
  23:../SPL/src/stm32f10x_i2c.c **** #include "stm32f10x_i2c.h"
  24:../SPL/src/stm32f10x_i2c.c **** #include "stm32f10x_rcc.h"
  25:../SPL/src/stm32f10x_i2c.c **** 
  26:../SPL/src/stm32f10x_i2c.c **** 
  27:../SPL/src/stm32f10x_i2c.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  28:../SPL/src/stm32f10x_i2c.c ****   * @{
  29:../SPL/src/stm32f10x_i2c.c ****   */
  30:../SPL/src/stm32f10x_i2c.c **** 
  31:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C 
  32:../SPL/src/stm32f10x_i2c.c ****   * @brief I2C driver modules
  33:../SPL/src/stm32f10x_i2c.c ****   * @{
  34:../SPL/src/stm32f10x_i2c.c ****   */ 
  35:../SPL/src/stm32f10x_i2c.c **** 
  36:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_TypesDefinitions
  37:../SPL/src/stm32f10x_i2c.c ****   * @{
  38:../SPL/src/stm32f10x_i2c.c ****   */
  39:../SPL/src/stm32f10x_i2c.c **** 
  40:../SPL/src/stm32f10x_i2c.c **** /**
  41:../SPL/src/stm32f10x_i2c.c ****   * @}
  42:../SPL/src/stm32f10x_i2c.c ****   */
  43:../SPL/src/stm32f10x_i2c.c **** 
  44:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Defines
  45:../SPL/src/stm32f10x_i2c.c ****   * @{
  46:../SPL/src/stm32f10x_i2c.c ****   */
  47:../SPL/src/stm32f10x_i2c.c **** 
  48:../SPL/src/stm32f10x_i2c.c **** /* I2C SPE mask */
  49:../SPL/src/stm32f10x_i2c.c **** #define CR1_PE_Set              ((uint16_t)0x0001)
  50:../SPL/src/stm32f10x_i2c.c **** #define CR1_PE_Reset            ((uint16_t)0xFFFE)
  51:../SPL/src/stm32f10x_i2c.c **** 
  52:../SPL/src/stm32f10x_i2c.c **** /* I2C START mask */
  53:../SPL/src/stm32f10x_i2c.c **** #define CR1_START_Set           ((uint16_t)0x0100)
  54:../SPL/src/stm32f10x_i2c.c **** #define CR1_START_Reset         ((uint16_t)0xFEFF)
  55:../SPL/src/stm32f10x_i2c.c **** 
  56:../SPL/src/stm32f10x_i2c.c **** /* I2C STOP mask */
  57:../SPL/src/stm32f10x_i2c.c **** #define CR1_STOP_Set            ((uint16_t)0x0200)
  58:../SPL/src/stm32f10x_i2c.c **** #define CR1_STOP_Reset          ((uint16_t)0xFDFF)
  59:../SPL/src/stm32f10x_i2c.c **** 
  60:../SPL/src/stm32f10x_i2c.c **** /* I2C ACK mask */
  61:../SPL/src/stm32f10x_i2c.c **** #define CR1_ACK_Set             ((uint16_t)0x0400)
  62:../SPL/src/stm32f10x_i2c.c **** #define CR1_ACK_Reset           ((uint16_t)0xFBFF)
  63:../SPL/src/stm32f10x_i2c.c **** 
  64:../SPL/src/stm32f10x_i2c.c **** /* I2C ENGC mask */
  65:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENGC_Set            ((uint16_t)0x0040)
  66:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENGC_Reset          ((uint16_t)0xFFBF)
  67:../SPL/src/stm32f10x_i2c.c **** 
  68:../SPL/src/stm32f10x_i2c.c **** /* I2C SWRST mask */
  69:../SPL/src/stm32f10x_i2c.c **** #define CR1_SWRST_Set           ((uint16_t)0x8000)
  70:../SPL/src/stm32f10x_i2c.c **** #define CR1_SWRST_Reset         ((uint16_t)0x7FFF)
  71:../SPL/src/stm32f10x_i2c.c **** 
  72:../SPL/src/stm32f10x_i2c.c **** /* I2C PEC mask */
  73:../SPL/src/stm32f10x_i2c.c **** #define CR1_PEC_Set             ((uint16_t)0x1000)
  74:../SPL/src/stm32f10x_i2c.c **** #define CR1_PEC_Reset           ((uint16_t)0xEFFF)
  75:../SPL/src/stm32f10x_i2c.c **** 
  76:../SPL/src/stm32f10x_i2c.c **** /* I2C ENPEC mask */
  77:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENPEC_Set           ((uint16_t)0x0020)
  78:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENPEC_Reset         ((uint16_t)0xFFDF)
  79:../SPL/src/stm32f10x_i2c.c **** 
  80:../SPL/src/stm32f10x_i2c.c **** /* I2C ENARP mask */
  81:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENARP_Set           ((uint16_t)0x0010)
  82:../SPL/src/stm32f10x_i2c.c **** #define CR1_ENARP_Reset         ((uint16_t)0xFFEF)
  83:../SPL/src/stm32f10x_i2c.c **** 
  84:../SPL/src/stm32f10x_i2c.c **** /* I2C NOSTRETCH mask */
  85:../SPL/src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Set       ((uint16_t)0x0080)
  86:../SPL/src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Reset     ((uint16_t)0xFF7F)
  87:../SPL/src/stm32f10x_i2c.c **** 
  88:../SPL/src/stm32f10x_i2c.c **** /* I2C registers Masks */
  89:../SPL/src/stm32f10x_i2c.c **** #define CR1_CLEAR_Mask          ((uint16_t)0xFBF5)
  90:../SPL/src/stm32f10x_i2c.c **** 
  91:../SPL/src/stm32f10x_i2c.c **** /* I2C DMAEN mask */
  92:../SPL/src/stm32f10x_i2c.c **** #define CR2_DMAEN_Set           ((uint16_t)0x0800)
  93:../SPL/src/stm32f10x_i2c.c **** #define CR2_DMAEN_Reset         ((uint16_t)0xF7FF)
  94:../SPL/src/stm32f10x_i2c.c **** 
  95:../SPL/src/stm32f10x_i2c.c **** /* I2C LAST mask */
  96:../SPL/src/stm32f10x_i2c.c **** #define CR2_LAST_Set            ((uint16_t)0x1000)
  97:../SPL/src/stm32f10x_i2c.c **** #define CR2_LAST_Reset          ((uint16_t)0xEFFF)
  98:../SPL/src/stm32f10x_i2c.c **** 
  99:../SPL/src/stm32f10x_i2c.c **** /* I2C FREQ mask */
 100:../SPL/src/stm32f10x_i2c.c **** #define CR2_FREQ_Reset          ((uint16_t)0xFFC0)
 101:../SPL/src/stm32f10x_i2c.c **** 
 102:../SPL/src/stm32f10x_i2c.c **** /* I2C ADD0 mask */
 103:../SPL/src/stm32f10x_i2c.c **** #define OAR1_ADD0_Set           ((uint16_t)0x0001)
 104:../SPL/src/stm32f10x_i2c.c **** #define OAR1_ADD0_Reset         ((uint16_t)0xFFFE)
 105:../SPL/src/stm32f10x_i2c.c **** 
 106:../SPL/src/stm32f10x_i2c.c **** /* I2C ENDUAL mask */
 107:../SPL/src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Set         ((uint16_t)0x0001)
 108:../SPL/src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Reset       ((uint16_t)0xFFFE)
 109:../SPL/src/stm32f10x_i2c.c **** 
 110:../SPL/src/stm32f10x_i2c.c **** /* I2C ADD2 mask */
 111:../SPL/src/stm32f10x_i2c.c **** #define OAR2_ADD2_Reset         ((uint16_t)0xFF01)
 112:../SPL/src/stm32f10x_i2c.c **** 
 113:../SPL/src/stm32f10x_i2c.c **** /* I2C F/S mask */
 114:../SPL/src/stm32f10x_i2c.c **** #define CCR_FS_Set              ((uint16_t)0x8000)
 115:../SPL/src/stm32f10x_i2c.c **** 
 116:../SPL/src/stm32f10x_i2c.c **** /* I2C CCR mask */
 117:../SPL/src/stm32f10x_i2c.c **** #define CCR_CCR_Set             ((uint16_t)0x0FFF)
 118:../SPL/src/stm32f10x_i2c.c **** 
 119:../SPL/src/stm32f10x_i2c.c **** /* I2C FLAG mask */
 120:../SPL/src/stm32f10x_i2c.c **** #define FLAG_Mask               ((uint32_t)0x00FFFFFF)
 121:../SPL/src/stm32f10x_i2c.c **** 
 122:../SPL/src/stm32f10x_i2c.c **** /* I2C Interrupt Enable mask */
 123:../SPL/src/stm32f10x_i2c.c **** #define ITEN_Mask               ((uint32_t)0x07000000)
 124:../SPL/src/stm32f10x_i2c.c **** 
 125:../SPL/src/stm32f10x_i2c.c **** /**
 126:../SPL/src/stm32f10x_i2c.c ****   * @}
 127:../SPL/src/stm32f10x_i2c.c ****   */
 128:../SPL/src/stm32f10x_i2c.c **** 
 129:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Macros
 130:../SPL/src/stm32f10x_i2c.c ****   * @{
 131:../SPL/src/stm32f10x_i2c.c ****   */
 132:../SPL/src/stm32f10x_i2c.c **** 
 133:../SPL/src/stm32f10x_i2c.c **** /**
 134:../SPL/src/stm32f10x_i2c.c ****   * @}
 135:../SPL/src/stm32f10x_i2c.c ****   */
 136:../SPL/src/stm32f10x_i2c.c **** 
 137:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Variables
 138:../SPL/src/stm32f10x_i2c.c ****   * @{
 139:../SPL/src/stm32f10x_i2c.c ****   */
 140:../SPL/src/stm32f10x_i2c.c **** 
 141:../SPL/src/stm32f10x_i2c.c **** /**
 142:../SPL/src/stm32f10x_i2c.c ****   * @}
 143:../SPL/src/stm32f10x_i2c.c ****   */
 144:../SPL/src/stm32f10x_i2c.c **** 
 145:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_FunctionPrototypes
 146:../SPL/src/stm32f10x_i2c.c ****   * @{
 147:../SPL/src/stm32f10x_i2c.c ****   */
 148:../SPL/src/stm32f10x_i2c.c **** 
 149:../SPL/src/stm32f10x_i2c.c **** /**
 150:../SPL/src/stm32f10x_i2c.c ****   * @}
 151:../SPL/src/stm32f10x_i2c.c ****   */
 152:../SPL/src/stm32f10x_i2c.c **** 
 153:../SPL/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Functions
 154:../SPL/src/stm32f10x_i2c.c ****   * @{
 155:../SPL/src/stm32f10x_i2c.c ****   */
 156:../SPL/src/stm32f10x_i2c.c **** 
 157:../SPL/src/stm32f10x_i2c.c **** /**
 158:../SPL/src/stm32f10x_i2c.c ****   * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
 159:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 160:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 161:../SPL/src/stm32f10x_i2c.c ****   */
 162:../SPL/src/stm32f10x_i2c.c **** void I2C_DeInit(I2C_TypeDef* I2Cx)
 163:../SPL/src/stm32f10x_i2c.c **** {
  31              		.loc 1 163 0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 1, uses_anonymous_args = 0
  35 0000 80B5     		push	{r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 82B0     		sub	sp, sp, #8
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 16
  43 0004 00AF     		add	r7, sp, #0
  44              	.LCFI2:
  45              		.cfi_def_cfa_register 7
  46 0006 7860     		str	r0, [r7, #4]
 164:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 165:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  47              		.loc 1 165 0
  48 0008 7A68     		ldr	r2, [r7, #4]
  49 000a 164B     		ldr	r3, .L5
  50 000c 9A42     		cmp	r2, r3
  51 000e 08D0     		beq	.L2
  52              		.loc 1 165 0 is_stmt 0 discriminator 1
  53 0010 7A68     		ldr	r2, [r7, #4]
  54 0012 154B     		ldr	r3, .L5+4
  55 0014 9A42     		cmp	r2, r3
  56 0016 04D0     		beq	.L2
  57              		.loc 1 165 0 discriminator 2
  58 0018 1448     		ldr	r0, .L5+8
  59 001a 4FF0A501 		mov	r1, #165
  60 001e FFF7FEFF 		bl	assert_failed
  61              	.L2:
 166:../SPL/src/stm32f10x_i2c.c **** 
 167:../SPL/src/stm32f10x_i2c.c ****   if (I2Cx == I2C1)
  62              		.loc 1 167 0 is_stmt 1
  63 0022 7A68     		ldr	r2, [r7, #4]
  64 0024 0F4B     		ldr	r3, .L5
  65 0026 9A42     		cmp	r2, r3
  66 0028 0CD1     		bne	.L3
 168:../SPL/src/stm32f10x_i2c.c ****   {
 169:../SPL/src/stm32f10x_i2c.c ****     /* Enable I2C1 reset state */
 170:../SPL/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
  67              		.loc 1 170 0
  68 002a 4FF40010 		mov	r0, #2097152
  69 002e 4FF00101 		mov	r1, #1
  70 0032 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 171:../SPL/src/stm32f10x_i2c.c ****     /* Release I2C1 from reset state */
 172:../SPL/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  71              		.loc 1 172 0
  72 0036 4FF40010 		mov	r0, #2097152
  73 003a 4FF00001 		mov	r1, #0
  74 003e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  75 0042 0BE0     		b	.L1
  76              	.L3:
 173:../SPL/src/stm32f10x_i2c.c ****   }
 174:../SPL/src/stm32f10x_i2c.c ****   else
 175:../SPL/src/stm32f10x_i2c.c ****   {
 176:../SPL/src/stm32f10x_i2c.c ****     /* Enable I2C2 reset state */
 177:../SPL/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
  77              		.loc 1 177 0
  78 0044 4FF48000 		mov	r0, #4194304
  79 0048 4FF00101 		mov	r1, #1
  80 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 178:../SPL/src/stm32f10x_i2c.c ****     /* Release I2C2 from reset state */
 179:../SPL/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  81              		.loc 1 179 0
  82 0050 4FF48000 		mov	r0, #4194304
  83 0054 4FF00001 		mov	r1, #0
  84 0058 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  85              	.L1:
 180:../SPL/src/stm32f10x_i2c.c ****   }
 181:../SPL/src/stm32f10x_i2c.c **** }
  86              		.loc 1 181 0
  87 005c 07F10807 		add	r7, r7, #8
  88 0060 BD46     		mov	sp, r7
  89 0062 80BD     		pop	{r7, pc}
  90              	.L6:
  91              		.align	2
  92              	.L5:
  93 0064 00540040 		.word	1073763328
  94 0068 00580040 		.word	1073764352
  95 006c 00000000 		.word	.LC0
  96              		.cfi_endproc
  97              	.LFE29:
  99              		.align	2
 100              		.global	I2C_Init
 101              		.thumb
 102              		.thumb_func
 104              	I2C_Init:
 105              	.LFB30:
 182:../SPL/src/stm32f10x_i2c.c **** 
 183:../SPL/src/stm32f10x_i2c.c **** /**
 184:../SPL/src/stm32f10x_i2c.c ****   * @brief  Initializes the I2Cx peripheral according to the specified 
 185:../SPL/src/stm32f10x_i2c.c ****   *   parameters in the I2C_InitStruct.
 186:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 187:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
 188:../SPL/src/stm32f10x_i2c.c ****   *   contains the configuration information for the specified I2C peripheral.
 189:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 190:../SPL/src/stm32f10x_i2c.c ****   */
 191:../SPL/src/stm32f10x_i2c.c **** void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
 192:../SPL/src/stm32f10x_i2c.c **** {
 106              		.loc 1 192 0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 40
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0070 80B5     		push	{r7, lr}
 111              	.LCFI3:
 112              		.cfi_def_cfa_offset 8
 113              		.cfi_offset 7, -8
 114              		.cfi_offset 14, -4
 115 0072 8AB0     		sub	sp, sp, #40
 116              	.LCFI4:
 117              		.cfi_def_cfa_offset 48
 118 0074 00AF     		add	r7, sp, #0
 119              	.LCFI5:
 120              		.cfi_def_cfa_register 7
 121 0076 7860     		str	r0, [r7, #4]
 122 0078 3960     		str	r1, [r7, #0]
 193:../SPL/src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0, freqrange = 0;
 123              		.loc 1 193 0
 124 007a 4FF00003 		mov	r3, #0
 125 007e FB84     		strh	r3, [r7, #38]	@ movhi
 126 0080 4FF00003 		mov	r3, #0
 127 0084 7B84     		strh	r3, [r7, #34]	@ movhi
 194:../SPL/src/stm32f10x_i2c.c ****   uint16_t result = 0x04;
 128              		.loc 1 194 0
 129 0086 4FF00403 		mov	r3, #4
 130 008a BB84     		strh	r3, [r7, #36]	@ movhi
 195:../SPL/src/stm32f10x_i2c.c ****   uint32_t pclk1 = 8000000;
 131              		.loc 1 195 0
 132 008c 8F4B     		ldr	r3, .L22
 133 008e FB61     		str	r3, [r7, #28]
 196:../SPL/src/stm32f10x_i2c.c ****   RCC_ClocksTypeDef  rcc_clocks;
 197:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 198:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 134              		.loc 1 198 0
 135 0090 7A68     		ldr	r2, [r7, #4]
 136 0092 8F4B     		ldr	r3, .L22+4
 137 0094 9A42     		cmp	r2, r3
 138 0096 08D0     		beq	.L8
 139              		.loc 1 198 0 is_stmt 0 discriminator 1
 140 0098 7A68     		ldr	r2, [r7, #4]
 141 009a 8E4B     		ldr	r3, .L22+8
 142 009c 9A42     		cmp	r2, r3
 143 009e 04D0     		beq	.L8
 144              		.loc 1 198 0 discriminator 2
 145 00a0 8D48     		ldr	r0, .L22+12
 146 00a2 4FF0C601 		mov	r1, #198
 147 00a6 FFF7FEFF 		bl	assert_failed
 148              	.L8:
 199:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
 149              		.loc 1 199 0 is_stmt 1
 150 00aa 3B68     		ldr	r3, [r7, #0]
 151 00ac 1B68     		ldr	r3, [r3, #0]
 152 00ae 002B     		cmp	r3, #0
 153 00b0 04D0     		beq	.L9
 154              		.loc 1 199 0 is_stmt 0 discriminator 2
 155 00b2 3B68     		ldr	r3, [r7, #0]
 156 00b4 1A68     		ldr	r2, [r3, #0]
 157 00b6 894B     		ldr	r3, .L22+16
 158 00b8 9A42     		cmp	r2, r3
 159 00ba 04D9     		bls	.L10
 160              	.L9:
 161              		.loc 1 199 0 discriminator 1
 162 00bc 8648     		ldr	r0, .L22+12
 163 00be 4FF0C701 		mov	r1, #199
 164 00c2 FFF7FEFF 		bl	assert_failed
 165              	.L10:
 200:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
 166              		.loc 1 200 0 is_stmt 1
 167 00c6 3B68     		ldr	r3, [r7, #0]
 168 00c8 9B88     		ldrh	r3, [r3, #4]
 169 00ca 002B     		cmp	r3, #0
 170 00cc 0CD0     		beq	.L11
 171              		.loc 1 200 0 is_stmt 0 discriminator 1
 172 00ce 3B68     		ldr	r3, [r7, #0]
 173 00d0 9B88     		ldrh	r3, [r3, #4]
 174 00d2 022B     		cmp	r3, #2
 175 00d4 08D0     		beq	.L11
 176              		.loc 1 200 0 discriminator 2
 177 00d6 3B68     		ldr	r3, [r7, #0]
 178 00d8 9B88     		ldrh	r3, [r3, #4]
 179 00da 0A2B     		cmp	r3, #10
 180 00dc 04D0     		beq	.L11
 181              		.loc 1 200 0 discriminator 3
 182 00de 7E48     		ldr	r0, .L22+12
 183 00e0 4FF0C801 		mov	r1, #200
 184 00e4 FFF7FEFF 		bl	assert_failed
 185              	.L11:
 201:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
 186              		.loc 1 201 0 is_stmt 1
 187 00e8 3B68     		ldr	r3, [r7, #0]
 188 00ea DB88     		ldrh	r3, [r3, #6]
 189 00ec B3F5804F 		cmp	r3, #16384
 190 00f0 0AD0     		beq	.L12
 191              		.loc 1 201 0 is_stmt 0 discriminator 1
 192 00f2 3B68     		ldr	r3, [r7, #0]
 193 00f4 DA88     		ldrh	r2, [r3, #6]
 194 00f6 4BF6FF73 		movw	r3, #49151
 195 00fa 9A42     		cmp	r2, r3
 196 00fc 04D0     		beq	.L12
 197              		.loc 1 201 0 discriminator 2
 198 00fe 7648     		ldr	r0, .L22+12
 199 0100 4FF0C901 		mov	r1, #201
 200 0104 FFF7FEFF 		bl	assert_failed
 201              	.L12:
 202:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
 202              		.loc 1 202 0 is_stmt 1
 203 0108 3B68     		ldr	r3, [r7, #0]
 204 010a 1A89     		ldrh	r2, [r3, #8]
 205 010c 40F2FF33 		movw	r3, #1023
 206 0110 9A42     		cmp	r2, r3
 207 0112 04D9     		bls	.L13
 208              		.loc 1 202 0 is_stmt 0 discriminator 1
 209 0114 7048     		ldr	r0, .L22+12
 210 0116 4FF0CA01 		mov	r1, #202
 211 011a FFF7FEFF 		bl	assert_failed
 212              	.L13:
 203:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
 213              		.loc 1 203 0 is_stmt 1
 214 011e 3B68     		ldr	r3, [r7, #0]
 215 0120 5B89     		ldrh	r3, [r3, #10]
 216 0122 B3F5806F 		cmp	r3, #1024
 217 0126 08D0     		beq	.L14
 218              		.loc 1 203 0 is_stmt 0 discriminator 1
 219 0128 3B68     		ldr	r3, [r7, #0]
 220 012a 5B89     		ldrh	r3, [r3, #10]
 221 012c 002B     		cmp	r3, #0
 222 012e 04D0     		beq	.L14
 223              		.loc 1 203 0 discriminator 2
 224 0130 6948     		ldr	r0, .L22+12
 225 0132 4FF0CB01 		mov	r1, #203
 226 0136 FFF7FEFF 		bl	assert_failed
 227              	.L14:
 204:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
 228              		.loc 1 204 0 is_stmt 1
 229 013a 3B68     		ldr	r3, [r7, #0]
 230 013c 9B89     		ldrh	r3, [r3, #12]
 231 013e B3F5804F 		cmp	r3, #16384
 232 0142 09D0     		beq	.L15
 233              		.loc 1 204 0 is_stmt 0 discriminator 1
 234 0144 3B68     		ldr	r3, [r7, #0]
 235 0146 9B89     		ldrh	r3, [r3, #12]
 236 0148 B3F5404F 		cmp	r3, #49152
 237 014c 04D0     		beq	.L15
 238              		.loc 1 204 0 discriminator 2
 239 014e 6248     		ldr	r0, .L22+12
 240 0150 4FF0CC01 		mov	r1, #204
 241 0154 FFF7FEFF 		bl	assert_failed
 242              	.L15:
 205:../SPL/src/stm32f10x_i2c.c **** 
 206:../SPL/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR2 Configuration ------------------------*/
 207:../SPL/src/stm32f10x_i2c.c ****   /* Get the I2Cx CR2 value */
 208:../SPL/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR2;
 243              		.loc 1 208 0 is_stmt 1
 244 0158 7B68     		ldr	r3, [r7, #4]
 245 015a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 246 015c FB84     		strh	r3, [r7, #38]	@ movhi
 209:../SPL/src/stm32f10x_i2c.c ****   /* Clear frequency FREQ[5:0] bits */
 210:../SPL/src/stm32f10x_i2c.c ****   tmpreg &= CR2_FREQ_Reset;
 247              		.loc 1 210 0
 248 015e FB8C     		ldrh	r3, [r7, #38]	@ movhi
 249 0160 23F03F03 		bic	r3, r3, #63
 250 0164 FB84     		strh	r3, [r7, #38]	@ movhi
 211:../SPL/src/stm32f10x_i2c.c ****   /* Get pclk1 frequency value */
 212:../SPL/src/stm32f10x_i2c.c ****   RCC_GetClocksFreq(&rcc_clocks);
 251              		.loc 1 212 0
 252 0166 07F10803 		add	r3, r7, #8
 253 016a 1846     		mov	r0, r3
 254 016c FFF7FEFF 		bl	RCC_GetClocksFreq
 213:../SPL/src/stm32f10x_i2c.c ****   pclk1 = rcc_clocks.PCLK1_Frequency;
 255              		.loc 1 213 0
 256 0170 3B69     		ldr	r3, [r7, #16]
 257 0172 FB61     		str	r3, [r7, #28]
 214:../SPL/src/stm32f10x_i2c.c ****   /* Set frequency bits depending on pclk1 value */
 215:../SPL/src/stm32f10x_i2c.c ****   freqrange = (uint16_t)(pclk1 / 1000000);
 258              		.loc 1 215 0
 259 0174 FA69     		ldr	r2, [r7, #28]
 260 0176 5A4B     		ldr	r3, .L22+20
 261 0178 A3FB0213 		umull	r1, r3, r3, r2
 262 017c 4FEA9343 		lsr	r3, r3, #18
 263 0180 7B84     		strh	r3, [r7, #34]	@ movhi
 216:../SPL/src/stm32f10x_i2c.c ****   tmpreg |= freqrange;
 264              		.loc 1 216 0
 265 0182 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 266 0184 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 267 0186 1343     		orrs	r3, r3, r2
 268 0188 FB84     		strh	r3, [r7, #38]	@ movhi
 217:../SPL/src/stm32f10x_i2c.c ****   /* Write to I2Cx CR2 */
 218:../SPL/src/stm32f10x_i2c.c ****   I2Cx->CR2 = tmpreg;
 269              		.loc 1 218 0
 270 018a 7B68     		ldr	r3, [r7, #4]
 271 018c FA8C     		ldrh	r2, [r7, #38]	@ movhi
 272 018e 9A80     		strh	r2, [r3, #4]	@ movhi
 219:../SPL/src/stm32f10x_i2c.c **** 
 220:../SPL/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
 221:../SPL/src/stm32f10x_i2c.c ****   /* Disable the selected I2C peripheral to configure TRISE */
 222:../SPL/src/stm32f10x_i2c.c ****   I2Cx->CR1 &= CR1_PE_Reset;
 273              		.loc 1 222 0
 274 0190 7B68     		ldr	r3, [r7, #4]
 275 0192 1B88     		ldrh	r3, [r3, #0]	@ movhi
 276 0194 9BB2     		uxth	r3, r3
 277 0196 23F00103 		bic	r3, r3, #1
 278 019a 9AB2     		uxth	r2, r3
 279 019c 7B68     		ldr	r3, [r7, #4]
 280 019e 1A80     		strh	r2, [r3, #0]	@ movhi
 223:../SPL/src/stm32f10x_i2c.c ****   /* Reset tmpreg value */
 224:../SPL/src/stm32f10x_i2c.c ****   /* Clear F/S, DUTY and CCR[11:0] bits */
 225:../SPL/src/stm32f10x_i2c.c ****   tmpreg = 0;
 281              		.loc 1 225 0
 282 01a0 4FF00003 		mov	r3, #0
 283 01a4 FB84     		strh	r3, [r7, #38]	@ movhi
 226:../SPL/src/stm32f10x_i2c.c **** 
 227:../SPL/src/stm32f10x_i2c.c ****   /* Configure speed in standard mode */
 228:../SPL/src/stm32f10x_i2c.c ****   if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 284              		.loc 1 228 0
 285 01a6 3B68     		ldr	r3, [r7, #0]
 286 01a8 1A68     		ldr	r2, [r3, #0]
 287 01aa 4E4B     		ldr	r3, .L22+24
 288 01ac 9A42     		cmp	r2, r3
 289 01ae 18D8     		bhi	.L16
 229:../SPL/src/stm32f10x_i2c.c ****   {
 230:../SPL/src/stm32f10x_i2c.c ****     /* Standard mode speed calculate */
 231:../SPL/src/stm32f10x_i2c.c ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 290              		.loc 1 231 0
 291 01b0 3B68     		ldr	r3, [r7, #0]
 292 01b2 1B68     		ldr	r3, [r3, #0]
 293 01b4 4FEA4303 		lsl	r3, r3, #1
 294 01b8 FA69     		ldr	r2, [r7, #28]
 295 01ba B2FBF3F3 		udiv	r3, r2, r3
 296 01be BB84     		strh	r3, [r7, #36]	@ movhi
 232:../SPL/src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x4*/
 233:../SPL/src/stm32f10x_i2c.c ****     if (result < 0x04)
 297              		.loc 1 233 0
 298 01c0 BB8C     		ldrh	r3, [r7, #36]
 299 01c2 032B     		cmp	r3, #3
 300 01c4 02D8     		bhi	.L17
 234:../SPL/src/stm32f10x_i2c.c ****     {
 235:../SPL/src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 236:../SPL/src/stm32f10x_i2c.c ****       result = 0x04;  
 301              		.loc 1 236 0
 302 01c6 4FF00403 		mov	r3, #4
 303 01ca BB84     		strh	r3, [r7, #36]	@ movhi
 304              	.L17:
 237:../SPL/src/stm32f10x_i2c.c ****     }
 238:../SPL/src/stm32f10x_i2c.c ****     /* Set speed value for standard mode */
 239:../SPL/src/stm32f10x_i2c.c ****     tmpreg |= result;	  
 305              		.loc 1 239 0
 306 01cc FA8C     		ldrh	r2, [r7, #38]	@ movhi
 307 01ce BB8C     		ldrh	r3, [r7, #36]	@ movhi
 308 01d0 1343     		orrs	r3, r3, r2
 309 01d2 FB84     		strh	r3, [r7, #38]	@ movhi
 240:../SPL/src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for standard mode */
 241:../SPL/src/stm32f10x_i2c.c ****     I2Cx->TRISE = freqrange + 1; 
 310              		.loc 1 241 0
 311 01d4 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 312 01d6 03F10103 		add	r3, r3, #1
 313 01da 9AB2     		uxth	r2, r3
 314 01dc 7B68     		ldr	r3, [r7, #4]
 315 01de 1A84     		strh	r2, [r3, #32]	@ movhi
 316 01e0 48E0     		b	.L18
 317              	.L16:
 242:../SPL/src/stm32f10x_i2c.c ****   }
 243:../SPL/src/stm32f10x_i2c.c ****   /* Configure speed in fast mode */
 244:../SPL/src/stm32f10x_i2c.c ****   else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
 245:../SPL/src/stm32f10x_i2c.c ****   {
 246:../SPL/src/stm32f10x_i2c.c ****     if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 318              		.loc 1 246 0
 319 01e2 3B68     		ldr	r3, [r7, #0]
 320 01e4 DA88     		ldrh	r2, [r3, #6]
 321 01e6 4BF6FF73 		movw	r3, #49151
 322 01ea 9A42     		cmp	r2, r3
 323 01ec 0AD1     		bne	.L19
 247:../SPL/src/stm32f10x_i2c.c ****     {
 248:../SPL/src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 2 */
 249:../SPL/src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 324              		.loc 1 249 0
 325 01ee 3B68     		ldr	r3, [r7, #0]
 326 01f0 1A68     		ldr	r2, [r3, #0]
 327 01f2 1346     		mov	r3, r2
 328 01f4 4FEA4303 		lsl	r3, r3, #1
 329 01f8 9B18     		adds	r3, r3, r2
 330 01fa FA69     		ldr	r2, [r7, #28]
 331 01fc B2FBF3F3 		udiv	r3, r2, r3
 332 0200 BB84     		strh	r3, [r7, #36]	@ movhi
 333 0202 10E0     		b	.L20
 334              	.L19:
 250:../SPL/src/stm32f10x_i2c.c ****     }
 251:../SPL/src/stm32f10x_i2c.c ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
 252:../SPL/src/stm32f10x_i2c.c ****     {
 253:../SPL/src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
 254:../SPL/src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 335              		.loc 1 254 0
 336 0204 3B68     		ldr	r3, [r7, #0]
 337 0206 1A68     		ldr	r2, [r3, #0]
 338 0208 1346     		mov	r3, r2
 339 020a 4FEA8303 		lsl	r3, r3, #2
 340 020e 9B18     		adds	r3, r3, r2
 341 0210 4FEA8302 		lsl	r2, r3, #2
 342 0214 9B18     		adds	r3, r3, r2
 343 0216 FA69     		ldr	r2, [r7, #28]
 344 0218 B2FBF3F3 		udiv	r3, r2, r3
 345 021c BB84     		strh	r3, [r7, #36]	@ movhi
 255:../SPL/src/stm32f10x_i2c.c ****       /* Set DUTY bit */
 256:../SPL/src/stm32f10x_i2c.c ****       result |= I2C_DutyCycle_16_9;
 346              		.loc 1 256 0
 347 021e BB8C     		ldrh	r3, [r7, #36]	@ movhi
 348 0220 43F48043 		orr	r3, r3, #16384
 349 0224 BB84     		strh	r3, [r7, #36]	@ movhi
 350              	.L20:
 257:../SPL/src/stm32f10x_i2c.c ****     }
 258:../SPL/src/stm32f10x_i2c.c **** 
 259:../SPL/src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x1*/
 260:../SPL/src/stm32f10x_i2c.c ****     if ((result & CCR_CCR_Set) == 0)
 351              		.loc 1 260 0
 352 0226 BB8C     		ldrh	r3, [r7, #36]
 353 0228 4FEA0353 		lsl	r3, r3, #20
 354 022c 4FEA1353 		lsr	r3, r3, #20
 355 0230 002B     		cmp	r3, #0
 356 0232 03D1     		bne	.L21
 261:../SPL/src/stm32f10x_i2c.c ****     {
 262:../SPL/src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 263:../SPL/src/stm32f10x_i2c.c ****       result |= (uint16_t)0x0001;  
 357              		.loc 1 263 0
 358 0234 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 359 0236 43F00103 		orr	r3, r3, #1
 360 023a BB84     		strh	r3, [r7, #36]	@ movhi
 361              	.L21:
 264:../SPL/src/stm32f10x_i2c.c ****     }
 265:../SPL/src/stm32f10x_i2c.c ****     /* Set speed value and set F/S bit for fast mode */
 266:../SPL/src/stm32f10x_i2c.c ****     tmpreg |= (uint16_t)(result | CCR_FS_Set);
 362              		.loc 1 266 0
 363 023c BA8C     		ldrh	r2, [r7, #36]	@ movhi
 364 023e FB8C     		ldrh	r3, [r7, #38]	@ movhi
 365 0240 1343     		orrs	r3, r3, r2
 366 0242 9BB2     		uxth	r3, r3
 367 0244 6FEA4343 		mvn	r3, r3, lsl #17
 368 0248 6FEA5343 		mvn	r3, r3, lsr #17
 369 024c FB84     		strh	r3, [r7, #38]	@ movhi
 267:../SPL/src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 268:../SPL/src/stm32f10x_i2c.c ****     I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 370              		.loc 1 268 0
 371 024e 7B8C     		ldrh	r3, [r7, #34]
 372 0250 4FF49672 		mov	r2, #300
 373 0254 02FB03F3 		mul	r3, r2, r3
 374 0258 234A     		ldr	r2, .L22+28
 375 025a 82FB0312 		smull	r1, r2, r2, r3
 376 025e 4FEAA212 		asr	r2, r2, #6
 377 0262 4FEAE373 		asr	r3, r3, #31
 378 0266 D31A     		subs	r3, r2, r3
 379 0268 9BB2     		uxth	r3, r3
 380 026a 03F10103 		add	r3, r3, #1
 381 026e 9AB2     		uxth	r2, r3
 382 0270 7B68     		ldr	r3, [r7, #4]
 383 0272 1A84     		strh	r2, [r3, #32]	@ movhi
 384              	.L18:
 269:../SPL/src/stm32f10x_i2c.c ****   }
 270:../SPL/src/stm32f10x_i2c.c **** 
 271:../SPL/src/stm32f10x_i2c.c ****   /* Write to I2Cx CCR */
 272:../SPL/src/stm32f10x_i2c.c ****   I2Cx->CCR = tmpreg;
 385              		.loc 1 272 0
 386 0274 7B68     		ldr	r3, [r7, #4]
 387 0276 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 388 0278 9A83     		strh	r2, [r3, #28]	@ movhi
 273:../SPL/src/stm32f10x_i2c.c ****   /* Enable the selected I2C peripheral */
 274:../SPL/src/stm32f10x_i2c.c ****   I2Cx->CR1 |= CR1_PE_Set;
 389              		.loc 1 274 0
 390 027a 7B68     		ldr	r3, [r7, #4]
 391 027c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 392 027e 9BB2     		uxth	r3, r3
 393 0280 43F00103 		orr	r3, r3, #1
 394 0284 9AB2     		uxth	r2, r3
 395 0286 7B68     		ldr	r3, [r7, #4]
 396 0288 1A80     		strh	r2, [r3, #0]	@ movhi
 275:../SPL/src/stm32f10x_i2c.c **** 
 276:../SPL/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
 277:../SPL/src/stm32f10x_i2c.c ****   /* Get the I2Cx CR1 value */
 278:../SPL/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR1;
 397              		.loc 1 278 0
 398 028a 7B68     		ldr	r3, [r7, #4]
 399 028c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 400 028e FB84     		strh	r3, [r7, #38]	@ movhi
 279:../SPL/src/stm32f10x_i2c.c ****   /* Clear ACK, SMBTYPE and  SMBUS bits */
 280:../SPL/src/stm32f10x_i2c.c ****   tmpreg &= CR1_CLEAR_Mask;
 401              		.loc 1 280 0
 402 0290 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 403 0292 23F48163 		bic	r3, r3, #1032
 404 0296 23F00203 		bic	r3, r3, #2
 405 029a FB84     		strh	r3, [r7, #38]	@ movhi
 281:../SPL/src/stm32f10x_i2c.c ****   /* Configure I2Cx: mode and acknowledgement */
 282:../SPL/src/stm32f10x_i2c.c ****   /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
 283:../SPL/src/stm32f10x_i2c.c ****   /* Set ACK bit according to I2C_Ack value */
 284:../SPL/src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 406              		.loc 1 284 0
 407 029c 3B68     		ldr	r3, [r7, #0]
 408 029e 9A88     		ldrh	r2, [r3, #4]
 409 02a0 3B68     		ldr	r3, [r7, #0]
 410 02a2 5B89     		ldrh	r3, [r3, #10]
 411 02a4 1343     		orrs	r3, r3, r2
 412 02a6 9AB2     		uxth	r2, r3
 413 02a8 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 414 02aa 1343     		orrs	r3, r3, r2
 415 02ac FB84     		strh	r3, [r7, #38]	@ movhi
 285:../SPL/src/stm32f10x_i2c.c ****   /* Write to I2Cx CR1 */
 286:../SPL/src/stm32f10x_i2c.c ****   I2Cx->CR1 = tmpreg;
 416              		.loc 1 286 0
 417 02ae 7B68     		ldr	r3, [r7, #4]
 418 02b0 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 419 02b2 1A80     		strh	r2, [r3, #0]	@ movhi
 287:../SPL/src/stm32f10x_i2c.c **** 
 288:../SPL/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
 289:../SPL/src/stm32f10x_i2c.c ****   /* Set I2Cx Own Address1 and acknowledged address */
 290:../SPL/src/stm32f10x_i2c.c ****   I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 420              		.loc 1 290 0
 421 02b4 3B68     		ldr	r3, [r7, #0]
 422 02b6 9A89     		ldrh	r2, [r3, #12]
 423 02b8 3B68     		ldr	r3, [r7, #0]
 424 02ba 1B89     		ldrh	r3, [r3, #8]
 425 02bc 1343     		orrs	r3, r3, r2
 426 02be 9AB2     		uxth	r2, r3
 427 02c0 7B68     		ldr	r3, [r7, #4]
 428 02c2 1A81     		strh	r2, [r3, #8]	@ movhi
 291:../SPL/src/stm32f10x_i2c.c **** }
 429              		.loc 1 291 0
 430 02c4 07F12807 		add	r7, r7, #40
 431 02c8 BD46     		mov	sp, r7
 432 02ca 80BD     		pop	{r7, pc}
 433              	.L23:
 434              		.align	2
 435              	.L22:
 436 02cc 00127A00 		.word	8000000
 437 02d0 00540040 		.word	1073763328
 438 02d4 00580040 		.word	1073764352
 439 02d8 00000000 		.word	.LC0
 440 02dc 801A0600 		.word	400000
 441 02e0 83DE1B43 		.word	1125899907
 442 02e4 A0860100 		.word	100000
 443 02e8 D34D6210 		.word	274877907
 444              		.cfi_endproc
 445              	.LFE30:
 447              		.align	2
 448              		.global	I2C_StructInit
 449              		.thumb
 450              		.thumb_func
 452              	I2C_StructInit:
 453              	.LFB31:
 292:../SPL/src/stm32f10x_i2c.c **** 
 293:../SPL/src/stm32f10x_i2c.c **** /**
 294:../SPL/src/stm32f10x_i2c.c ****   * @brief  Fills each I2C_InitStruct member with its default value.
 295:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
 296:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 297:../SPL/src/stm32f10x_i2c.c ****   */
 298:../SPL/src/stm32f10x_i2c.c **** void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
 299:../SPL/src/stm32f10x_i2c.c **** {
 454              		.loc 1 299 0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 8
 457              		@ frame_needed = 1, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 459 02ec 80B4     		push	{r7}
 460              	.LCFI6:
 461              		.cfi_def_cfa_offset 4
 462              		.cfi_offset 7, -4
 463 02ee 83B0     		sub	sp, sp, #12
 464              	.LCFI7:
 465              		.cfi_def_cfa_offset 16
 466 02f0 00AF     		add	r7, sp, #0
 467              	.LCFI8:
 468              		.cfi_def_cfa_register 7
 469 02f2 7860     		str	r0, [r7, #4]
 300:../SPL/src/stm32f10x_i2c.c **** /*---------------- Reset I2C init structure parameters values ----------------*/
 301:../SPL/src/stm32f10x_i2c.c ****   /* initialize the I2C_ClockSpeed member */
 302:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_ClockSpeed = 5000;
 470              		.loc 1 302 0
 471 02f4 7B68     		ldr	r3, [r7, #4]
 472 02f6 41F28832 		movw	r2, #5000
 473 02fa 1A60     		str	r2, [r3, #0]
 303:../SPL/src/stm32f10x_i2c.c ****   /* Initialize the I2C_Mode member */
 304:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 474              		.loc 1 304 0
 475 02fc 7B68     		ldr	r3, [r7, #4]
 476 02fe 4FF00002 		mov	r2, #0
 477 0302 9A80     		strh	r2, [r3, #4]	@ movhi
 305:../SPL/src/stm32f10x_i2c.c ****   /* Initialize the I2C_DutyCycle member */
 306:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 478              		.loc 1 306 0
 479 0304 7B68     		ldr	r3, [r7, #4]
 480 0306 4BF6FF72 		movw	r2, #49151
 481 030a DA80     		strh	r2, [r3, #6]	@ movhi
 307:../SPL/src/stm32f10x_i2c.c ****   /* Initialize the I2C_OwnAddress1 member */
 308:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_OwnAddress1 = 0;
 482              		.loc 1 308 0
 483 030c 7B68     		ldr	r3, [r7, #4]
 484 030e 4FF00002 		mov	r2, #0
 485 0312 1A81     		strh	r2, [r3, #8]	@ movhi
 309:../SPL/src/stm32f10x_i2c.c ****   /* Initialize the I2C_Ack member */
 310:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 486              		.loc 1 310 0
 487 0314 7B68     		ldr	r3, [r7, #4]
 488 0316 4FF00002 		mov	r2, #0
 489 031a 5A81     		strh	r2, [r3, #10]	@ movhi
 311:../SPL/src/stm32f10x_i2c.c ****   /* Initialize the I2C_AcknowledgedAddress member */
 312:../SPL/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 490              		.loc 1 312 0
 491 031c 7B68     		ldr	r3, [r7, #4]
 492 031e 4FF48042 		mov	r2, #16384
 493 0322 9A81     		strh	r2, [r3, #12]	@ movhi
 313:../SPL/src/stm32f10x_i2c.c **** }
 494              		.loc 1 313 0
 495 0324 07F10C07 		add	r7, r7, #12
 496 0328 BD46     		mov	sp, r7
 497 032a 80BC     		pop	{r7}
 498 032c 7047     		bx	lr
 499              		.cfi_endproc
 500              	.LFE31:
 502 032e 00BF     		.align	2
 503              		.global	I2C_Cmd
 504              		.thumb
 505              		.thumb_func
 507              	I2C_Cmd:
 508              	.LFB32:
 314:../SPL/src/stm32f10x_i2c.c **** 
 315:../SPL/src/stm32f10x_i2c.c **** /**
 316:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C peripheral.
 317:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 318:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx peripheral. 
 319:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 320:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 321:../SPL/src/stm32f10x_i2c.c ****   */
 322:../SPL/src/stm32f10x_i2c.c **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 323:../SPL/src/stm32f10x_i2c.c **** {
 509              		.loc 1 323 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 8
 512              		@ frame_needed = 1, uses_anonymous_args = 0
 513 0330 80B5     		push	{r7, lr}
 514              	.LCFI9:
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 7, -8
 517              		.cfi_offset 14, -4
 518 0332 82B0     		sub	sp, sp, #8
 519              	.LCFI10:
 520              		.cfi_def_cfa_offset 16
 521 0334 00AF     		add	r7, sp, #0
 522              	.LCFI11:
 523              		.cfi_def_cfa_register 7
 524 0336 7860     		str	r0, [r7, #4]
 525 0338 0B46     		mov	r3, r1
 526 033a FB70     		strb	r3, [r7, #3]
 324:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 325:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 527              		.loc 1 325 0
 528 033c 7A68     		ldr	r2, [r7, #4]
 529 033e 174B     		ldr	r3, .L30
 530 0340 9A42     		cmp	r2, r3
 531 0342 08D0     		beq	.L26
 532              		.loc 1 325 0 is_stmt 0 discriminator 1
 533 0344 7A68     		ldr	r2, [r7, #4]
 534 0346 164B     		ldr	r3, .L30+4
 535 0348 9A42     		cmp	r2, r3
 536 034a 04D0     		beq	.L26
 537              		.loc 1 325 0 discriminator 2
 538 034c 1548     		ldr	r0, .L30+8
 539 034e 40F24511 		movw	r1, #325
 540 0352 FFF7FEFF 		bl	assert_failed
 541              	.L26:
 326:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 542              		.loc 1 326 0 is_stmt 1
 543 0356 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 544 0358 002B     		cmp	r3, #0
 545 035a 07D0     		beq	.L27
 546              		.loc 1 326 0 is_stmt 0 discriminator 1
 547 035c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 548 035e 012B     		cmp	r3, #1
 549 0360 04D0     		beq	.L27
 550              		.loc 1 326 0 discriminator 2
 551 0362 1048     		ldr	r0, .L30+8
 552 0364 4FF4A371 		mov	r1, #326
 553 0368 FFF7FEFF 		bl	assert_failed
 554              	.L27:
 327:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 555              		.loc 1 327 0 is_stmt 1
 556 036c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 557 036e 002B     		cmp	r3, #0
 558 0370 08D0     		beq	.L28
 328:../SPL/src/stm32f10x_i2c.c ****   {
 329:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C peripheral */
 330:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PE_Set;
 559              		.loc 1 330 0
 560 0372 7B68     		ldr	r3, [r7, #4]
 561 0374 1B88     		ldrh	r3, [r3, #0]	@ movhi
 562 0376 9BB2     		uxth	r3, r3
 563 0378 43F00103 		orr	r3, r3, #1
 564 037c 9AB2     		uxth	r2, r3
 565 037e 7B68     		ldr	r3, [r7, #4]
 566 0380 1A80     		strh	r2, [r3, #0]	@ movhi
 567 0382 07E0     		b	.L25
 568              	.L28:
 331:../SPL/src/stm32f10x_i2c.c ****   }
 332:../SPL/src/stm32f10x_i2c.c ****   else
 333:../SPL/src/stm32f10x_i2c.c ****   {
 334:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C peripheral */
 335:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PE_Reset;
 569              		.loc 1 335 0
 570 0384 7B68     		ldr	r3, [r7, #4]
 571 0386 1B88     		ldrh	r3, [r3, #0]	@ movhi
 572 0388 9BB2     		uxth	r3, r3
 573 038a 23F00103 		bic	r3, r3, #1
 574 038e 9AB2     		uxth	r2, r3
 575 0390 7B68     		ldr	r3, [r7, #4]
 576 0392 1A80     		strh	r2, [r3, #0]	@ movhi
 577              	.L25:
 336:../SPL/src/stm32f10x_i2c.c ****   }
 337:../SPL/src/stm32f10x_i2c.c **** }
 578              		.loc 1 337 0
 579 0394 07F10807 		add	r7, r7, #8
 580 0398 BD46     		mov	sp, r7
 581 039a 80BD     		pop	{r7, pc}
 582              	.L31:
 583              		.align	2
 584              	.L30:
 585 039c 00540040 		.word	1073763328
 586 03a0 00580040 		.word	1073764352
 587 03a4 00000000 		.word	.LC0
 588              		.cfi_endproc
 589              	.LFE32:
 591              		.align	2
 592              		.global	I2C_DMACmd
 593              		.thumb
 594              		.thumb_func
 596              	I2C_DMACmd:
 597              	.LFB33:
 338:../SPL/src/stm32f10x_i2c.c **** 
 339:../SPL/src/stm32f10x_i2c.c **** /**
 340:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C DMA requests.
 341:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 342:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA transfer.
 343:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 344:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 345:../SPL/src/stm32f10x_i2c.c ****   */
 346:../SPL/src/stm32f10x_i2c.c **** void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 347:../SPL/src/stm32f10x_i2c.c **** {
 598              		.loc 1 347 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 8
 601              		@ frame_needed = 1, uses_anonymous_args = 0
 602 03a8 80B5     		push	{r7, lr}
 603              	.LCFI12:
 604              		.cfi_def_cfa_offset 8
 605              		.cfi_offset 7, -8
 606              		.cfi_offset 14, -4
 607 03aa 82B0     		sub	sp, sp, #8
 608              	.LCFI13:
 609              		.cfi_def_cfa_offset 16
 610 03ac 00AF     		add	r7, sp, #0
 611              	.LCFI14:
 612              		.cfi_def_cfa_register 7
 613 03ae 7860     		str	r0, [r7, #4]
 614 03b0 0B46     		mov	r3, r1
 615 03b2 FB70     		strb	r3, [r7, #3]
 348:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 349:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 616              		.loc 1 349 0
 617 03b4 7A68     		ldr	r2, [r7, #4]
 618 03b6 174B     		ldr	r3, .L37
 619 03b8 9A42     		cmp	r2, r3
 620 03ba 08D0     		beq	.L33
 621              		.loc 1 349 0 is_stmt 0 discriminator 1
 622 03bc 7A68     		ldr	r2, [r7, #4]
 623 03be 164B     		ldr	r3, .L37+4
 624 03c0 9A42     		cmp	r2, r3
 625 03c2 04D0     		beq	.L33
 626              		.loc 1 349 0 discriminator 2
 627 03c4 1548     		ldr	r0, .L37+8
 628 03c6 40F25D11 		movw	r1, #349
 629 03ca FFF7FEFF 		bl	assert_failed
 630              	.L33:
 350:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 631              		.loc 1 350 0 is_stmt 1
 632 03ce FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 633 03d0 002B     		cmp	r3, #0
 634 03d2 07D0     		beq	.L34
 635              		.loc 1 350 0 is_stmt 0 discriminator 1
 636 03d4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 637 03d6 012B     		cmp	r3, #1
 638 03d8 04D0     		beq	.L34
 639              		.loc 1 350 0 discriminator 2
 640 03da 1048     		ldr	r0, .L37+8
 641 03dc 4FF4AF71 		mov	r1, #350
 642 03e0 FFF7FEFF 		bl	assert_failed
 643              	.L34:
 351:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 644              		.loc 1 351 0 is_stmt 1
 645 03e4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 646 03e6 002B     		cmp	r3, #0
 647 03e8 08D0     		beq	.L35
 352:../SPL/src/stm32f10x_i2c.c ****   {
 353:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C DMA requests */
 354:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_DMAEN_Set;
 648              		.loc 1 354 0
 649 03ea 7B68     		ldr	r3, [r7, #4]
 650 03ec 9B88     		ldrh	r3, [r3, #4]	@ movhi
 651 03ee 9BB2     		uxth	r3, r3
 652 03f0 43F40063 		orr	r3, r3, #2048
 653 03f4 9AB2     		uxth	r2, r3
 654 03f6 7B68     		ldr	r3, [r7, #4]
 655 03f8 9A80     		strh	r2, [r3, #4]	@ movhi
 656 03fa 07E0     		b	.L32
 657              	.L35:
 355:../SPL/src/stm32f10x_i2c.c ****   }
 356:../SPL/src/stm32f10x_i2c.c ****   else
 357:../SPL/src/stm32f10x_i2c.c ****   {
 358:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C DMA requests */
 359:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_DMAEN_Reset;
 658              		.loc 1 359 0
 659 03fc 7B68     		ldr	r3, [r7, #4]
 660 03fe 9B88     		ldrh	r3, [r3, #4]	@ movhi
 661 0400 9BB2     		uxth	r3, r3
 662 0402 23F40063 		bic	r3, r3, #2048
 663 0406 9AB2     		uxth	r2, r3
 664 0408 7B68     		ldr	r3, [r7, #4]
 665 040a 9A80     		strh	r2, [r3, #4]	@ movhi
 666              	.L32:
 360:../SPL/src/stm32f10x_i2c.c ****   }
 361:../SPL/src/stm32f10x_i2c.c **** }
 667              		.loc 1 361 0
 668 040c 07F10807 		add	r7, r7, #8
 669 0410 BD46     		mov	sp, r7
 670 0412 80BD     		pop	{r7, pc}
 671              	.L38:
 672              		.align	2
 673              	.L37:
 674 0414 00540040 		.word	1073763328
 675 0418 00580040 		.word	1073764352
 676 041c 00000000 		.word	.LC0
 677              		.cfi_endproc
 678              	.LFE33:
 680              		.align	2
 681              		.global	I2C_DMALastTransferCmd
 682              		.thumb
 683              		.thumb_func
 685              	I2C_DMALastTransferCmd:
 686              	.LFB34:
 362:../SPL/src/stm32f10x_i2c.c **** 
 363:../SPL/src/stm32f10x_i2c.c **** /**
 364:../SPL/src/stm32f10x_i2c.c ****   * @brief  Specifies if the next DMA transfer will be the last one.
 365:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 366:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA last transfer.
 367:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 368:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 369:../SPL/src/stm32f10x_i2c.c ****   */
 370:../SPL/src/stm32f10x_i2c.c **** void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 371:../SPL/src/stm32f10x_i2c.c **** {
 687              		.loc 1 371 0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 8
 690              		@ frame_needed = 1, uses_anonymous_args = 0
 691 0420 80B5     		push	{r7, lr}
 692              	.LCFI15:
 693              		.cfi_def_cfa_offset 8
 694              		.cfi_offset 7, -8
 695              		.cfi_offset 14, -4
 696 0422 82B0     		sub	sp, sp, #8
 697              	.LCFI16:
 698              		.cfi_def_cfa_offset 16
 699 0424 00AF     		add	r7, sp, #0
 700              	.LCFI17:
 701              		.cfi_def_cfa_register 7
 702 0426 7860     		str	r0, [r7, #4]
 703 0428 0B46     		mov	r3, r1
 704 042a FB70     		strb	r3, [r7, #3]
 372:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 373:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 705              		.loc 1 373 0
 706 042c 7A68     		ldr	r2, [r7, #4]
 707 042e 174B     		ldr	r3, .L44
 708 0430 9A42     		cmp	r2, r3
 709 0432 08D0     		beq	.L40
 710              		.loc 1 373 0 is_stmt 0 discriminator 1
 711 0434 7A68     		ldr	r2, [r7, #4]
 712 0436 164B     		ldr	r3, .L44+4
 713 0438 9A42     		cmp	r2, r3
 714 043a 04D0     		beq	.L40
 715              		.loc 1 373 0 discriminator 2
 716 043c 1548     		ldr	r0, .L44+8
 717 043e 40F27511 		movw	r1, #373
 718 0442 FFF7FEFF 		bl	assert_failed
 719              	.L40:
 374:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 720              		.loc 1 374 0 is_stmt 1
 721 0446 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 722 0448 002B     		cmp	r3, #0
 723 044a 07D0     		beq	.L41
 724              		.loc 1 374 0 is_stmt 0 discriminator 1
 725 044c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 726 044e 012B     		cmp	r3, #1
 727 0450 04D0     		beq	.L41
 728              		.loc 1 374 0 discriminator 2
 729 0452 1048     		ldr	r0, .L44+8
 730 0454 4FF4BB71 		mov	r1, #374
 731 0458 FFF7FEFF 		bl	assert_failed
 732              	.L41:
 375:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 733              		.loc 1 375 0 is_stmt 1
 734 045c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 735 045e 002B     		cmp	r3, #0
 736 0460 08D0     		beq	.L42
 376:../SPL/src/stm32f10x_i2c.c ****   {
 377:../SPL/src/stm32f10x_i2c.c ****     /* Next DMA transfer is the last transfer */
 378:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_LAST_Set;
 737              		.loc 1 378 0
 738 0462 7B68     		ldr	r3, [r7, #4]
 739 0464 9B88     		ldrh	r3, [r3, #4]	@ movhi
 740 0466 9BB2     		uxth	r3, r3
 741 0468 43F48053 		orr	r3, r3, #4096
 742 046c 9AB2     		uxth	r2, r3
 743 046e 7B68     		ldr	r3, [r7, #4]
 744 0470 9A80     		strh	r2, [r3, #4]	@ movhi
 745 0472 07E0     		b	.L39
 746              	.L42:
 379:../SPL/src/stm32f10x_i2c.c ****   }
 380:../SPL/src/stm32f10x_i2c.c ****   else
 381:../SPL/src/stm32f10x_i2c.c ****   {
 382:../SPL/src/stm32f10x_i2c.c ****     /* Next DMA transfer is not the last transfer */
 383:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_LAST_Reset;
 747              		.loc 1 383 0
 748 0474 7B68     		ldr	r3, [r7, #4]
 749 0476 9B88     		ldrh	r3, [r3, #4]	@ movhi
 750 0478 9BB2     		uxth	r3, r3
 751 047a 23F48053 		bic	r3, r3, #4096
 752 047e 9AB2     		uxth	r2, r3
 753 0480 7B68     		ldr	r3, [r7, #4]
 754 0482 9A80     		strh	r2, [r3, #4]	@ movhi
 755              	.L39:
 384:../SPL/src/stm32f10x_i2c.c ****   }
 385:../SPL/src/stm32f10x_i2c.c **** }
 756              		.loc 1 385 0
 757 0484 07F10807 		add	r7, r7, #8
 758 0488 BD46     		mov	sp, r7
 759 048a 80BD     		pop	{r7, pc}
 760              	.L45:
 761              		.align	2
 762              	.L44:
 763 048c 00540040 		.word	1073763328
 764 0490 00580040 		.word	1073764352
 765 0494 00000000 		.word	.LC0
 766              		.cfi_endproc
 767              	.LFE34:
 769              		.align	2
 770              		.global	I2C_GenerateSTART
 771              		.thumb
 772              		.thumb_func
 774              	I2C_GenerateSTART:
 775              	.LFB35:
 386:../SPL/src/stm32f10x_i2c.c **** 
 387:../SPL/src/stm32f10x_i2c.c **** /**
 388:../SPL/src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication START condition.
 389:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 390:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C START condition generation.
 391:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 392:../SPL/src/stm32f10x_i2c.c ****   * @retval None.
 393:../SPL/src/stm32f10x_i2c.c ****   */
 394:../SPL/src/stm32f10x_i2c.c **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
 395:../SPL/src/stm32f10x_i2c.c **** {
 776              		.loc 1 395 0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 8
 779              		@ frame_needed = 1, uses_anonymous_args = 0
 780 0498 80B5     		push	{r7, lr}
 781              	.LCFI18:
 782              		.cfi_def_cfa_offset 8
 783              		.cfi_offset 7, -8
 784              		.cfi_offset 14, -4
 785 049a 82B0     		sub	sp, sp, #8
 786              	.LCFI19:
 787              		.cfi_def_cfa_offset 16
 788 049c 00AF     		add	r7, sp, #0
 789              	.LCFI20:
 790              		.cfi_def_cfa_register 7
 791 049e 7860     		str	r0, [r7, #4]
 792 04a0 0B46     		mov	r3, r1
 793 04a2 FB70     		strb	r3, [r7, #3]
 396:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 397:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 794              		.loc 1 397 0
 795 04a4 7A68     		ldr	r2, [r7, #4]
 796 04a6 174B     		ldr	r3, .L51
 797 04a8 9A42     		cmp	r2, r3
 798 04aa 08D0     		beq	.L47
 799              		.loc 1 397 0 is_stmt 0 discriminator 1
 800 04ac 7A68     		ldr	r2, [r7, #4]
 801 04ae 164B     		ldr	r3, .L51+4
 802 04b0 9A42     		cmp	r2, r3
 803 04b2 04D0     		beq	.L47
 804              		.loc 1 397 0 discriminator 2
 805 04b4 1548     		ldr	r0, .L51+8
 806 04b6 40F28D11 		movw	r1, #397
 807 04ba FFF7FEFF 		bl	assert_failed
 808              	.L47:
 398:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 809              		.loc 1 398 0 is_stmt 1
 810 04be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 811 04c0 002B     		cmp	r3, #0
 812 04c2 07D0     		beq	.L48
 813              		.loc 1 398 0 is_stmt 0 discriminator 1
 814 04c4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 815 04c6 012B     		cmp	r3, #1
 816 04c8 04D0     		beq	.L48
 817              		.loc 1 398 0 discriminator 2
 818 04ca 1048     		ldr	r0, .L51+8
 819 04cc 4FF4C771 		mov	r1, #398
 820 04d0 FFF7FEFF 		bl	assert_failed
 821              	.L48:
 399:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 822              		.loc 1 399 0 is_stmt 1
 823 04d4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 824 04d6 002B     		cmp	r3, #0
 825 04d8 08D0     		beq	.L49
 400:../SPL/src/stm32f10x_i2c.c ****   {
 401:../SPL/src/stm32f10x_i2c.c ****     /* Generate a START condition */
 402:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_START_Set;
 826              		.loc 1 402 0
 827 04da 7B68     		ldr	r3, [r7, #4]
 828 04dc 1B88     		ldrh	r3, [r3, #0]	@ movhi
 829 04de 9BB2     		uxth	r3, r3
 830 04e0 43F48073 		orr	r3, r3, #256
 831 04e4 9AB2     		uxth	r2, r3
 832 04e6 7B68     		ldr	r3, [r7, #4]
 833 04e8 1A80     		strh	r2, [r3, #0]	@ movhi
 834 04ea 07E0     		b	.L46
 835              	.L49:
 403:../SPL/src/stm32f10x_i2c.c ****   }
 404:../SPL/src/stm32f10x_i2c.c ****   else
 405:../SPL/src/stm32f10x_i2c.c ****   {
 406:../SPL/src/stm32f10x_i2c.c ****     /* Disable the START condition generation */
 407:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_START_Reset;
 836              		.loc 1 407 0
 837 04ec 7B68     		ldr	r3, [r7, #4]
 838 04ee 1B88     		ldrh	r3, [r3, #0]	@ movhi
 839 04f0 9BB2     		uxth	r3, r3
 840 04f2 23F48073 		bic	r3, r3, #256
 841 04f6 9AB2     		uxth	r2, r3
 842 04f8 7B68     		ldr	r3, [r7, #4]
 843 04fa 1A80     		strh	r2, [r3, #0]	@ movhi
 844              	.L46:
 408:../SPL/src/stm32f10x_i2c.c ****   }
 409:../SPL/src/stm32f10x_i2c.c **** }
 845              		.loc 1 409 0
 846 04fc 07F10807 		add	r7, r7, #8
 847 0500 BD46     		mov	sp, r7
 848 0502 80BD     		pop	{r7, pc}
 849              	.L52:
 850              		.align	2
 851              	.L51:
 852 0504 00540040 		.word	1073763328
 853 0508 00580040 		.word	1073764352
 854 050c 00000000 		.word	.LC0
 855              		.cfi_endproc
 856              	.LFE35:
 858              		.align	2
 859              		.global	I2C_GenerateSTOP
 860              		.thumb
 861              		.thumb_func
 863              	I2C_GenerateSTOP:
 864              	.LFB36:
 410:../SPL/src/stm32f10x_i2c.c **** 
 411:../SPL/src/stm32f10x_i2c.c **** /**
 412:../SPL/src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication STOP condition.
 413:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 414:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C STOP condition generation.
 415:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 416:../SPL/src/stm32f10x_i2c.c ****   * @retval None.
 417:../SPL/src/stm32f10x_i2c.c ****   */
 418:../SPL/src/stm32f10x_i2c.c **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
 419:../SPL/src/stm32f10x_i2c.c **** {
 865              		.loc 1 419 0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 8
 868              		@ frame_needed = 1, uses_anonymous_args = 0
 869 0510 80B5     		push	{r7, lr}
 870              	.LCFI21:
 871              		.cfi_def_cfa_offset 8
 872              		.cfi_offset 7, -8
 873              		.cfi_offset 14, -4
 874 0512 82B0     		sub	sp, sp, #8
 875              	.LCFI22:
 876              		.cfi_def_cfa_offset 16
 877 0514 00AF     		add	r7, sp, #0
 878              	.LCFI23:
 879              		.cfi_def_cfa_register 7
 880 0516 7860     		str	r0, [r7, #4]
 881 0518 0B46     		mov	r3, r1
 882 051a FB70     		strb	r3, [r7, #3]
 420:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 421:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 883              		.loc 1 421 0
 884 051c 7A68     		ldr	r2, [r7, #4]
 885 051e 174B     		ldr	r3, .L58
 886 0520 9A42     		cmp	r2, r3
 887 0522 08D0     		beq	.L54
 888              		.loc 1 421 0 is_stmt 0 discriminator 1
 889 0524 7A68     		ldr	r2, [r7, #4]
 890 0526 164B     		ldr	r3, .L58+4
 891 0528 9A42     		cmp	r2, r3
 892 052a 04D0     		beq	.L54
 893              		.loc 1 421 0 discriminator 2
 894 052c 1548     		ldr	r0, .L58+8
 895 052e 40F2A511 		movw	r1, #421
 896 0532 FFF7FEFF 		bl	assert_failed
 897              	.L54:
 422:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 898              		.loc 1 422 0 is_stmt 1
 899 0536 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 900 0538 002B     		cmp	r3, #0
 901 053a 07D0     		beq	.L55
 902              		.loc 1 422 0 is_stmt 0 discriminator 1
 903 053c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 904 053e 012B     		cmp	r3, #1
 905 0540 04D0     		beq	.L55
 906              		.loc 1 422 0 discriminator 2
 907 0542 1048     		ldr	r0, .L58+8
 908 0544 4FF4D371 		mov	r1, #422
 909 0548 FFF7FEFF 		bl	assert_failed
 910              	.L55:
 423:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 911              		.loc 1 423 0 is_stmt 1
 912 054c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 913 054e 002B     		cmp	r3, #0
 914 0550 08D0     		beq	.L56
 424:../SPL/src/stm32f10x_i2c.c ****   {
 425:../SPL/src/stm32f10x_i2c.c ****     /* Generate a STOP condition */
 426:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_STOP_Set;
 915              		.loc 1 426 0
 916 0552 7B68     		ldr	r3, [r7, #4]
 917 0554 1B88     		ldrh	r3, [r3, #0]	@ movhi
 918 0556 9BB2     		uxth	r3, r3
 919 0558 43F40073 		orr	r3, r3, #512
 920 055c 9AB2     		uxth	r2, r3
 921 055e 7B68     		ldr	r3, [r7, #4]
 922 0560 1A80     		strh	r2, [r3, #0]	@ movhi
 923 0562 07E0     		b	.L53
 924              	.L56:
 427:../SPL/src/stm32f10x_i2c.c ****   }
 428:../SPL/src/stm32f10x_i2c.c ****   else
 429:../SPL/src/stm32f10x_i2c.c ****   {
 430:../SPL/src/stm32f10x_i2c.c ****     /* Disable the STOP condition generation */
 431:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_STOP_Reset;
 925              		.loc 1 431 0
 926 0564 7B68     		ldr	r3, [r7, #4]
 927 0566 1B88     		ldrh	r3, [r3, #0]	@ movhi
 928 0568 9BB2     		uxth	r3, r3
 929 056a 23F40073 		bic	r3, r3, #512
 930 056e 9AB2     		uxth	r2, r3
 931 0570 7B68     		ldr	r3, [r7, #4]
 932 0572 1A80     		strh	r2, [r3, #0]	@ movhi
 933              	.L53:
 432:../SPL/src/stm32f10x_i2c.c ****   }
 433:../SPL/src/stm32f10x_i2c.c **** }
 934              		.loc 1 433 0
 935 0574 07F10807 		add	r7, r7, #8
 936 0578 BD46     		mov	sp, r7
 937 057a 80BD     		pop	{r7, pc}
 938              	.L59:
 939              		.align	2
 940              	.L58:
 941 057c 00540040 		.word	1073763328
 942 0580 00580040 		.word	1073764352
 943 0584 00000000 		.word	.LC0
 944              		.cfi_endproc
 945              	.LFE36:
 947              		.align	2
 948              		.global	I2C_AcknowledgeConfig
 949              		.thumb
 950              		.thumb_func
 952              	I2C_AcknowledgeConfig:
 953              	.LFB37:
 434:../SPL/src/stm32f10x_i2c.c **** 
 435:../SPL/src/stm32f10x_i2c.c **** /**
 436:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C acknowledge feature.
 437:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 438:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C Acknowledgement.
 439:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 440:../SPL/src/stm32f10x_i2c.c ****   * @retval None.
 441:../SPL/src/stm32f10x_i2c.c ****   */
 442:../SPL/src/stm32f10x_i2c.c **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
 443:../SPL/src/stm32f10x_i2c.c **** {
 954              		.loc 1 443 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 8
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958 0588 80B5     		push	{r7, lr}
 959              	.LCFI24:
 960              		.cfi_def_cfa_offset 8
 961              		.cfi_offset 7, -8
 962              		.cfi_offset 14, -4
 963 058a 82B0     		sub	sp, sp, #8
 964              	.LCFI25:
 965              		.cfi_def_cfa_offset 16
 966 058c 00AF     		add	r7, sp, #0
 967              	.LCFI26:
 968              		.cfi_def_cfa_register 7
 969 058e 7860     		str	r0, [r7, #4]
 970 0590 0B46     		mov	r3, r1
 971 0592 FB70     		strb	r3, [r7, #3]
 444:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 445:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 972              		.loc 1 445 0
 973 0594 7A68     		ldr	r2, [r7, #4]
 974 0596 174B     		ldr	r3, .L65
 975 0598 9A42     		cmp	r2, r3
 976 059a 08D0     		beq	.L61
 977              		.loc 1 445 0 is_stmt 0 discriminator 1
 978 059c 7A68     		ldr	r2, [r7, #4]
 979 059e 164B     		ldr	r3, .L65+4
 980 05a0 9A42     		cmp	r2, r3
 981 05a2 04D0     		beq	.L61
 982              		.loc 1 445 0 discriminator 2
 983 05a4 1548     		ldr	r0, .L65+8
 984 05a6 40F2BD11 		movw	r1, #445
 985 05aa FFF7FEFF 		bl	assert_failed
 986              	.L61:
 446:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 987              		.loc 1 446 0 is_stmt 1
 988 05ae FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 989 05b0 002B     		cmp	r3, #0
 990 05b2 07D0     		beq	.L62
 991              		.loc 1 446 0 is_stmt 0 discriminator 1
 992 05b4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 993 05b6 012B     		cmp	r3, #1
 994 05b8 04D0     		beq	.L62
 995              		.loc 1 446 0 discriminator 2
 996 05ba 1048     		ldr	r0, .L65+8
 997 05bc 4FF4DF71 		mov	r1, #446
 998 05c0 FFF7FEFF 		bl	assert_failed
 999              	.L62:
 447:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1000              		.loc 1 447 0 is_stmt 1
 1001 05c4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1002 05c6 002B     		cmp	r3, #0
 1003 05c8 08D0     		beq	.L63
 448:../SPL/src/stm32f10x_i2c.c ****   {
 449:../SPL/src/stm32f10x_i2c.c ****     /* Enable the acknowledgement */
 450:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ACK_Set;
 1004              		.loc 1 450 0
 1005 05ca 7B68     		ldr	r3, [r7, #4]
 1006 05cc 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1007 05ce 9BB2     		uxth	r3, r3
 1008 05d0 43F48063 		orr	r3, r3, #1024
 1009 05d4 9AB2     		uxth	r2, r3
 1010 05d6 7B68     		ldr	r3, [r7, #4]
 1011 05d8 1A80     		strh	r2, [r3, #0]	@ movhi
 1012 05da 07E0     		b	.L60
 1013              	.L63:
 451:../SPL/src/stm32f10x_i2c.c ****   }
 452:../SPL/src/stm32f10x_i2c.c ****   else
 453:../SPL/src/stm32f10x_i2c.c ****   {
 454:../SPL/src/stm32f10x_i2c.c ****     /* Disable the acknowledgement */
 455:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ACK_Reset;
 1014              		.loc 1 455 0
 1015 05dc 7B68     		ldr	r3, [r7, #4]
 1016 05de 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1017 05e0 9BB2     		uxth	r3, r3
 1018 05e2 23F48063 		bic	r3, r3, #1024
 1019 05e6 9AB2     		uxth	r2, r3
 1020 05e8 7B68     		ldr	r3, [r7, #4]
 1021 05ea 1A80     		strh	r2, [r3, #0]	@ movhi
 1022              	.L60:
 456:../SPL/src/stm32f10x_i2c.c ****   }
 457:../SPL/src/stm32f10x_i2c.c **** }
 1023              		.loc 1 457 0
 1024 05ec 07F10807 		add	r7, r7, #8
 1025 05f0 BD46     		mov	sp, r7
 1026 05f2 80BD     		pop	{r7, pc}
 1027              	.L66:
 1028              		.align	2
 1029              	.L65:
 1030 05f4 00540040 		.word	1073763328
 1031 05f8 00580040 		.word	1073764352
 1032 05fc 00000000 		.word	.LC0
 1033              		.cfi_endproc
 1034              	.LFE37:
 1036              		.align	2
 1037              		.global	I2C_OwnAddress2Config
 1038              		.thumb
 1039              		.thumb_func
 1041              	I2C_OwnAddress2Config:
 1042              	.LFB38:
 458:../SPL/src/stm32f10x_i2c.c **** 
 459:../SPL/src/stm32f10x_i2c.c **** /**
 460:../SPL/src/stm32f10x_i2c.c ****   * @brief  Configures the specified I2C own address2.
 461:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 462:../SPL/src/stm32f10x_i2c.c ****   * @param  Address: specifies the 7bit I2C own address2.
 463:../SPL/src/stm32f10x_i2c.c ****   * @retval None.
 464:../SPL/src/stm32f10x_i2c.c ****   */
 465:../SPL/src/stm32f10x_i2c.c **** void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
 466:../SPL/src/stm32f10x_i2c.c **** {
 1043              		.loc 1 466 0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 16
 1046              		@ frame_needed = 1, uses_anonymous_args = 0
 1047 0600 80B5     		push	{r7, lr}
 1048              	.LCFI27:
 1049              		.cfi_def_cfa_offset 8
 1050              		.cfi_offset 7, -8
 1051              		.cfi_offset 14, -4
 1052 0602 84B0     		sub	sp, sp, #16
 1053              	.LCFI28:
 1054              		.cfi_def_cfa_offset 24
 1055 0604 00AF     		add	r7, sp, #0
 1056              	.LCFI29:
 1057              		.cfi_def_cfa_register 7
 1058 0606 7860     		str	r0, [r7, #4]
 1059 0608 0B46     		mov	r3, r1
 1060 060a FB70     		strb	r3, [r7, #3]
 467:../SPL/src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0;
 1061              		.loc 1 467 0
 1062 060c 4FF00003 		mov	r3, #0
 1063 0610 FB81     		strh	r3, [r7, #14]	@ movhi
 468:../SPL/src/stm32f10x_i2c.c **** 
 469:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 470:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1064              		.loc 1 470 0
 1065 0612 7A68     		ldr	r2, [r7, #4]
 1066 0614 114B     		ldr	r3, .L69
 1067 0616 9A42     		cmp	r2, r3
 1068 0618 08D0     		beq	.L68
 1069              		.loc 1 470 0 is_stmt 0 discriminator 1
 1070 061a 7A68     		ldr	r2, [r7, #4]
 1071 061c 104B     		ldr	r3, .L69+4
 1072 061e 9A42     		cmp	r2, r3
 1073 0620 04D0     		beq	.L68
 1074              		.loc 1 470 0 discriminator 2
 1075 0622 1048     		ldr	r0, .L69+8
 1076 0624 4FF4EB71 		mov	r1, #470
 1077 0628 FFF7FEFF 		bl	assert_failed
 1078              	.L68:
 471:../SPL/src/stm32f10x_i2c.c **** 
 472:../SPL/src/stm32f10x_i2c.c ****   /* Get the old register value */
 473:../SPL/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->OAR2;
 1079              		.loc 1 473 0 is_stmt 1
 1080 062c 7B68     		ldr	r3, [r7, #4]
 1081 062e 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1082 0630 FB81     		strh	r3, [r7, #14]	@ movhi
 474:../SPL/src/stm32f10x_i2c.c **** 
 475:../SPL/src/stm32f10x_i2c.c ****   /* Reset I2Cx Own address2 bit [7:1] */
 476:../SPL/src/stm32f10x_i2c.c ****   tmpreg &= OAR2_ADD2_Reset;
 1083              		.loc 1 476 0
 1084 0632 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1085 0634 23F0FE03 		bic	r3, r3, #254
 1086 0638 FB81     		strh	r3, [r7, #14]	@ movhi
 477:../SPL/src/stm32f10x_i2c.c **** 
 478:../SPL/src/stm32f10x_i2c.c ****   /* Set I2Cx Own address2 */
 479:../SPL/src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 1087              		.loc 1 479 0
 1088 063a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1089 063c 9BB2     		uxth	r3, r3
 1090 063e 03F0FE03 		and	r3, r3, #254
 1091 0642 9AB2     		uxth	r2, r3
 1092 0644 FB89     		ldrh	r3, [r7, #14]
 1093 0646 1343     		orrs	r3, r3, r2
 1094 0648 9BB2     		uxth	r3, r3
 1095 064a FB81     		strh	r3, [r7, #14]	@ movhi
 480:../SPL/src/stm32f10x_i2c.c **** 
 481:../SPL/src/stm32f10x_i2c.c ****   /* Store the new register value */
 482:../SPL/src/stm32f10x_i2c.c ****   I2Cx->OAR2 = tmpreg;
 1096              		.loc 1 482 0
 1097 064c 7B68     		ldr	r3, [r7, #4]
 1098 064e FA89     		ldrh	r2, [r7, #14]	@ movhi
 1099 0650 9A81     		strh	r2, [r3, #12]	@ movhi
 483:../SPL/src/stm32f10x_i2c.c **** }
 1100              		.loc 1 483 0
 1101 0652 07F11007 		add	r7, r7, #16
 1102 0656 BD46     		mov	sp, r7
 1103 0658 80BD     		pop	{r7, pc}
 1104              	.L70:
 1105 065a 00BF     		.align	2
 1106              	.L69:
 1107 065c 00540040 		.word	1073763328
 1108 0660 00580040 		.word	1073764352
 1109 0664 00000000 		.word	.LC0
 1110              		.cfi_endproc
 1111              	.LFE38:
 1113              		.align	2
 1114              		.global	I2C_DualAddressCmd
 1115              		.thumb
 1116              		.thumb_func
 1118              	I2C_DualAddressCmd:
 1119              	.LFB39:
 484:../SPL/src/stm32f10x_i2c.c **** 
 485:../SPL/src/stm32f10x_i2c.c **** /**
 486:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C dual addressing mode.
 487:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 488:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C dual addressing mode.
 489:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 490:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 491:../SPL/src/stm32f10x_i2c.c ****   */
 492:../SPL/src/stm32f10x_i2c.c **** void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 493:../SPL/src/stm32f10x_i2c.c **** {
 1120              		.loc 1 493 0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8
 1123              		@ frame_needed = 1, uses_anonymous_args = 0
 1124 0668 80B5     		push	{r7, lr}
 1125              	.LCFI30:
 1126              		.cfi_def_cfa_offset 8
 1127              		.cfi_offset 7, -8
 1128              		.cfi_offset 14, -4
 1129 066a 82B0     		sub	sp, sp, #8
 1130              	.LCFI31:
 1131              		.cfi_def_cfa_offset 16
 1132 066c 00AF     		add	r7, sp, #0
 1133              	.LCFI32:
 1134              		.cfi_def_cfa_register 7
 1135 066e 7860     		str	r0, [r7, #4]
 1136 0670 0B46     		mov	r3, r1
 1137 0672 FB70     		strb	r3, [r7, #3]
 494:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 495:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1138              		.loc 1 495 0
 1139 0674 7A68     		ldr	r2, [r7, #4]
 1140 0676 174B     		ldr	r3, .L76
 1141 0678 9A42     		cmp	r2, r3
 1142 067a 08D0     		beq	.L72
 1143              		.loc 1 495 0 is_stmt 0 discriminator 1
 1144 067c 7A68     		ldr	r2, [r7, #4]
 1145 067e 164B     		ldr	r3, .L76+4
 1146 0680 9A42     		cmp	r2, r3
 1147 0682 04D0     		beq	.L72
 1148              		.loc 1 495 0 discriminator 2
 1149 0684 1548     		ldr	r0, .L76+8
 1150 0686 40F2EF11 		movw	r1, #495
 1151 068a FFF7FEFF 		bl	assert_failed
 1152              	.L72:
 496:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1153              		.loc 1 496 0 is_stmt 1
 1154 068e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1155 0690 002B     		cmp	r3, #0
 1156 0692 07D0     		beq	.L73
 1157              		.loc 1 496 0 is_stmt 0 discriminator 1
 1158 0694 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1159 0696 012B     		cmp	r3, #1
 1160 0698 04D0     		beq	.L73
 1161              		.loc 1 496 0 discriminator 2
 1162 069a 1048     		ldr	r0, .L76+8
 1163 069c 4FF4F871 		mov	r1, #496
 1164 06a0 FFF7FEFF 		bl	assert_failed
 1165              	.L73:
 497:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1166              		.loc 1 497 0 is_stmt 1
 1167 06a4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1168 06a6 002B     		cmp	r3, #0
 1169 06a8 08D0     		beq	.L74
 498:../SPL/src/stm32f10x_i2c.c ****   {
 499:../SPL/src/stm32f10x_i2c.c ****     /* Enable dual addressing mode */
 500:../SPL/src/stm32f10x_i2c.c ****     I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 1170              		.loc 1 500 0
 1171 06aa 7B68     		ldr	r3, [r7, #4]
 1172 06ac 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1173 06ae 9BB2     		uxth	r3, r3
 1174 06b0 43F00103 		orr	r3, r3, #1
 1175 06b4 9AB2     		uxth	r2, r3
 1176 06b6 7B68     		ldr	r3, [r7, #4]
 1177 06b8 9A81     		strh	r2, [r3, #12]	@ movhi
 1178 06ba 07E0     		b	.L71
 1179              	.L74:
 501:../SPL/src/stm32f10x_i2c.c ****   }
 502:../SPL/src/stm32f10x_i2c.c ****   else
 503:../SPL/src/stm32f10x_i2c.c ****   {
 504:../SPL/src/stm32f10x_i2c.c ****     /* Disable dual addressing mode */
 505:../SPL/src/stm32f10x_i2c.c ****     I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 1180              		.loc 1 505 0
 1181 06bc 7B68     		ldr	r3, [r7, #4]
 1182 06be 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1183 06c0 9BB2     		uxth	r3, r3
 1184 06c2 23F00103 		bic	r3, r3, #1
 1185 06c6 9AB2     		uxth	r2, r3
 1186 06c8 7B68     		ldr	r3, [r7, #4]
 1187 06ca 9A81     		strh	r2, [r3, #12]	@ movhi
 1188              	.L71:
 506:../SPL/src/stm32f10x_i2c.c ****   }
 507:../SPL/src/stm32f10x_i2c.c **** }
 1189              		.loc 1 507 0
 1190 06cc 07F10807 		add	r7, r7, #8
 1191 06d0 BD46     		mov	sp, r7
 1192 06d2 80BD     		pop	{r7, pc}
 1193              	.L77:
 1194              		.align	2
 1195              	.L76:
 1196 06d4 00540040 		.word	1073763328
 1197 06d8 00580040 		.word	1073764352
 1198 06dc 00000000 		.word	.LC0
 1199              		.cfi_endproc
 1200              	.LFE39:
 1202              		.align	2
 1203              		.global	I2C_GeneralCallCmd
 1204              		.thumb
 1205              		.thumb_func
 1207              	I2C_GeneralCallCmd:
 1208              	.LFB40:
 508:../SPL/src/stm32f10x_i2c.c **** 
 509:../SPL/src/stm32f10x_i2c.c **** /**
 510:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C general call feature.
 511:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 512:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C General call.
 513:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 514:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 515:../SPL/src/stm32f10x_i2c.c ****   */
 516:../SPL/src/stm32f10x_i2c.c **** void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 517:../SPL/src/stm32f10x_i2c.c **** {
 1209              		.loc 1 517 0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 8
 1212              		@ frame_needed = 1, uses_anonymous_args = 0
 1213 06e0 80B5     		push	{r7, lr}
 1214              	.LCFI33:
 1215              		.cfi_def_cfa_offset 8
 1216              		.cfi_offset 7, -8
 1217              		.cfi_offset 14, -4
 1218 06e2 82B0     		sub	sp, sp, #8
 1219              	.LCFI34:
 1220              		.cfi_def_cfa_offset 16
 1221 06e4 00AF     		add	r7, sp, #0
 1222              	.LCFI35:
 1223              		.cfi_def_cfa_register 7
 1224 06e6 7860     		str	r0, [r7, #4]
 1225 06e8 0B46     		mov	r3, r1
 1226 06ea FB70     		strb	r3, [r7, #3]
 518:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 519:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1227              		.loc 1 519 0
 1228 06ec 7A68     		ldr	r2, [r7, #4]
 1229 06ee 174B     		ldr	r3, .L83
 1230 06f0 9A42     		cmp	r2, r3
 1231 06f2 08D0     		beq	.L79
 1232              		.loc 1 519 0 is_stmt 0 discriminator 1
 1233 06f4 7A68     		ldr	r2, [r7, #4]
 1234 06f6 164B     		ldr	r3, .L83+4
 1235 06f8 9A42     		cmp	r2, r3
 1236 06fa 04D0     		beq	.L79
 1237              		.loc 1 519 0 discriminator 2
 1238 06fc 1548     		ldr	r0, .L83+8
 1239 06fe 40F20721 		movw	r1, #519
 1240 0702 FFF7FEFF 		bl	assert_failed
 1241              	.L79:
 520:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1242              		.loc 1 520 0 is_stmt 1
 1243 0706 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1244 0708 002B     		cmp	r3, #0
 1245 070a 07D0     		beq	.L80
 1246              		.loc 1 520 0 is_stmt 0 discriminator 1
 1247 070c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1248 070e 012B     		cmp	r3, #1
 1249 0710 04D0     		beq	.L80
 1250              		.loc 1 520 0 discriminator 2
 1251 0712 1048     		ldr	r0, .L83+8
 1252 0714 4FF40271 		mov	r1, #520
 1253 0718 FFF7FEFF 		bl	assert_failed
 1254              	.L80:
 521:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1255              		.loc 1 521 0 is_stmt 1
 1256 071c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1257 071e 002B     		cmp	r3, #0
 1258 0720 08D0     		beq	.L81
 522:../SPL/src/stm32f10x_i2c.c ****   {
 523:../SPL/src/stm32f10x_i2c.c ****     /* Enable generall call */
 524:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENGC_Set;
 1259              		.loc 1 524 0
 1260 0722 7B68     		ldr	r3, [r7, #4]
 1261 0724 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1262 0726 9BB2     		uxth	r3, r3
 1263 0728 43F04003 		orr	r3, r3, #64
 1264 072c 9AB2     		uxth	r2, r3
 1265 072e 7B68     		ldr	r3, [r7, #4]
 1266 0730 1A80     		strh	r2, [r3, #0]	@ movhi
 1267 0732 07E0     		b	.L78
 1268              	.L81:
 525:../SPL/src/stm32f10x_i2c.c ****   }
 526:../SPL/src/stm32f10x_i2c.c ****   else
 527:../SPL/src/stm32f10x_i2c.c ****   {
 528:../SPL/src/stm32f10x_i2c.c ****     /* Disable generall call */
 529:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENGC_Reset;
 1269              		.loc 1 529 0
 1270 0734 7B68     		ldr	r3, [r7, #4]
 1271 0736 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1272 0738 9BB2     		uxth	r3, r3
 1273 073a 23F04003 		bic	r3, r3, #64
 1274 073e 9AB2     		uxth	r2, r3
 1275 0740 7B68     		ldr	r3, [r7, #4]
 1276 0742 1A80     		strh	r2, [r3, #0]	@ movhi
 1277              	.L78:
 530:../SPL/src/stm32f10x_i2c.c ****   }
 531:../SPL/src/stm32f10x_i2c.c **** }
 1278              		.loc 1 531 0
 1279 0744 07F10807 		add	r7, r7, #8
 1280 0748 BD46     		mov	sp, r7
 1281 074a 80BD     		pop	{r7, pc}
 1282              	.L84:
 1283              		.align	2
 1284              	.L83:
 1285 074c 00540040 		.word	1073763328
 1286 0750 00580040 		.word	1073764352
 1287 0754 00000000 		.word	.LC0
 1288              		.cfi_endproc
 1289              	.LFE40:
 1291              		.align	2
 1292              		.global	I2C_ITConfig
 1293              		.thumb
 1294              		.thumb_func
 1296              	I2C_ITConfig:
 1297              	.LFB41:
 532:../SPL/src/stm32f10x_i2c.c **** 
 533:../SPL/src/stm32f10x_i2c.c **** /**
 534:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C interrupts.
 535:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 536:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. 
 537:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
 538:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BUF: Buffer interrupt mask
 539:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_EVT: Event interrupt mask
 540:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ERR: Error interrupt mask
 541:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the specified I2C interrupts.
 542:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 543:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 544:../SPL/src/stm32f10x_i2c.c ****   */
 545:../SPL/src/stm32f10x_i2c.c **** void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
 546:../SPL/src/stm32f10x_i2c.c **** {
 1298              		.loc 1 546 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 8
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302 0758 80B5     		push	{r7, lr}
 1303              	.LCFI36:
 1304              		.cfi_def_cfa_offset 8
 1305              		.cfi_offset 7, -8
 1306              		.cfi_offset 14, -4
 1307 075a 82B0     		sub	sp, sp, #8
 1308              	.LCFI37:
 1309              		.cfi_def_cfa_offset 16
 1310 075c 00AF     		add	r7, sp, #0
 1311              	.LCFI38:
 1312              		.cfi_def_cfa_register 7
 1313 075e 7860     		str	r0, [r7, #4]
 1314 0760 1346     		mov	r3, r2
 1315 0762 0A46     		mov	r2, r1	@ movhi
 1316 0764 7A80     		strh	r2, [r7, #2]	@ movhi
 1317 0766 7B70     		strb	r3, [r7, #1]
 547:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 548:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1318              		.loc 1 548 0
 1319 0768 7A68     		ldr	r2, [r7, #4]
 1320 076a 204B     		ldr	r3, .L92
 1321 076c 9A42     		cmp	r2, r3
 1322 076e 08D0     		beq	.L86
 1323              		.loc 1 548 0 is_stmt 0 discriminator 1
 1324 0770 7A68     		ldr	r2, [r7, #4]
 1325 0772 1F4B     		ldr	r3, .L92+4
 1326 0774 9A42     		cmp	r2, r3
 1327 0776 04D0     		beq	.L86
 1328              		.loc 1 548 0 discriminator 2
 1329 0778 1E48     		ldr	r0, .L92+8
 1330 077a 4FF40971 		mov	r1, #548
 1331 077e FFF7FEFF 		bl	assert_failed
 1332              	.L86:
 549:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1333              		.loc 1 549 0 is_stmt 1
 1334 0782 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1335 0784 002B     		cmp	r3, #0
 1336 0786 07D0     		beq	.L87
 1337              		.loc 1 549 0 is_stmt 0 discriminator 1
 1338 0788 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1339 078a 012B     		cmp	r3, #1
 1340 078c 04D0     		beq	.L87
 1341              		.loc 1 549 0 discriminator 2
 1342 078e 1948     		ldr	r0, .L92+8
 1343 0790 40F22521 		movw	r1, #549
 1344 0794 FFF7FEFF 		bl	assert_failed
 1345              	.L87:
 550:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CONFIG_IT(I2C_IT));
 1346              		.loc 1 550 0 is_stmt 1
 1347 0798 7A88     		ldrh	r2, [r7, #2]
 1348 079a 4FF6FF03 		movw	r3, #63743
 1349 079e 1340     		ands	r3, r3, r2
 1350 07a0 002B     		cmp	r3, #0
 1351 07a2 02D1     		bne	.L88
 1352              		.loc 1 550 0 is_stmt 0 discriminator 2
 1353 07a4 7B88     		ldrh	r3, [r7, #2]
 1354 07a6 002B     		cmp	r3, #0
 1355 07a8 04D1     		bne	.L89
 1356              	.L88:
 1357              		.loc 1 550 0 discriminator 1
 1358 07aa 1248     		ldr	r0, .L92+8
 1359 07ac 40F22621 		movw	r1, #550
 1360 07b0 FFF7FEFF 		bl	assert_failed
 1361              	.L89:
 551:../SPL/src/stm32f10x_i2c.c ****   
 552:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1362              		.loc 1 552 0 is_stmt 1
 1363 07b4 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1364 07b6 002B     		cmp	r3, #0
 1365 07b8 08D0     		beq	.L90
 553:../SPL/src/stm32f10x_i2c.c ****   {
 554:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C interrupts */
 555:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= I2C_IT;
 1366              		.loc 1 555 0
 1367 07ba 7B68     		ldr	r3, [r7, #4]
 1368 07bc 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1369 07be 9AB2     		uxth	r2, r3
 1370 07c0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1371 07c2 1343     		orrs	r3, r3, r2
 1372 07c4 9AB2     		uxth	r2, r3
 1373 07c6 7B68     		ldr	r3, [r7, #4]
 1374 07c8 9A80     		strh	r2, [r3, #4]	@ movhi
 1375 07ca 0AE0     		b	.L85
 1376              	.L90:
 556:../SPL/src/stm32f10x_i2c.c ****   }
 557:../SPL/src/stm32f10x_i2c.c ****   else
 558:../SPL/src/stm32f10x_i2c.c ****   {
 559:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C interrupts */
 560:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= (uint16_t)~I2C_IT;
 1377              		.loc 1 560 0
 1378 07cc 7B68     		ldr	r3, [r7, #4]
 1379 07ce 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1380 07d0 9AB2     		uxth	r2, r3
 1381 07d2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1382 07d4 6FEA0303 		mvn	r3, r3
 1383 07d8 9BB2     		uxth	r3, r3
 1384 07da 1340     		ands	r3, r3, r2
 1385 07dc 9AB2     		uxth	r2, r3
 1386 07de 7B68     		ldr	r3, [r7, #4]
 1387 07e0 9A80     		strh	r2, [r3, #4]	@ movhi
 1388              	.L85:
 561:../SPL/src/stm32f10x_i2c.c ****   }
 562:../SPL/src/stm32f10x_i2c.c **** }
 1389              		.loc 1 562 0
 1390 07e2 07F10807 		add	r7, r7, #8
 1391 07e6 BD46     		mov	sp, r7
 1392 07e8 80BD     		pop	{r7, pc}
 1393              	.L93:
 1394 07ea 00BF     		.align	2
 1395              	.L92:
 1396 07ec 00540040 		.word	1073763328
 1397 07f0 00580040 		.word	1073764352
 1398 07f4 00000000 		.word	.LC0
 1399              		.cfi_endproc
 1400              	.LFE41:
 1402              		.align	2
 1403              		.global	I2C_SendData
 1404              		.thumb
 1405              		.thumb_func
 1407              	I2C_SendData:
 1408              	.LFB42:
 563:../SPL/src/stm32f10x_i2c.c **** 
 564:../SPL/src/stm32f10x_i2c.c **** /**
 565:../SPL/src/stm32f10x_i2c.c ****   * @brief  Sends a data byte through the I2Cx peripheral.
 566:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 567:../SPL/src/stm32f10x_i2c.c ****   * @param  Data: Byte to be transmitted..
 568:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 569:../SPL/src/stm32f10x_i2c.c ****   */
 570:../SPL/src/stm32f10x_i2c.c **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
 571:../SPL/src/stm32f10x_i2c.c **** {
 1409              		.loc 1 571 0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 8
 1412              		@ frame_needed = 1, uses_anonymous_args = 0
 1413 07f8 80B5     		push	{r7, lr}
 1414              	.LCFI39:
 1415              		.cfi_def_cfa_offset 8
 1416              		.cfi_offset 7, -8
 1417              		.cfi_offset 14, -4
 1418 07fa 82B0     		sub	sp, sp, #8
 1419              	.LCFI40:
 1420              		.cfi_def_cfa_offset 16
 1421 07fc 00AF     		add	r7, sp, #0
 1422              	.LCFI41:
 1423              		.cfi_def_cfa_register 7
 1424 07fe 7860     		str	r0, [r7, #4]
 1425 0800 0B46     		mov	r3, r1
 1426 0802 FB70     		strb	r3, [r7, #3]
 572:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 573:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1427              		.loc 1 573 0
 1428 0804 7A68     		ldr	r2, [r7, #4]
 1429 0806 0A4B     		ldr	r3, .L96
 1430 0808 9A42     		cmp	r2, r3
 1431 080a 08D0     		beq	.L95
 1432              		.loc 1 573 0 is_stmt 0 discriminator 1
 1433 080c 7A68     		ldr	r2, [r7, #4]
 1434 080e 094B     		ldr	r3, .L96+4
 1435 0810 9A42     		cmp	r2, r3
 1436 0812 04D0     		beq	.L95
 1437              		.loc 1 573 0 discriminator 2
 1438 0814 0848     		ldr	r0, .L96+8
 1439 0816 40F23D21 		movw	r1, #573
 1440 081a FFF7FEFF 		bl	assert_failed
 1441              	.L95:
 574:../SPL/src/stm32f10x_i2c.c ****   /* Write in the DR register the data to be sent */
 575:../SPL/src/stm32f10x_i2c.c ****   I2Cx->DR = Data;
 1442              		.loc 1 575 0 is_stmt 1
 1443 081e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1444 0820 9AB2     		uxth	r2, r3
 1445 0822 7B68     		ldr	r3, [r7, #4]
 1446 0824 1A82     		strh	r2, [r3, #16]	@ movhi
 576:../SPL/src/stm32f10x_i2c.c **** }
 1447              		.loc 1 576 0
 1448 0826 07F10807 		add	r7, r7, #8
 1449 082a BD46     		mov	sp, r7
 1450 082c 80BD     		pop	{r7, pc}
 1451              	.L97:
 1452 082e 00BF     		.align	2
 1453              	.L96:
 1454 0830 00540040 		.word	1073763328
 1455 0834 00580040 		.word	1073764352
 1456 0838 00000000 		.word	.LC0
 1457              		.cfi_endproc
 1458              	.LFE42:
 1460              		.align	2
 1461              		.global	I2C_ReceiveData
 1462              		.thumb
 1463              		.thumb_func
 1465              	I2C_ReceiveData:
 1466              	.LFB43:
 577:../SPL/src/stm32f10x_i2c.c **** 
 578:../SPL/src/stm32f10x_i2c.c **** /**
 579:../SPL/src/stm32f10x_i2c.c ****   * @brief  Returns the most recent received data by the I2Cx peripheral.
 580:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 581:../SPL/src/stm32f10x_i2c.c ****   * @retval The value of the received data.
 582:../SPL/src/stm32f10x_i2c.c ****   */
 583:../SPL/src/stm32f10x_i2c.c **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
 584:../SPL/src/stm32f10x_i2c.c **** {
 1467              		.loc 1 584 0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 8
 1470              		@ frame_needed = 1, uses_anonymous_args = 0
 1471 083c 80B5     		push	{r7, lr}
 1472              	.LCFI42:
 1473              		.cfi_def_cfa_offset 8
 1474              		.cfi_offset 7, -8
 1475              		.cfi_offset 14, -4
 1476 083e 82B0     		sub	sp, sp, #8
 1477              	.LCFI43:
 1478              		.cfi_def_cfa_offset 16
 1479 0840 00AF     		add	r7, sp, #0
 1480              	.LCFI44:
 1481              		.cfi_def_cfa_register 7
 1482 0842 7860     		str	r0, [r7, #4]
 585:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 586:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1483              		.loc 1 586 0
 1484 0844 7A68     		ldr	r2, [r7, #4]
 1485 0846 0A4B     		ldr	r3, .L101
 1486 0848 9A42     		cmp	r2, r3
 1487 084a 08D0     		beq	.L99
 1488              		.loc 1 586 0 is_stmt 0 discriminator 1
 1489 084c 7A68     		ldr	r2, [r7, #4]
 1490 084e 094B     		ldr	r3, .L101+4
 1491 0850 9A42     		cmp	r2, r3
 1492 0852 04D0     		beq	.L99
 1493              		.loc 1 586 0 discriminator 2
 1494 0854 0848     		ldr	r0, .L101+8
 1495 0856 40F24A21 		movw	r1, #586
 1496 085a FFF7FEFF 		bl	assert_failed
 1497              	.L99:
 587:../SPL/src/stm32f10x_i2c.c ****   /* Return the data in the DR register */
 588:../SPL/src/stm32f10x_i2c.c ****   return (uint8_t)I2Cx->DR;
 1498              		.loc 1 588 0 is_stmt 1
 1499 085e 7B68     		ldr	r3, [r7, #4]
 1500 0860 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1501 0862 9BB2     		uxth	r3, r3
 1502 0864 DBB2     		uxtb	r3, r3
 589:../SPL/src/stm32f10x_i2c.c **** }
 1503              		.loc 1 589 0
 1504 0866 1846     		mov	r0, r3
 1505 0868 07F10807 		add	r7, r7, #8
 1506 086c BD46     		mov	sp, r7
 1507 086e 80BD     		pop	{r7, pc}
 1508              	.L102:
 1509              		.align	2
 1510              	.L101:
 1511 0870 00540040 		.word	1073763328
 1512 0874 00580040 		.word	1073764352
 1513 0878 00000000 		.word	.LC0
 1514              		.cfi_endproc
 1515              	.LFE43:
 1517              		.align	2
 1518              		.global	I2C_Send7bitAddress
 1519              		.thumb
 1520              		.thumb_func
 1522              	I2C_Send7bitAddress:
 1523              	.LFB44:
 590:../SPL/src/stm32f10x_i2c.c **** 
 591:../SPL/src/stm32f10x_i2c.c **** /**
 592:../SPL/src/stm32f10x_i2c.c ****   * @brief  Transmits the address byte to select the slave device.
 593:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 594:../SPL/src/stm32f10x_i2c.c ****   * @param  Address: specifies the slave address which will be transmitted
 595:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_Direction: specifies whether the I2C device will be a
 596:../SPL/src/stm32f10x_i2c.c ****   *   Transmitter or a Receiver. This parameter can be one of the following values
 597:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Transmitter: Transmitter mode
 598:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Receiver: Receiver mode
 599:../SPL/src/stm32f10x_i2c.c ****   * @retval None.
 600:../SPL/src/stm32f10x_i2c.c ****   */
 601:../SPL/src/stm32f10x_i2c.c **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
 602:../SPL/src/stm32f10x_i2c.c **** {
 1524              		.loc 1 602 0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 8
 1527              		@ frame_needed = 1, uses_anonymous_args = 0
 1528 087c 80B5     		push	{r7, lr}
 1529              	.LCFI45:
 1530              		.cfi_def_cfa_offset 8
 1531              		.cfi_offset 7, -8
 1532              		.cfi_offset 14, -4
 1533 087e 82B0     		sub	sp, sp, #8
 1534              	.LCFI46:
 1535              		.cfi_def_cfa_offset 16
 1536 0880 00AF     		add	r7, sp, #0
 1537              	.LCFI47:
 1538              		.cfi_def_cfa_register 7
 1539 0882 7860     		str	r0, [r7, #4]
 1540 0884 1346     		mov	r3, r2
 1541 0886 0A46     		mov	r2, r1
 1542 0888 FA70     		strb	r2, [r7, #3]
 1543 088a BB70     		strb	r3, [r7, #2]
 603:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 604:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1544              		.loc 1 604 0
 1545 088c 7A68     		ldr	r2, [r7, #4]
 1546 088e 154B     		ldr	r3, .L108
 1547 0890 9A42     		cmp	r2, r3
 1548 0892 08D0     		beq	.L104
 1549              		.loc 1 604 0 is_stmt 0 discriminator 1
 1550 0894 7A68     		ldr	r2, [r7, #4]
 1551 0896 144B     		ldr	r3, .L108+4
 1552 0898 9A42     		cmp	r2, r3
 1553 089a 04D0     		beq	.L104
 1554              		.loc 1 604 0 discriminator 2
 1555 089c 1348     		ldr	r0, .L108+8
 1556 089e 4FF41771 		mov	r1, #604
 1557 08a2 FFF7FEFF 		bl	assert_failed
 1558              	.L104:
 605:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DIRECTION(I2C_Direction));
 1559              		.loc 1 605 0 is_stmt 1
 1560 08a6 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1561 08a8 002B     		cmp	r3, #0
 1562 08aa 07D0     		beq	.L105
 1563              		.loc 1 605 0 is_stmt 0 discriminator 1
 1564 08ac BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1565 08ae 012B     		cmp	r3, #1
 1566 08b0 04D0     		beq	.L105
 1567              		.loc 1 605 0 discriminator 2
 1568 08b2 0E48     		ldr	r0, .L108+8
 1569 08b4 40F25D21 		movw	r1, #605
 1570 08b8 FFF7FEFF 		bl	assert_failed
 1571              	.L105:
 606:../SPL/src/stm32f10x_i2c.c ****   /* Test on the direction to set/reset the read/write bit */
 607:../SPL/src/stm32f10x_i2c.c ****   if (I2C_Direction != I2C_Direction_Transmitter)
 1572              		.loc 1 607 0 is_stmt 1
 1573 08bc BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1574 08be 002B     		cmp	r3, #0
 1575 08c0 04D0     		beq	.L106
 608:../SPL/src/stm32f10x_i2c.c ****   {
 609:../SPL/src/stm32f10x_i2c.c ****     /* Set the address bit0 for read */
 610:../SPL/src/stm32f10x_i2c.c ****     Address |= OAR1_ADD0_Set;
 1576              		.loc 1 610 0
 1577 08c2 FB78     		ldrb	r3, [r7, #3]
 1578 08c4 43F00103 		orr	r3, r3, #1
 1579 08c8 FB70     		strb	r3, [r7, #3]
 1580 08ca 03E0     		b	.L107
 1581              	.L106:
 611:../SPL/src/stm32f10x_i2c.c ****   }
 612:../SPL/src/stm32f10x_i2c.c ****   else
 613:../SPL/src/stm32f10x_i2c.c ****   {
 614:../SPL/src/stm32f10x_i2c.c ****     /* Reset the address bit0 for write */
 615:../SPL/src/stm32f10x_i2c.c ****     Address &= OAR1_ADD0_Reset;
 1582              		.loc 1 615 0
 1583 08cc FB78     		ldrb	r3, [r7, #3]
 1584 08ce 23F00103 		bic	r3, r3, #1
 1585 08d2 FB70     		strb	r3, [r7, #3]
 1586              	.L107:
 616:../SPL/src/stm32f10x_i2c.c ****   }
 617:../SPL/src/stm32f10x_i2c.c ****   /* Send the address */
 618:../SPL/src/stm32f10x_i2c.c ****   I2Cx->DR = Address;
 1587              		.loc 1 618 0
 1588 08d4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1589 08d6 9AB2     		uxth	r2, r3
 1590 08d8 7B68     		ldr	r3, [r7, #4]
 1591 08da 1A82     		strh	r2, [r3, #16]	@ movhi
 619:../SPL/src/stm32f10x_i2c.c **** }
 1592              		.loc 1 619 0
 1593 08dc 07F10807 		add	r7, r7, #8
 1594 08e0 BD46     		mov	sp, r7
 1595 08e2 80BD     		pop	{r7, pc}
 1596              	.L109:
 1597              		.align	2
 1598              	.L108:
 1599 08e4 00540040 		.word	1073763328
 1600 08e8 00580040 		.word	1073764352
 1601 08ec 00000000 		.word	.LC0
 1602              		.cfi_endproc
 1603              	.LFE44:
 1605              		.align	2
 1606              		.global	I2C_ReadRegister
 1607              		.thumb
 1608              		.thumb_func
 1610              	I2C_ReadRegister:
 1611              	.LFB45:
 620:../SPL/src/stm32f10x_i2c.c **** 
 621:../SPL/src/stm32f10x_i2c.c **** /**
 622:../SPL/src/stm32f10x_i2c.c ****   * @brief  Reads the specified I2C register and returns its value.
 623:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_Register: specifies the register to read.
 624:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 625:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR1:  CR1 register.
 626:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR2:   CR2 register.
 627:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR1:  OAR1 register.
 628:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR2:  OAR2 register.
 629:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_DR:    DR register.
 630:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR1:   SR1 register.
 631:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR2:   SR2 register.
 632:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CCR:   CCR register.
 633:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_TRISE: TRISE register.
 634:../SPL/src/stm32f10x_i2c.c ****   * @retval The value of the read register.
 635:../SPL/src/stm32f10x_i2c.c ****   */
 636:../SPL/src/stm32f10x_i2c.c **** uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
 637:../SPL/src/stm32f10x_i2c.c **** {
 1612              		.loc 1 637 0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 16
 1615              		@ frame_needed = 1, uses_anonymous_args = 0
 1616 08f0 80B5     		push	{r7, lr}
 1617              	.LCFI48:
 1618              		.cfi_def_cfa_offset 8
 1619              		.cfi_offset 7, -8
 1620              		.cfi_offset 14, -4
 1621 08f2 84B0     		sub	sp, sp, #16
 1622              	.LCFI49:
 1623              		.cfi_def_cfa_offset 24
 1624 08f4 00AF     		add	r7, sp, #0
 1625              	.LCFI50:
 1626              		.cfi_def_cfa_register 7
 1627 08f6 7860     		str	r0, [r7, #4]
 1628 08f8 0B46     		mov	r3, r1
 1629 08fa FB70     		strb	r3, [r7, #3]
 638:../SPL/src/stm32f10x_i2c.c ****   __IO uint32_t tmp = 0;
 1630              		.loc 1 638 0
 1631 08fc 4FF00003 		mov	r3, #0
 1632 0900 FB60     		str	r3, [r7, #12]
 639:../SPL/src/stm32f10x_i2c.c **** 
 640:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 641:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1633              		.loc 1 641 0
 1634 0902 7A68     		ldr	r2, [r7, #4]
 1635 0904 1C4B     		ldr	r3, .L114
 1636 0906 9A42     		cmp	r2, r3
 1637 0908 08D0     		beq	.L111
 1638              		.loc 1 641 0 is_stmt 0 discriminator 1
 1639 090a 7A68     		ldr	r2, [r7, #4]
 1640 090c 1B4B     		ldr	r3, .L114+4
 1641 090e 9A42     		cmp	r2, r3
 1642 0910 04D0     		beq	.L111
 1643              		.loc 1 641 0 discriminator 2
 1644 0912 1B48     		ldr	r0, .L114+8
 1645 0914 40F28121 		movw	r1, #641
 1646 0918 FFF7FEFF 		bl	assert_failed
 1647              	.L111:
 642:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_REGISTER(I2C_Register));
 1648              		.loc 1 642 0 is_stmt 1
 1649 091c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1650 091e 002B     		cmp	r3, #0
 1651 0920 1CD0     		beq	.L112
 1652              		.loc 1 642 0 is_stmt 0 discriminator 1
 1653 0922 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1654 0924 042B     		cmp	r3, #4
 1655 0926 19D0     		beq	.L112
 1656              		.loc 1 642 0 discriminator 2
 1657 0928 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1658 092a 082B     		cmp	r3, #8
 1659 092c 16D0     		beq	.L112
 1660              		.loc 1 642 0 discriminator 3
 1661 092e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1662 0930 0C2B     		cmp	r3, #12
 1663 0932 13D0     		beq	.L112
 1664              		.loc 1 642 0 discriminator 4
 1665 0934 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1666 0936 102B     		cmp	r3, #16
 1667 0938 10D0     		beq	.L112
 1668              		.loc 1 642 0 discriminator 5
 1669 093a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1670 093c 142B     		cmp	r3, #20
 1671 093e 0DD0     		beq	.L112
 1672              		.loc 1 642 0 discriminator 6
 1673 0940 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1674 0942 182B     		cmp	r3, #24
 1675 0944 0AD0     		beq	.L112
 1676              		.loc 1 642 0 discriminator 7
 1677 0946 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1678 0948 1C2B     		cmp	r3, #28
 1679 094a 07D0     		beq	.L112
 1680              		.loc 1 642 0 discriminator 8
 1681 094c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1682 094e 202B     		cmp	r3, #32
 1683 0950 04D0     		beq	.L112
 1684              		.loc 1 642 0 discriminator 9
 1685 0952 0B48     		ldr	r0, .L114+8
 1686 0954 40F28221 		movw	r1, #642
 1687 0958 FFF7FEFF 		bl	assert_failed
 1688              	.L112:
 643:../SPL/src/stm32f10x_i2c.c **** 
 644:../SPL/src/stm32f10x_i2c.c ****   tmp = (uint32_t) I2Cx;
 1689              		.loc 1 644 0 is_stmt 1
 1690 095c 7B68     		ldr	r3, [r7, #4]
 1691 095e FB60     		str	r3, [r7, #12]
 645:../SPL/src/stm32f10x_i2c.c ****   tmp += I2C_Register;
 1692              		.loc 1 645 0
 1693 0960 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1694 0962 FB68     		ldr	r3, [r7, #12]
 1695 0964 D318     		adds	r3, r2, r3
 1696 0966 FB60     		str	r3, [r7, #12]
 646:../SPL/src/stm32f10x_i2c.c **** 
 647:../SPL/src/stm32f10x_i2c.c ****   /* Return the selected register value */
 648:../SPL/src/stm32f10x_i2c.c ****   return (*(__IO uint16_t *) tmp);
 1697              		.loc 1 648 0
 1698 0968 FB68     		ldr	r3, [r7, #12]
 1699 096a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1700 096c 9BB2     		uxth	r3, r3
 649:../SPL/src/stm32f10x_i2c.c **** }
 1701              		.loc 1 649 0
 1702 096e 1846     		mov	r0, r3
 1703 0970 07F11007 		add	r7, r7, #16
 1704 0974 BD46     		mov	sp, r7
 1705 0976 80BD     		pop	{r7, pc}
 1706              	.L115:
 1707              		.align	2
 1708              	.L114:
 1709 0978 00540040 		.word	1073763328
 1710 097c 00580040 		.word	1073764352
 1711 0980 00000000 		.word	.LC0
 1712              		.cfi_endproc
 1713              	.LFE45:
 1715              		.align	2
 1716              		.global	I2C_SoftwareResetCmd
 1717              		.thumb
 1718              		.thumb_func
 1720              	I2C_SoftwareResetCmd:
 1721              	.LFB46:
 650:../SPL/src/stm32f10x_i2c.c **** 
 651:../SPL/src/stm32f10x_i2c.c **** /**
 652:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C software reset.
 653:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 654:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C software reset.
 655:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 656:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 657:../SPL/src/stm32f10x_i2c.c ****   */
 658:../SPL/src/stm32f10x_i2c.c **** void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 659:../SPL/src/stm32f10x_i2c.c **** {
 1722              		.loc 1 659 0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 8
 1725              		@ frame_needed = 1, uses_anonymous_args = 0
 1726 0984 80B5     		push	{r7, lr}
 1727              	.LCFI51:
 1728              		.cfi_def_cfa_offset 8
 1729              		.cfi_offset 7, -8
 1730              		.cfi_offset 14, -4
 1731 0986 82B0     		sub	sp, sp, #8
 1732              	.LCFI52:
 1733              		.cfi_def_cfa_offset 16
 1734 0988 00AF     		add	r7, sp, #0
 1735              	.LCFI53:
 1736              		.cfi_def_cfa_register 7
 1737 098a 7860     		str	r0, [r7, #4]
 1738 098c 0B46     		mov	r3, r1
 1739 098e FB70     		strb	r3, [r7, #3]
 660:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 661:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1740              		.loc 1 661 0
 1741 0990 7A68     		ldr	r2, [r7, #4]
 1742 0992 194B     		ldr	r3, .L121
 1743 0994 9A42     		cmp	r2, r3
 1744 0996 08D0     		beq	.L117
 1745              		.loc 1 661 0 is_stmt 0 discriminator 1
 1746 0998 7A68     		ldr	r2, [r7, #4]
 1747 099a 184B     		ldr	r3, .L121+4
 1748 099c 9A42     		cmp	r2, r3
 1749 099e 04D0     		beq	.L117
 1750              		.loc 1 661 0 discriminator 2
 1751 09a0 1748     		ldr	r0, .L121+8
 1752 09a2 40F29521 		movw	r1, #661
 1753 09a6 FFF7FEFF 		bl	assert_failed
 1754              	.L117:
 662:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1755              		.loc 1 662 0 is_stmt 1
 1756 09aa FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1757 09ac 002B     		cmp	r3, #0
 1758 09ae 07D0     		beq	.L118
 1759              		.loc 1 662 0 is_stmt 0 discriminator 1
 1760 09b0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1761 09b2 012B     		cmp	r3, #1
 1762 09b4 04D0     		beq	.L118
 1763              		.loc 1 662 0 discriminator 2
 1764 09b6 1248     		ldr	r0, .L121+8
 1765 09b8 40F29621 		movw	r1, #662
 1766 09bc FFF7FEFF 		bl	assert_failed
 1767              	.L118:
 663:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1768              		.loc 1 663 0 is_stmt 1
 1769 09c0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1770 09c2 002B     		cmp	r3, #0
 1771 09c4 0AD0     		beq	.L119
 664:../SPL/src/stm32f10x_i2c.c ****   {
 665:../SPL/src/stm32f10x_i2c.c ****     /* Peripheral under reset */
 666:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_SWRST_Set;
 1772              		.loc 1 666 0
 1773 09c6 7B68     		ldr	r3, [r7, #4]
 1774 09c8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1775 09ca 9BB2     		uxth	r3, r3
 1776 09cc 6FEA4343 		mvn	r3, r3, lsl #17
 1777 09d0 6FEA5343 		mvn	r3, r3, lsr #17
 1778 09d4 9AB2     		uxth	r2, r3
 1779 09d6 7B68     		ldr	r3, [r7, #4]
 1780 09d8 1A80     		strh	r2, [r3, #0]	@ movhi
 1781 09da 09E0     		b	.L116
 1782              	.L119:
 667:../SPL/src/stm32f10x_i2c.c ****   }
 668:../SPL/src/stm32f10x_i2c.c ****   else
 669:../SPL/src/stm32f10x_i2c.c ****   {
 670:../SPL/src/stm32f10x_i2c.c ****     /* Peripheral not under reset */
 671:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_SWRST_Reset;
 1783              		.loc 1 671 0
 1784 09dc 7B68     		ldr	r3, [r7, #4]
 1785 09de 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1786 09e0 9BB2     		uxth	r3, r3
 1787 09e2 4FEA4343 		lsl	r3, r3, #17
 1788 09e6 4FEA5343 		lsr	r3, r3, #17
 1789 09ea 9AB2     		uxth	r2, r3
 1790 09ec 7B68     		ldr	r3, [r7, #4]
 1791 09ee 1A80     		strh	r2, [r3, #0]	@ movhi
 1792              	.L116:
 672:../SPL/src/stm32f10x_i2c.c ****   }
 673:../SPL/src/stm32f10x_i2c.c **** }
 1793              		.loc 1 673 0
 1794 09f0 07F10807 		add	r7, r7, #8
 1795 09f4 BD46     		mov	sp, r7
 1796 09f6 80BD     		pop	{r7, pc}
 1797              	.L122:
 1798              		.align	2
 1799              	.L121:
 1800 09f8 00540040 		.word	1073763328
 1801 09fc 00580040 		.word	1073764352
 1802 0a00 00000000 		.word	.LC0
 1803              		.cfi_endproc
 1804              	.LFE46:
 1806              		.align	2
 1807              		.global	I2C_NACKPositionConfig
 1808              		.thumb
 1809              		.thumb_func
 1811              	I2C_NACKPositionConfig:
 1812              	.LFB47:
 674:../SPL/src/stm32f10x_i2c.c **** 
 675:../SPL/src/stm32f10x_i2c.c **** /**
 676:../SPL/src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C NACK position in master receiver mode.
 677:../SPL/src/stm32f10x_i2c.c ****   *         This function is useful in I2C Master Receiver mode when the number
 678:../SPL/src/stm32f10x_i2c.c ****   *         of data to be received is equal to 2. In this case, this function 
 679:../SPL/src/stm32f10x_i2c.c ****   *         should be called (with parameter I2C_NACKPosition_Next) before data 
 680:../SPL/src/stm32f10x_i2c.c ****   *         reception starts,as described in the 2-byte reception procedure 
 681:../SPL/src/stm32f10x_i2c.c ****   *         recommended in Reference Manual in Section: Master receiver.                
 682:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 683:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_NACKPosition: specifies the NACK position. 
 684:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 685:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_NACKPosition_Next: indicates that the next byte will be the last
 686:../SPL/src/stm32f10x_i2c.c ****   *          received byte.  
 687:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_NACKPosition_Current: indicates that current byte is the last 
 688:../SPL/src/stm32f10x_i2c.c ****   *          received byte.
 689:../SPL/src/stm32f10x_i2c.c ****   *            
 690:../SPL/src/stm32f10x_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_PECPositionConfig() 
 691:../SPL/src/stm32f10x_i2c.c ****   *          but is intended to be used in I2C mode while I2C_PECPositionConfig() 
 692:../SPL/src/stm32f10x_i2c.c ****   *          is intended to used in SMBUS mode. 
 693:../SPL/src/stm32f10x_i2c.c ****   *            
 694:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 695:../SPL/src/stm32f10x_i2c.c ****   */
 696:../SPL/src/stm32f10x_i2c.c **** void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
 697:../SPL/src/stm32f10x_i2c.c **** {
 1813              		.loc 1 697 0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 8
 1816              		@ frame_needed = 1, uses_anonymous_args = 0
 1817 0a04 80B5     		push	{r7, lr}
 1818              	.LCFI54:
 1819              		.cfi_def_cfa_offset 8
 1820              		.cfi_offset 7, -8
 1821              		.cfi_offset 14, -4
 1822 0a06 82B0     		sub	sp, sp, #8
 1823              	.LCFI55:
 1824              		.cfi_def_cfa_offset 16
 1825 0a08 00AF     		add	r7, sp, #0
 1826              	.LCFI56:
 1827              		.cfi_def_cfa_register 7
 1828 0a0a 7860     		str	r0, [r7, #4]
 1829 0a0c 0B46     		mov	r3, r1
 1830 0a0e 7B80     		strh	r3, [r7, #2]	@ movhi
 698:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 699:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1831              		.loc 1 699 0
 1832 0a10 7A68     		ldr	r2, [r7, #4]
 1833 0a12 194B     		ldr	r3, .L128
 1834 0a14 9A42     		cmp	r2, r3
 1835 0a16 08D0     		beq	.L124
 1836              		.loc 1 699 0 is_stmt 0 discriminator 1
 1837 0a18 7A68     		ldr	r2, [r7, #4]
 1838 0a1a 184B     		ldr	r3, .L128+4
 1839 0a1c 9A42     		cmp	r2, r3
 1840 0a1e 04D0     		beq	.L124
 1841              		.loc 1 699 0 discriminator 2
 1842 0a20 1748     		ldr	r0, .L128+8
 1843 0a22 40F2BB21 		movw	r1, #699
 1844 0a26 FFF7FEFF 		bl	assert_failed
 1845              	.L124:
 700:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
 1846              		.loc 1 700 0 is_stmt 1
 1847 0a2a 7B88     		ldrh	r3, [r7, #2]
 1848 0a2c B3F5006F 		cmp	r3, #2048
 1849 0a30 09D0     		beq	.L125
 1850              		.loc 1 700 0 is_stmt 0 discriminator 1
 1851 0a32 7A88     		ldrh	r2, [r7, #2]
 1852 0a34 4FF2FF73 		movw	r3, #63487
 1853 0a38 9A42     		cmp	r2, r3
 1854 0a3a 04D0     		beq	.L125
 1855              		.loc 1 700 0 discriminator 2
 1856 0a3c 1048     		ldr	r0, .L128+8
 1857 0a3e 4FF42F71 		mov	r1, #700
 1858 0a42 FFF7FEFF 		bl	assert_failed
 1859              	.L125:
 701:../SPL/src/stm32f10x_i2c.c ****   
 702:../SPL/src/stm32f10x_i2c.c ****   /* Check the input parameter */
 703:../SPL/src/stm32f10x_i2c.c ****   if (I2C_NACKPosition == I2C_NACKPosition_Next)
 1860              		.loc 1 703 0 is_stmt 1
 1861 0a46 7B88     		ldrh	r3, [r7, #2]
 1862 0a48 B3F5006F 		cmp	r3, #2048
 1863 0a4c 08D1     		bne	.L126
 704:../SPL/src/stm32f10x_i2c.c ****   {
 705:../SPL/src/stm32f10x_i2c.c ****     /* Next byte in shift register is the last received byte */
 706:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_NACKPosition_Next;
 1864              		.loc 1 706 0
 1865 0a4e 7B68     		ldr	r3, [r7, #4]
 1866 0a50 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1867 0a52 9BB2     		uxth	r3, r3
 1868 0a54 43F40063 		orr	r3, r3, #2048
 1869 0a58 9AB2     		uxth	r2, r3
 1870 0a5a 7B68     		ldr	r3, [r7, #4]
 1871 0a5c 1A80     		strh	r2, [r3, #0]	@ movhi
 1872 0a5e 07E0     		b	.L123
 1873              	.L126:
 707:../SPL/src/stm32f10x_i2c.c ****   }
 708:../SPL/src/stm32f10x_i2c.c ****   else
 709:../SPL/src/stm32f10x_i2c.c ****   {
 710:../SPL/src/stm32f10x_i2c.c ****     /* Current byte in shift register is the last received byte */
 711:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_NACKPosition_Current;
 1874              		.loc 1 711 0
 1875 0a60 7B68     		ldr	r3, [r7, #4]
 1876 0a62 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1877 0a64 9BB2     		uxth	r3, r3
 1878 0a66 23F40063 		bic	r3, r3, #2048
 1879 0a6a 9AB2     		uxth	r2, r3
 1880 0a6c 7B68     		ldr	r3, [r7, #4]
 1881 0a6e 1A80     		strh	r2, [r3, #0]	@ movhi
 1882              	.L123:
 712:../SPL/src/stm32f10x_i2c.c ****   }
 713:../SPL/src/stm32f10x_i2c.c **** }
 1883              		.loc 1 713 0
 1884 0a70 07F10807 		add	r7, r7, #8
 1885 0a74 BD46     		mov	sp, r7
 1886 0a76 80BD     		pop	{r7, pc}
 1887              	.L129:
 1888              		.align	2
 1889              	.L128:
 1890 0a78 00540040 		.word	1073763328
 1891 0a7c 00580040 		.word	1073764352
 1892 0a80 00000000 		.word	.LC0
 1893              		.cfi_endproc
 1894              	.LFE47:
 1896              		.align	2
 1897              		.global	I2C_SMBusAlertConfig
 1898              		.thumb
 1899              		.thumb_func
 1901              	I2C_SMBusAlertConfig:
 1902              	.LFB48:
 714:../SPL/src/stm32f10x_i2c.c **** 
 715:../SPL/src/stm32f10x_i2c.c **** /**
 716:../SPL/src/stm32f10x_i2c.c ****   * @brief  Drives the SMBusAlert pin high or low for the specified I2C.
 717:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 718:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_SMBusAlert: specifies SMBAlert pin level. 
 719:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 720:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
 721:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
 722:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 723:../SPL/src/stm32f10x_i2c.c ****   */
 724:../SPL/src/stm32f10x_i2c.c **** void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
 725:../SPL/src/stm32f10x_i2c.c **** {
 1903              		.loc 1 725 0
 1904              		.cfi_startproc
 1905              		@ args = 0, pretend = 0, frame = 8
 1906              		@ frame_needed = 1, uses_anonymous_args = 0
 1907 0a84 80B5     		push	{r7, lr}
 1908              	.LCFI57:
 1909              		.cfi_def_cfa_offset 8
 1910              		.cfi_offset 7, -8
 1911              		.cfi_offset 14, -4
 1912 0a86 82B0     		sub	sp, sp, #8
 1913              	.LCFI58:
 1914              		.cfi_def_cfa_offset 16
 1915 0a88 00AF     		add	r7, sp, #0
 1916              	.LCFI59:
 1917              		.cfi_def_cfa_register 7
 1918 0a8a 7860     		str	r0, [r7, #4]
 1919 0a8c 0B46     		mov	r3, r1
 1920 0a8e 7B80     		strh	r3, [r7, #2]	@ movhi
 726:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 727:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 1921              		.loc 1 727 0
 1922 0a90 7A68     		ldr	r2, [r7, #4]
 1923 0a92 194B     		ldr	r3, .L135
 1924 0a94 9A42     		cmp	r2, r3
 1925 0a96 08D0     		beq	.L131
 1926              		.loc 1 727 0 is_stmt 0 discriminator 1
 1927 0a98 7A68     		ldr	r2, [r7, #4]
 1928 0a9a 184B     		ldr	r3, .L135+4
 1929 0a9c 9A42     		cmp	r2, r3
 1930 0a9e 04D0     		beq	.L131
 1931              		.loc 1 727 0 discriminator 2
 1932 0aa0 1748     		ldr	r0, .L135+8
 1933 0aa2 40F2D721 		movw	r1, #727
 1934 0aa6 FFF7FEFF 		bl	assert_failed
 1935              	.L131:
 728:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
 1936              		.loc 1 728 0 is_stmt 1
 1937 0aaa 7B88     		ldrh	r3, [r7, #2]
 1938 0aac B3F5005F 		cmp	r3, #8192
 1939 0ab0 09D0     		beq	.L132
 1940              		.loc 1 728 0 is_stmt 0 discriminator 1
 1941 0ab2 7A88     		ldrh	r2, [r7, #2]
 1942 0ab4 4DF6FF73 		movw	r3, #57343
 1943 0ab8 9A42     		cmp	r2, r3
 1944 0aba 04D0     		beq	.L132
 1945              		.loc 1 728 0 discriminator 2
 1946 0abc 1048     		ldr	r0, .L135+8
 1947 0abe 4FF43671 		mov	r1, #728
 1948 0ac2 FFF7FEFF 		bl	assert_failed
 1949              	.L132:
 729:../SPL/src/stm32f10x_i2c.c ****   if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 1950              		.loc 1 729 0 is_stmt 1
 1951 0ac6 7B88     		ldrh	r3, [r7, #2]
 1952 0ac8 B3F5005F 		cmp	r3, #8192
 1953 0acc 08D1     		bne	.L133
 730:../SPL/src/stm32f10x_i2c.c ****   {
 731:../SPL/src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin Low */
 732:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_SMBusAlert_Low;
 1954              		.loc 1 732 0
 1955 0ace 7B68     		ldr	r3, [r7, #4]
 1956 0ad0 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1957 0ad2 9BB2     		uxth	r3, r3
 1958 0ad4 43F40053 		orr	r3, r3, #8192
 1959 0ad8 9AB2     		uxth	r2, r3
 1960 0ada 7B68     		ldr	r3, [r7, #4]
 1961 0adc 1A80     		strh	r2, [r3, #0]	@ movhi
 1962 0ade 07E0     		b	.L130
 1963              	.L133:
 733:../SPL/src/stm32f10x_i2c.c ****   }
 734:../SPL/src/stm32f10x_i2c.c ****   else
 735:../SPL/src/stm32f10x_i2c.c ****   {
 736:../SPL/src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin High  */
 737:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_SMBusAlert_High;
 1964              		.loc 1 737 0
 1965 0ae0 7B68     		ldr	r3, [r7, #4]
 1966 0ae2 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1967 0ae4 9BB2     		uxth	r3, r3
 1968 0ae6 23F40053 		bic	r3, r3, #8192
 1969 0aea 9AB2     		uxth	r2, r3
 1970 0aec 7B68     		ldr	r3, [r7, #4]
 1971 0aee 1A80     		strh	r2, [r3, #0]	@ movhi
 1972              	.L130:
 738:../SPL/src/stm32f10x_i2c.c ****   }
 739:../SPL/src/stm32f10x_i2c.c **** }
 1973              		.loc 1 739 0
 1974 0af0 07F10807 		add	r7, r7, #8
 1975 0af4 BD46     		mov	sp, r7
 1976 0af6 80BD     		pop	{r7, pc}
 1977              	.L136:
 1978              		.align	2
 1979              	.L135:
 1980 0af8 00540040 		.word	1073763328
 1981 0afc 00580040 		.word	1073764352
 1982 0b00 00000000 		.word	.LC0
 1983              		.cfi_endproc
 1984              	.LFE48:
 1986              		.align	2
 1987              		.global	I2C_TransmitPEC
 1988              		.thumb
 1989              		.thumb_func
 1991              	I2C_TransmitPEC:
 1992              	.LFB49:
 740:../SPL/src/stm32f10x_i2c.c **** 
 741:../SPL/src/stm32f10x_i2c.c **** /**
 742:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C PEC transfer.
 743:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 744:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C PEC transmission.
 745:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 746:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 747:../SPL/src/stm32f10x_i2c.c ****   */
 748:../SPL/src/stm32f10x_i2c.c **** void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 749:../SPL/src/stm32f10x_i2c.c **** {
 1993              		.loc 1 749 0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 8
 1996              		@ frame_needed = 1, uses_anonymous_args = 0
 1997 0b04 80B5     		push	{r7, lr}
 1998              	.LCFI60:
 1999              		.cfi_def_cfa_offset 8
 2000              		.cfi_offset 7, -8
 2001              		.cfi_offset 14, -4
 2002 0b06 82B0     		sub	sp, sp, #8
 2003              	.LCFI61:
 2004              		.cfi_def_cfa_offset 16
 2005 0b08 00AF     		add	r7, sp, #0
 2006              	.LCFI62:
 2007              		.cfi_def_cfa_register 7
 2008 0b0a 7860     		str	r0, [r7, #4]
 2009 0b0c 0B46     		mov	r3, r1
 2010 0b0e FB70     		strb	r3, [r7, #3]
 750:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 751:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2011              		.loc 1 751 0
 2012 0b10 7A68     		ldr	r2, [r7, #4]
 2013 0b12 174B     		ldr	r3, .L142
 2014 0b14 9A42     		cmp	r2, r3
 2015 0b16 08D0     		beq	.L138
 2016              		.loc 1 751 0 is_stmt 0 discriminator 1
 2017 0b18 7A68     		ldr	r2, [r7, #4]
 2018 0b1a 164B     		ldr	r3, .L142+4
 2019 0b1c 9A42     		cmp	r2, r3
 2020 0b1e 04D0     		beq	.L138
 2021              		.loc 1 751 0 discriminator 2
 2022 0b20 1548     		ldr	r0, .L142+8
 2023 0b22 40F2EF21 		movw	r1, #751
 2024 0b26 FFF7FEFF 		bl	assert_failed
 2025              	.L138:
 752:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2026              		.loc 1 752 0 is_stmt 1
 2027 0b2a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2028 0b2c 002B     		cmp	r3, #0
 2029 0b2e 07D0     		beq	.L139
 2030              		.loc 1 752 0 is_stmt 0 discriminator 1
 2031 0b30 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2032 0b32 012B     		cmp	r3, #1
 2033 0b34 04D0     		beq	.L139
 2034              		.loc 1 752 0 discriminator 2
 2035 0b36 1048     		ldr	r0, .L142+8
 2036 0b38 4FF43C71 		mov	r1, #752
 2037 0b3c FFF7FEFF 		bl	assert_failed
 2038              	.L139:
 753:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 2039              		.loc 1 753 0 is_stmt 1
 2040 0b40 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2041 0b42 002B     		cmp	r3, #0
 2042 0b44 08D0     		beq	.L140
 754:../SPL/src/stm32f10x_i2c.c ****   {
 755:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC transmission */
 756:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PEC_Set;
 2043              		.loc 1 756 0
 2044 0b46 7B68     		ldr	r3, [r7, #4]
 2045 0b48 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2046 0b4a 9BB2     		uxth	r3, r3
 2047 0b4c 43F48053 		orr	r3, r3, #4096
 2048 0b50 9AB2     		uxth	r2, r3
 2049 0b52 7B68     		ldr	r3, [r7, #4]
 2050 0b54 1A80     		strh	r2, [r3, #0]	@ movhi
 2051 0b56 07E0     		b	.L137
 2052              	.L140:
 757:../SPL/src/stm32f10x_i2c.c ****   }
 758:../SPL/src/stm32f10x_i2c.c ****   else
 759:../SPL/src/stm32f10x_i2c.c ****   {
 760:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC transmission */
 761:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PEC_Reset;
 2053              		.loc 1 761 0
 2054 0b58 7B68     		ldr	r3, [r7, #4]
 2055 0b5a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2056 0b5c 9BB2     		uxth	r3, r3
 2057 0b5e 23F48053 		bic	r3, r3, #4096
 2058 0b62 9AB2     		uxth	r2, r3
 2059 0b64 7B68     		ldr	r3, [r7, #4]
 2060 0b66 1A80     		strh	r2, [r3, #0]	@ movhi
 2061              	.L137:
 762:../SPL/src/stm32f10x_i2c.c ****   }
 763:../SPL/src/stm32f10x_i2c.c **** }
 2062              		.loc 1 763 0
 2063 0b68 07F10807 		add	r7, r7, #8
 2064 0b6c BD46     		mov	sp, r7
 2065 0b6e 80BD     		pop	{r7, pc}
 2066              	.L143:
 2067              		.align	2
 2068              	.L142:
 2069 0b70 00540040 		.word	1073763328
 2070 0b74 00580040 		.word	1073764352
 2071 0b78 00000000 		.word	.LC0
 2072              		.cfi_endproc
 2073              	.LFE49:
 2075              		.align	2
 2076              		.global	I2C_PECPositionConfig
 2077              		.thumb
 2078              		.thumb_func
 2080              	I2C_PECPositionConfig:
 2081              	.LFB50:
 764:../SPL/src/stm32f10x_i2c.c **** 
 765:../SPL/src/stm32f10x_i2c.c **** /**
 766:../SPL/src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C PEC position.
 767:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 768:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_PECPosition: specifies the PEC position. 
 769:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 770:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Next: indicates that the next byte is PEC
 771:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Current: indicates that current byte is PEC
 772:../SPL/src/stm32f10x_i2c.c ****   *       
 773:../SPL/src/stm32f10x_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_NACKPositionConfig()
 774:../SPL/src/stm32f10x_i2c.c ****   *          but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() 
 775:../SPL/src/stm32f10x_i2c.c ****   *          is intended to used in I2C mode.
 776:../SPL/src/stm32f10x_i2c.c ****   *               
 777:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 778:../SPL/src/stm32f10x_i2c.c ****   */
 779:../SPL/src/stm32f10x_i2c.c **** void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
 780:../SPL/src/stm32f10x_i2c.c **** {
 2082              		.loc 1 780 0
 2083              		.cfi_startproc
 2084              		@ args = 0, pretend = 0, frame = 8
 2085              		@ frame_needed = 1, uses_anonymous_args = 0
 2086 0b7c 80B5     		push	{r7, lr}
 2087              	.LCFI63:
 2088              		.cfi_def_cfa_offset 8
 2089              		.cfi_offset 7, -8
 2090              		.cfi_offset 14, -4
 2091 0b7e 82B0     		sub	sp, sp, #8
 2092              	.LCFI64:
 2093              		.cfi_def_cfa_offset 16
 2094 0b80 00AF     		add	r7, sp, #0
 2095              	.LCFI65:
 2096              		.cfi_def_cfa_register 7
 2097 0b82 7860     		str	r0, [r7, #4]
 2098 0b84 0B46     		mov	r3, r1
 2099 0b86 7B80     		strh	r3, [r7, #2]	@ movhi
 781:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 782:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2100              		.loc 1 782 0
 2101 0b88 7A68     		ldr	r2, [r7, #4]
 2102 0b8a 194B     		ldr	r3, .L149
 2103 0b8c 9A42     		cmp	r2, r3
 2104 0b8e 08D0     		beq	.L145
 2105              		.loc 1 782 0 is_stmt 0 discriminator 1
 2106 0b90 7A68     		ldr	r2, [r7, #4]
 2107 0b92 184B     		ldr	r3, .L149+4
 2108 0b94 9A42     		cmp	r2, r3
 2109 0b96 04D0     		beq	.L145
 2110              		.loc 1 782 0 discriminator 2
 2111 0b98 1748     		ldr	r0, .L149+8
 2112 0b9a 40F20E31 		movw	r1, #782
 2113 0b9e FFF7FEFF 		bl	assert_failed
 2114              	.L145:
 783:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
 2115              		.loc 1 783 0 is_stmt 1
 2116 0ba2 7B88     		ldrh	r3, [r7, #2]
 2117 0ba4 B3F5006F 		cmp	r3, #2048
 2118 0ba8 09D0     		beq	.L146
 2119              		.loc 1 783 0 is_stmt 0 discriminator 1
 2120 0baa 7A88     		ldrh	r2, [r7, #2]
 2121 0bac 4FF2FF73 		movw	r3, #63487
 2122 0bb0 9A42     		cmp	r2, r3
 2123 0bb2 04D0     		beq	.L146
 2124              		.loc 1 783 0 discriminator 2
 2125 0bb4 1048     		ldr	r0, .L149+8
 2126 0bb6 40F20F31 		movw	r1, #783
 2127 0bba FFF7FEFF 		bl	assert_failed
 2128              	.L146:
 784:../SPL/src/stm32f10x_i2c.c ****   if (I2C_PECPosition == I2C_PECPosition_Next)
 2129              		.loc 1 784 0 is_stmt 1
 2130 0bbe 7B88     		ldrh	r3, [r7, #2]
 2131 0bc0 B3F5006F 		cmp	r3, #2048
 2132 0bc4 08D1     		bne	.L147
 785:../SPL/src/stm32f10x_i2c.c ****   {
 786:../SPL/src/stm32f10x_i2c.c ****     /* Next byte in shift register is PEC */
 787:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_PECPosition_Next;
 2133              		.loc 1 787 0
 2134 0bc6 7B68     		ldr	r3, [r7, #4]
 2135 0bc8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2136 0bca 9BB2     		uxth	r3, r3
 2137 0bcc 43F40063 		orr	r3, r3, #2048
 2138 0bd0 9AB2     		uxth	r2, r3
 2139 0bd2 7B68     		ldr	r3, [r7, #4]
 2140 0bd4 1A80     		strh	r2, [r3, #0]	@ movhi
 2141 0bd6 07E0     		b	.L144
 2142              	.L147:
 788:../SPL/src/stm32f10x_i2c.c ****   }
 789:../SPL/src/stm32f10x_i2c.c ****   else
 790:../SPL/src/stm32f10x_i2c.c ****   {
 791:../SPL/src/stm32f10x_i2c.c ****     /* Current byte in shift register is PEC */
 792:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_PECPosition_Current;
 2143              		.loc 1 792 0
 2144 0bd8 7B68     		ldr	r3, [r7, #4]
 2145 0bda 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2146 0bdc 9BB2     		uxth	r3, r3
 2147 0bde 23F40063 		bic	r3, r3, #2048
 2148 0be2 9AB2     		uxth	r2, r3
 2149 0be4 7B68     		ldr	r3, [r7, #4]
 2150 0be6 1A80     		strh	r2, [r3, #0]	@ movhi
 2151              	.L144:
 793:../SPL/src/stm32f10x_i2c.c ****   }
 794:../SPL/src/stm32f10x_i2c.c **** }
 2152              		.loc 1 794 0
 2153 0be8 07F10807 		add	r7, r7, #8
 2154 0bec BD46     		mov	sp, r7
 2155 0bee 80BD     		pop	{r7, pc}
 2156              	.L150:
 2157              		.align	2
 2158              	.L149:
 2159 0bf0 00540040 		.word	1073763328
 2160 0bf4 00580040 		.word	1073764352
 2161 0bf8 00000000 		.word	.LC0
 2162              		.cfi_endproc
 2163              	.LFE50:
 2165              		.align	2
 2166              		.global	I2C_CalculatePEC
 2167              		.thumb
 2168              		.thumb_func
 2170              	I2C_CalculatePEC:
 2171              	.LFB51:
 795:../SPL/src/stm32f10x_i2c.c **** 
 796:../SPL/src/stm32f10x_i2c.c **** /**
 797:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the PEC value calculation of the transferred bytes.
 798:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 799:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx PEC value calculation.
 800:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 801:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 802:../SPL/src/stm32f10x_i2c.c ****   */
 803:../SPL/src/stm32f10x_i2c.c **** void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 804:../SPL/src/stm32f10x_i2c.c **** {
 2172              		.loc 1 804 0
 2173              		.cfi_startproc
 2174              		@ args = 0, pretend = 0, frame = 8
 2175              		@ frame_needed = 1, uses_anonymous_args = 0
 2176 0bfc 80B5     		push	{r7, lr}
 2177              	.LCFI66:
 2178              		.cfi_def_cfa_offset 8
 2179              		.cfi_offset 7, -8
 2180              		.cfi_offset 14, -4
 2181 0bfe 82B0     		sub	sp, sp, #8
 2182              	.LCFI67:
 2183              		.cfi_def_cfa_offset 16
 2184 0c00 00AF     		add	r7, sp, #0
 2185              	.LCFI68:
 2186              		.cfi_def_cfa_register 7
 2187 0c02 7860     		str	r0, [r7, #4]
 2188 0c04 0B46     		mov	r3, r1
 2189 0c06 FB70     		strb	r3, [r7, #3]
 805:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 806:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2190              		.loc 1 806 0
 2191 0c08 7A68     		ldr	r2, [r7, #4]
 2192 0c0a 174B     		ldr	r3, .L156
 2193 0c0c 9A42     		cmp	r2, r3
 2194 0c0e 08D0     		beq	.L152
 2195              		.loc 1 806 0 is_stmt 0 discriminator 1
 2196 0c10 7A68     		ldr	r2, [r7, #4]
 2197 0c12 164B     		ldr	r3, .L156+4
 2198 0c14 9A42     		cmp	r2, r3
 2199 0c16 04D0     		beq	.L152
 2200              		.loc 1 806 0 discriminator 2
 2201 0c18 1548     		ldr	r0, .L156+8
 2202 0c1a 40F22631 		movw	r1, #806
 2203 0c1e FFF7FEFF 		bl	assert_failed
 2204              	.L152:
 807:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2205              		.loc 1 807 0 is_stmt 1
 2206 0c22 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2207 0c24 002B     		cmp	r3, #0
 2208 0c26 07D0     		beq	.L153
 2209              		.loc 1 807 0 is_stmt 0 discriminator 1
 2210 0c28 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2211 0c2a 012B     		cmp	r3, #1
 2212 0c2c 04D0     		beq	.L153
 2213              		.loc 1 807 0 discriminator 2
 2214 0c2e 1048     		ldr	r0, .L156+8
 2215 0c30 40F22731 		movw	r1, #807
 2216 0c34 FFF7FEFF 		bl	assert_failed
 2217              	.L153:
 808:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 2218              		.loc 1 808 0 is_stmt 1
 2219 0c38 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2220 0c3a 002B     		cmp	r3, #0
 2221 0c3c 08D0     		beq	.L154
 809:../SPL/src/stm32f10x_i2c.c ****   {
 810:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC calculation */
 811:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENPEC_Set;
 2222              		.loc 1 811 0
 2223 0c3e 7B68     		ldr	r3, [r7, #4]
 2224 0c40 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2225 0c42 9BB2     		uxth	r3, r3
 2226 0c44 43F02003 		orr	r3, r3, #32
 2227 0c48 9AB2     		uxth	r2, r3
 2228 0c4a 7B68     		ldr	r3, [r7, #4]
 2229 0c4c 1A80     		strh	r2, [r3, #0]	@ movhi
 2230 0c4e 07E0     		b	.L151
 2231              	.L154:
 812:../SPL/src/stm32f10x_i2c.c ****   }
 813:../SPL/src/stm32f10x_i2c.c ****   else
 814:../SPL/src/stm32f10x_i2c.c ****   {
 815:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC calculation */
 816:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENPEC_Reset;
 2232              		.loc 1 816 0
 2233 0c50 7B68     		ldr	r3, [r7, #4]
 2234 0c52 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2235 0c54 9BB2     		uxth	r3, r3
 2236 0c56 23F02003 		bic	r3, r3, #32
 2237 0c5a 9AB2     		uxth	r2, r3
 2238 0c5c 7B68     		ldr	r3, [r7, #4]
 2239 0c5e 1A80     		strh	r2, [r3, #0]	@ movhi
 2240              	.L151:
 817:../SPL/src/stm32f10x_i2c.c ****   }
 818:../SPL/src/stm32f10x_i2c.c **** }
 2241              		.loc 1 818 0
 2242 0c60 07F10807 		add	r7, r7, #8
 2243 0c64 BD46     		mov	sp, r7
 2244 0c66 80BD     		pop	{r7, pc}
 2245              	.L157:
 2246              		.align	2
 2247              	.L156:
 2248 0c68 00540040 		.word	1073763328
 2249 0c6c 00580040 		.word	1073764352
 2250 0c70 00000000 		.word	.LC0
 2251              		.cfi_endproc
 2252              	.LFE51:
 2254              		.align	2
 2255              		.global	I2C_GetPEC
 2256              		.thumb
 2257              		.thumb_func
 2259              	I2C_GetPEC:
 2260              	.LFB52:
 819:../SPL/src/stm32f10x_i2c.c **** 
 820:../SPL/src/stm32f10x_i2c.c **** /**
 821:../SPL/src/stm32f10x_i2c.c ****   * @brief  Returns the PEC value for the specified I2C.
 822:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 823:../SPL/src/stm32f10x_i2c.c ****   * @retval The PEC value.
 824:../SPL/src/stm32f10x_i2c.c ****   */
 825:../SPL/src/stm32f10x_i2c.c **** uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
 826:../SPL/src/stm32f10x_i2c.c **** {
 2261              		.loc 1 826 0
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 8
 2264              		@ frame_needed = 1, uses_anonymous_args = 0
 2265 0c74 80B5     		push	{r7, lr}
 2266              	.LCFI69:
 2267              		.cfi_def_cfa_offset 8
 2268              		.cfi_offset 7, -8
 2269              		.cfi_offset 14, -4
 2270 0c76 82B0     		sub	sp, sp, #8
 2271              	.LCFI70:
 2272              		.cfi_def_cfa_offset 16
 2273 0c78 00AF     		add	r7, sp, #0
 2274              	.LCFI71:
 2275              		.cfi_def_cfa_register 7
 2276 0c7a 7860     		str	r0, [r7, #4]
 827:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 828:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2277              		.loc 1 828 0
 2278 0c7c 7A68     		ldr	r2, [r7, #4]
 2279 0c7e 0C4B     		ldr	r3, .L161
 2280 0c80 9A42     		cmp	r2, r3
 2281 0c82 08D0     		beq	.L159
 2282              		.loc 1 828 0 is_stmt 0 discriminator 1
 2283 0c84 7A68     		ldr	r2, [r7, #4]
 2284 0c86 0B4B     		ldr	r3, .L161+4
 2285 0c88 9A42     		cmp	r2, r3
 2286 0c8a 04D0     		beq	.L159
 2287              		.loc 1 828 0 discriminator 2
 2288 0c8c 0A48     		ldr	r0, .L161+8
 2289 0c8e 4FF44F71 		mov	r1, #828
 2290 0c92 FFF7FEFF 		bl	assert_failed
 2291              	.L159:
 829:../SPL/src/stm32f10x_i2c.c ****   /* Return the selected I2C PEC value */
 830:../SPL/src/stm32f10x_i2c.c ****   return ((I2Cx->SR2) >> 8);
 2292              		.loc 1 830 0 is_stmt 1
 2293 0c96 7B68     		ldr	r3, [r7, #4]
 2294 0c98 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2295 0c9a 9BB2     		uxth	r3, r3
 2296 0c9c 4FEA1323 		lsr	r3, r3, #8
 2297 0ca0 9BB2     		uxth	r3, r3
 2298 0ca2 DBB2     		uxtb	r3, r3
 831:../SPL/src/stm32f10x_i2c.c **** }
 2299              		.loc 1 831 0
 2300 0ca4 1846     		mov	r0, r3
 2301 0ca6 07F10807 		add	r7, r7, #8
 2302 0caa BD46     		mov	sp, r7
 2303 0cac 80BD     		pop	{r7, pc}
 2304              	.L162:
 2305 0cae 00BF     		.align	2
 2306              	.L161:
 2307 0cb0 00540040 		.word	1073763328
 2308 0cb4 00580040 		.word	1073764352
 2309 0cb8 00000000 		.word	.LC0
 2310              		.cfi_endproc
 2311              	.LFE52:
 2313              		.align	2
 2314              		.global	I2C_ARPCmd
 2315              		.thumb
 2316              		.thumb_func
 2318              	I2C_ARPCmd:
 2319              	.LFB53:
 832:../SPL/src/stm32f10x_i2c.c **** 
 833:../SPL/src/stm32f10x_i2c.c **** /**
 834:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C ARP.
 835:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 836:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx ARP. 
 837:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 838:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 839:../SPL/src/stm32f10x_i2c.c ****   */
 840:../SPL/src/stm32f10x_i2c.c **** void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 841:../SPL/src/stm32f10x_i2c.c **** {
 2320              		.loc 1 841 0
 2321              		.cfi_startproc
 2322              		@ args = 0, pretend = 0, frame = 8
 2323              		@ frame_needed = 1, uses_anonymous_args = 0
 2324 0cbc 80B5     		push	{r7, lr}
 2325              	.LCFI72:
 2326              		.cfi_def_cfa_offset 8
 2327              		.cfi_offset 7, -8
 2328              		.cfi_offset 14, -4
 2329 0cbe 82B0     		sub	sp, sp, #8
 2330              	.LCFI73:
 2331              		.cfi_def_cfa_offset 16
 2332 0cc0 00AF     		add	r7, sp, #0
 2333              	.LCFI74:
 2334              		.cfi_def_cfa_register 7
 2335 0cc2 7860     		str	r0, [r7, #4]
 2336 0cc4 0B46     		mov	r3, r1
 2337 0cc6 FB70     		strb	r3, [r7, #3]
 842:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 843:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2338              		.loc 1 843 0
 2339 0cc8 7A68     		ldr	r2, [r7, #4]
 2340 0cca 174B     		ldr	r3, .L168
 2341 0ccc 9A42     		cmp	r2, r3
 2342 0cce 08D0     		beq	.L164
 2343              		.loc 1 843 0 is_stmt 0 discriminator 1
 2344 0cd0 7A68     		ldr	r2, [r7, #4]
 2345 0cd2 164B     		ldr	r3, .L168+4
 2346 0cd4 9A42     		cmp	r2, r3
 2347 0cd6 04D0     		beq	.L164
 2348              		.loc 1 843 0 discriminator 2
 2349 0cd8 1548     		ldr	r0, .L168+8
 2350 0cda 40F24B31 		movw	r1, #843
 2351 0cde FFF7FEFF 		bl	assert_failed
 2352              	.L164:
 844:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2353              		.loc 1 844 0 is_stmt 1
 2354 0ce2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2355 0ce4 002B     		cmp	r3, #0
 2356 0ce6 07D0     		beq	.L165
 2357              		.loc 1 844 0 is_stmt 0 discriminator 1
 2358 0ce8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2359 0cea 012B     		cmp	r3, #1
 2360 0cec 04D0     		beq	.L165
 2361              		.loc 1 844 0 discriminator 2
 2362 0cee 1048     		ldr	r0, .L168+8
 2363 0cf0 4FF45371 		mov	r1, #844
 2364 0cf4 FFF7FEFF 		bl	assert_failed
 2365              	.L165:
 845:../SPL/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 2366              		.loc 1 845 0 is_stmt 1
 2367 0cf8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2368 0cfa 002B     		cmp	r3, #0
 2369 0cfc 08D0     		beq	.L166
 846:../SPL/src/stm32f10x_i2c.c ****   {
 847:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C ARP */
 848:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENARP_Set;
 2370              		.loc 1 848 0
 2371 0cfe 7B68     		ldr	r3, [r7, #4]
 2372 0d00 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2373 0d02 9BB2     		uxth	r3, r3
 2374 0d04 43F01003 		orr	r3, r3, #16
 2375 0d08 9AB2     		uxth	r2, r3
 2376 0d0a 7B68     		ldr	r3, [r7, #4]
 2377 0d0c 1A80     		strh	r2, [r3, #0]	@ movhi
 2378 0d0e 07E0     		b	.L163
 2379              	.L166:
 849:../SPL/src/stm32f10x_i2c.c ****   }
 850:../SPL/src/stm32f10x_i2c.c ****   else
 851:../SPL/src/stm32f10x_i2c.c ****   {
 852:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C ARP */
 853:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENARP_Reset;
 2380              		.loc 1 853 0
 2381 0d10 7B68     		ldr	r3, [r7, #4]
 2382 0d12 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2383 0d14 9BB2     		uxth	r3, r3
 2384 0d16 23F01003 		bic	r3, r3, #16
 2385 0d1a 9AB2     		uxth	r2, r3
 2386 0d1c 7B68     		ldr	r3, [r7, #4]
 2387 0d1e 1A80     		strh	r2, [r3, #0]	@ movhi
 2388              	.L163:
 854:../SPL/src/stm32f10x_i2c.c ****   }
 855:../SPL/src/stm32f10x_i2c.c **** }
 2389              		.loc 1 855 0
 2390 0d20 07F10807 		add	r7, r7, #8
 2391 0d24 BD46     		mov	sp, r7
 2392 0d26 80BD     		pop	{r7, pc}
 2393              	.L169:
 2394              		.align	2
 2395              	.L168:
 2396 0d28 00540040 		.word	1073763328
 2397 0d2c 00580040 		.word	1073764352
 2398 0d30 00000000 		.word	.LC0
 2399              		.cfi_endproc
 2400              	.LFE53:
 2402              		.align	2
 2403              		.global	I2C_StretchClockCmd
 2404              		.thumb
 2405              		.thumb_func
 2407              	I2C_StretchClockCmd:
 2408              	.LFB54:
 856:../SPL/src/stm32f10x_i2c.c **** 
 857:../SPL/src/stm32f10x_i2c.c **** /**
 858:../SPL/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C Clock stretching.
 859:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 860:../SPL/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx Clock stretching.
 861:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 862:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 863:../SPL/src/stm32f10x_i2c.c ****   */
 864:../SPL/src/stm32f10x_i2c.c **** void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 865:../SPL/src/stm32f10x_i2c.c **** {
 2409              		.loc 1 865 0
 2410              		.cfi_startproc
 2411              		@ args = 0, pretend = 0, frame = 8
 2412              		@ frame_needed = 1, uses_anonymous_args = 0
 2413 0d34 80B5     		push	{r7, lr}
 2414              	.LCFI75:
 2415              		.cfi_def_cfa_offset 8
 2416              		.cfi_offset 7, -8
 2417              		.cfi_offset 14, -4
 2418 0d36 82B0     		sub	sp, sp, #8
 2419              	.LCFI76:
 2420              		.cfi_def_cfa_offset 16
 2421 0d38 00AF     		add	r7, sp, #0
 2422              	.LCFI77:
 2423              		.cfi_def_cfa_register 7
 2424 0d3a 7860     		str	r0, [r7, #4]
 2425 0d3c 0B46     		mov	r3, r1
 2426 0d3e FB70     		strb	r3, [r7, #3]
 866:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 867:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2427              		.loc 1 867 0
 2428 0d40 7A68     		ldr	r2, [r7, #4]
 2429 0d42 174B     		ldr	r3, .L175
 2430 0d44 9A42     		cmp	r2, r3
 2431 0d46 08D0     		beq	.L171
 2432              		.loc 1 867 0 is_stmt 0 discriminator 1
 2433 0d48 7A68     		ldr	r2, [r7, #4]
 2434 0d4a 164B     		ldr	r3, .L175+4
 2435 0d4c 9A42     		cmp	r2, r3
 2436 0d4e 04D0     		beq	.L171
 2437              		.loc 1 867 0 discriminator 2
 2438 0d50 1548     		ldr	r0, .L175+8
 2439 0d52 40F26331 		movw	r1, #867
 2440 0d56 FFF7FEFF 		bl	assert_failed
 2441              	.L171:
 868:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2442              		.loc 1 868 0 is_stmt 1
 2443 0d5a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2444 0d5c 002B     		cmp	r3, #0
 2445 0d5e 07D0     		beq	.L172
 2446              		.loc 1 868 0 is_stmt 0 discriminator 1
 2447 0d60 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2448 0d62 012B     		cmp	r3, #1
 2449 0d64 04D0     		beq	.L172
 2450              		.loc 1 868 0 discriminator 2
 2451 0d66 1048     		ldr	r0, .L175+8
 2452 0d68 4FF45971 		mov	r1, #868
 2453 0d6c FFF7FEFF 		bl	assert_failed
 2454              	.L172:
 869:../SPL/src/stm32f10x_i2c.c ****   if (NewState == DISABLE)
 2455              		.loc 1 869 0 is_stmt 1
 2456 0d70 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2457 0d72 002B     		cmp	r3, #0
 2458 0d74 08D1     		bne	.L173
 870:../SPL/src/stm32f10x_i2c.c ****   {
 871:../SPL/src/stm32f10x_i2c.c ****     /* Enable the selected I2C Clock stretching */
 872:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 2459              		.loc 1 872 0
 2460 0d76 7B68     		ldr	r3, [r7, #4]
 2461 0d78 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2462 0d7a 9BB2     		uxth	r3, r3
 2463 0d7c 43F08003 		orr	r3, r3, #128
 2464 0d80 9AB2     		uxth	r2, r3
 2465 0d82 7B68     		ldr	r3, [r7, #4]
 2466 0d84 1A80     		strh	r2, [r3, #0]	@ movhi
 2467 0d86 07E0     		b	.L170
 2468              	.L173:
 873:../SPL/src/stm32f10x_i2c.c ****   }
 874:../SPL/src/stm32f10x_i2c.c ****   else
 875:../SPL/src/stm32f10x_i2c.c ****   {
 876:../SPL/src/stm32f10x_i2c.c ****     /* Disable the selected I2C Clock stretching */
 877:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 2469              		.loc 1 877 0
 2470 0d88 7B68     		ldr	r3, [r7, #4]
 2471 0d8a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2472 0d8c 9BB2     		uxth	r3, r3
 2473 0d8e 23F08003 		bic	r3, r3, #128
 2474 0d92 9AB2     		uxth	r2, r3
 2475 0d94 7B68     		ldr	r3, [r7, #4]
 2476 0d96 1A80     		strh	r2, [r3, #0]	@ movhi
 2477              	.L170:
 878:../SPL/src/stm32f10x_i2c.c ****   }
 879:../SPL/src/stm32f10x_i2c.c **** }
 2478              		.loc 1 879 0
 2479 0d98 07F10807 		add	r7, r7, #8
 2480 0d9c BD46     		mov	sp, r7
 2481 0d9e 80BD     		pop	{r7, pc}
 2482              	.L176:
 2483              		.align	2
 2484              	.L175:
 2485 0da0 00540040 		.word	1073763328
 2486 0da4 00580040 		.word	1073764352
 2487 0da8 00000000 		.word	.LC0
 2488              		.cfi_endproc
 2489              	.LFE54:
 2491              		.align	2
 2492              		.global	I2C_FastModeDutyCycleConfig
 2493              		.thumb
 2494              		.thumb_func
 2496              	I2C_FastModeDutyCycleConfig:
 2497              	.LFB55:
 880:../SPL/src/stm32f10x_i2c.c **** 
 881:../SPL/src/stm32f10x_i2c.c **** /**
 882:../SPL/src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C fast mode duty cycle.
 883:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 884:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_DutyCycle: specifies the fast mode duty cycle.
 885:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 886:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
 887:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
 888:../SPL/src/stm32f10x_i2c.c ****   * @retval None
 889:../SPL/src/stm32f10x_i2c.c ****   */
 890:../SPL/src/stm32f10x_i2c.c **** void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
 891:../SPL/src/stm32f10x_i2c.c **** {
 2498              		.loc 1 891 0
 2499              		.cfi_startproc
 2500              		@ args = 0, pretend = 0, frame = 8
 2501              		@ frame_needed = 1, uses_anonymous_args = 0
 2502 0dac 80B5     		push	{r7, lr}
 2503              	.LCFI78:
 2504              		.cfi_def_cfa_offset 8
 2505              		.cfi_offset 7, -8
 2506              		.cfi_offset 14, -4
 2507 0dae 82B0     		sub	sp, sp, #8
 2508              	.LCFI79:
 2509              		.cfi_def_cfa_offset 16
 2510 0db0 00AF     		add	r7, sp, #0
 2511              	.LCFI80:
 2512              		.cfi_def_cfa_register 7
 2513 0db2 7860     		str	r0, [r7, #4]
 2514 0db4 0B46     		mov	r3, r1
 2515 0db6 7B80     		strh	r3, [r7, #2]	@ movhi
 892:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
 893:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2516              		.loc 1 893 0
 2517 0db8 7A68     		ldr	r2, [r7, #4]
 2518 0dba 194B     		ldr	r3, .L182
 2519 0dbc 9A42     		cmp	r2, r3
 2520 0dbe 08D0     		beq	.L178
 2521              		.loc 1 893 0 is_stmt 0 discriminator 1
 2522 0dc0 7A68     		ldr	r2, [r7, #4]
 2523 0dc2 184B     		ldr	r3, .L182+4
 2524 0dc4 9A42     		cmp	r2, r3
 2525 0dc6 04D0     		beq	.L178
 2526              		.loc 1 893 0 discriminator 2
 2527 0dc8 1748     		ldr	r0, .L182+8
 2528 0dca 40F27D31 		movw	r1, #893
 2529 0dce FFF7FEFF 		bl	assert_failed
 2530              	.L178:
 894:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
 2531              		.loc 1 894 0 is_stmt 1
 2532 0dd2 7B88     		ldrh	r3, [r7, #2]
 2533 0dd4 B3F5804F 		cmp	r3, #16384
 2534 0dd8 09D0     		beq	.L179
 2535              		.loc 1 894 0 is_stmt 0 discriminator 1
 2536 0dda 7A88     		ldrh	r2, [r7, #2]
 2537 0ddc 4BF6FF73 		movw	r3, #49151
 2538 0de0 9A42     		cmp	r2, r3
 2539 0de2 04D0     		beq	.L179
 2540              		.loc 1 894 0 discriminator 2
 2541 0de4 1048     		ldr	r0, .L182+8
 2542 0de6 40F27E31 		movw	r1, #894
 2543 0dea FFF7FEFF 		bl	assert_failed
 2544              	.L179:
 895:../SPL/src/stm32f10x_i2c.c ****   if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 2545              		.loc 1 895 0 is_stmt 1
 2546 0dee 7B88     		ldrh	r3, [r7, #2]
 2547 0df0 B3F5804F 		cmp	r3, #16384
 2548 0df4 08D0     		beq	.L180
 896:../SPL/src/stm32f10x_i2c.c ****   {
 897:../SPL/src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=2 */
 898:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CCR &= I2C_DutyCycle_2;
 2549              		.loc 1 898 0
 2550 0df6 7B68     		ldr	r3, [r7, #4]
 2551 0df8 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2552 0dfa 9BB2     		uxth	r3, r3
 2553 0dfc 23F48043 		bic	r3, r3, #16384
 2554 0e00 9AB2     		uxth	r2, r3
 2555 0e02 7B68     		ldr	r3, [r7, #4]
 2556 0e04 9A83     		strh	r2, [r3, #28]	@ movhi
 2557 0e06 07E0     		b	.L177
 2558              	.L180:
 899:../SPL/src/stm32f10x_i2c.c ****   }
 900:../SPL/src/stm32f10x_i2c.c ****   else
 901:../SPL/src/stm32f10x_i2c.c ****   {
 902:../SPL/src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=16/9 */
 903:../SPL/src/stm32f10x_i2c.c ****     I2Cx->CCR |= I2C_DutyCycle_16_9;
 2559              		.loc 1 903 0
 2560 0e08 7B68     		ldr	r3, [r7, #4]
 2561 0e0a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2562 0e0c 9BB2     		uxth	r3, r3
 2563 0e0e 43F48043 		orr	r3, r3, #16384
 2564 0e12 9AB2     		uxth	r2, r3
 2565 0e14 7B68     		ldr	r3, [r7, #4]
 2566 0e16 9A83     		strh	r2, [r3, #28]	@ movhi
 2567              	.L177:
 904:../SPL/src/stm32f10x_i2c.c ****   }
 905:../SPL/src/stm32f10x_i2c.c **** }
 2568              		.loc 1 905 0
 2569 0e18 07F10807 		add	r7, r7, #8
 2570 0e1c BD46     		mov	sp, r7
 2571 0e1e 80BD     		pop	{r7, pc}
 2572              	.L183:
 2573              		.align	2
 2574              	.L182:
 2575 0e20 00540040 		.word	1073763328
 2576 0e24 00580040 		.word	1073764352
 2577 0e28 00000000 		.word	.LC0
 2578              		.cfi_endproc
 2579              	.LFE55:
 2581              		.align	2
 2582              		.global	I2C_CheckEvent
 2583              		.thumb
 2584              		.thumb_func
 2586              	I2C_CheckEvent:
 2587              	.LFB56:
 906:../SPL/src/stm32f10x_i2c.c **** 
 907:../SPL/src/stm32f10x_i2c.c **** 
 908:../SPL/src/stm32f10x_i2c.c **** 
 909:../SPL/src/stm32f10x_i2c.c **** /**
 910:../SPL/src/stm32f10x_i2c.c ****  * @brief
 911:../SPL/src/stm32f10x_i2c.c ****  ****************************************************************************************
 912:../SPL/src/stm32f10x_i2c.c ****  *
 913:../SPL/src/stm32f10x_i2c.c ****  *                         I2C State Monitoring Functions
 914:../SPL/src/stm32f10x_i2c.c ****  *                       
 915:../SPL/src/stm32f10x_i2c.c ****  ****************************************************************************************   
 916:../SPL/src/stm32f10x_i2c.c ****  * This I2C driver provides three different ways for I2C state monitoring
 917:../SPL/src/stm32f10x_i2c.c ****  *  depending on the application requirements and constraints:
 918:../SPL/src/stm32f10x_i2c.c ****  *        
 919:../SPL/src/stm32f10x_i2c.c ****  *  
 920:../SPL/src/stm32f10x_i2c.c ****  * 1) Basic state monitoring:
 921:../SPL/src/stm32f10x_i2c.c ****  *    Using I2C_CheckEvent() function:
 922:../SPL/src/stm32f10x_i2c.c ****  *    It compares the status registers (SR1 and SR2) content to a given event
 923:../SPL/src/stm32f10x_i2c.c ****  *    (can be the combination of one or more flags).
 924:../SPL/src/stm32f10x_i2c.c ****  *    It returns SUCCESS if the current status includes the given flags 
 925:../SPL/src/stm32f10x_i2c.c ****  *    and returns ERROR if one or more flags are missing in the current status.
 926:../SPL/src/stm32f10x_i2c.c ****  *    - When to use:
 927:../SPL/src/stm32f10x_i2c.c ****  *      - This function is suitable for most applications as well as for startup 
 928:../SPL/src/stm32f10x_i2c.c ****  *      activity since the events are fully described in the product reference manual 
 929:../SPL/src/stm32f10x_i2c.c ****  *      (RM0008).
 930:../SPL/src/stm32f10x_i2c.c ****  *      - It is also suitable for users who need to define their own events.
 931:../SPL/src/stm32f10x_i2c.c ****  *    - Limitations:
 932:../SPL/src/stm32f10x_i2c.c ****  *      - If an error occurs (ie. error flags are set besides to the monitored flags),
 933:../SPL/src/stm32f10x_i2c.c ****  *        the I2C_CheckEvent() function may return SUCCESS despite the communication
 934:../SPL/src/stm32f10x_i2c.c ****  *        hold or corrupted real state. 
 935:../SPL/src/stm32f10x_i2c.c ****  *        In this case, it is advised to use error interrupts to monitor the error
 936:../SPL/src/stm32f10x_i2c.c ****  *        events and handle them in the interrupt IRQ handler.
 937:../SPL/src/stm32f10x_i2c.c ****  *        
 938:../SPL/src/stm32f10x_i2c.c ****  *        @note 
 939:../SPL/src/stm32f10x_i2c.c ****  *        For error management, it is advised to use the following functions:
 940:../SPL/src/stm32f10x_i2c.c ****  *          - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
 941:../SPL/src/stm32f10x_i2c.c ****  *          - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs.
 942:../SPL/src/stm32f10x_i2c.c ****  *            Where x is the peripheral instance (I2C1, I2C2 ...)
 943:../SPL/src/stm32f10x_i2c.c ****  *          - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into I2Cx_ER_IRQHandler() 
 944:../SPL/src/stm32f10x_i2c.c ****  *            in order to determine which error occured.
 945:../SPL/src/stm32f10x_i2c.c ****  *          - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd()
 946:../SPL/src/stm32f10x_i2c.c ****  *            and/or I2C_GenerateStop() in order to clear the error flag and source,
 947:../SPL/src/stm32f10x_i2c.c ****  *            and return to correct communication status.
 948:../SPL/src/stm32f10x_i2c.c ****  *            
 949:../SPL/src/stm32f10x_i2c.c ****  *
 950:../SPL/src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring:
 951:../SPL/src/stm32f10x_i2c.c ****  *     Using the function I2C_GetLastEvent() which returns the image of both status 
 952:../SPL/src/stm32f10x_i2c.c ****  *     registers in a single word (uint32_t) (Status Register 2 value is shifted left 
 953:../SPL/src/stm32f10x_i2c.c ****  *     by 16 bits and concatenated to Status Register 1).
 954:../SPL/src/stm32f10x_i2c.c ****  *     - When to use:
 955:../SPL/src/stm32f10x_i2c.c ****  *       - This function is suitable for the same applications above but it allows to
 956:../SPL/src/stm32f10x_i2c.c ****  *         overcome the mentioned limitation of I2C_GetFlagStatus() function.
 957:../SPL/src/stm32f10x_i2c.c ****  *         The returned value could be compared to events already defined in the 
 958:../SPL/src/stm32f10x_i2c.c ****  *         library (stm32f10x_i2c.h) or to custom values defined by user.
 959:../SPL/src/stm32f10x_i2c.c ****  *       - This function is suitable when multiple flags are monitored at the same time.
 960:../SPL/src/stm32f10x_i2c.c ****  *       - At the opposite of I2C_CheckEvent() function, this function allows user to
 961:../SPL/src/stm32f10x_i2c.c ****  *         choose when an event is accepted (when all events flags are set and no 
 962:../SPL/src/stm32f10x_i2c.c ****  *         other flags are set or just when the needed flags are set like 
 963:../SPL/src/stm32f10x_i2c.c ****  *         I2C_CheckEvent() function).
 964:../SPL/src/stm32f10x_i2c.c ****  *     - Limitations:
 965:../SPL/src/stm32f10x_i2c.c ****  *       - User may need to define his own events.
 966:../SPL/src/stm32f10x_i2c.c ****  *       - Same remark concerning the error management is applicable for this 
 967:../SPL/src/stm32f10x_i2c.c ****  *         function if user decides to check only regular communication flags (and 
 968:../SPL/src/stm32f10x_i2c.c ****  *         ignores error flags).
 969:../SPL/src/stm32f10x_i2c.c ****  *     
 970:../SPL/src/stm32f10x_i2c.c ****  *
 971:../SPL/src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring:
 972:../SPL/src/stm32f10x_i2c.c ****  *     Using the function I2C_GetFlagStatus() which simply returns the status of 
 973:../SPL/src/stm32f10x_i2c.c ****  *     one single flag (ie. I2C_FLAG_RXNE ...). 
 974:../SPL/src/stm32f10x_i2c.c ****  *     - When to use:
 975:../SPL/src/stm32f10x_i2c.c ****  *        - This function could be used for specific applications or in debug phase.
 976:../SPL/src/stm32f10x_i2c.c ****  *        - It is suitable when only one flag checking is needed (most I2C events 
 977:../SPL/src/stm32f10x_i2c.c ****  *          are monitored through multiple flags).
 978:../SPL/src/stm32f10x_i2c.c ****  *     - Limitations: 
 979:../SPL/src/stm32f10x_i2c.c ****  *        - When calling this function, the Status register is accessed. Some flags are
 980:../SPL/src/stm32f10x_i2c.c ****  *          cleared when the status register is accessed. So checking the status
 981:../SPL/src/stm32f10x_i2c.c ****  *          of one Flag, may clear other ones.
 982:../SPL/src/stm32f10x_i2c.c ****  *        - Function may need to be called twice or more in order to monitor one 
 983:../SPL/src/stm32f10x_i2c.c ****  *          single event.
 984:../SPL/src/stm32f10x_i2c.c ****  *
 985:../SPL/src/stm32f10x_i2c.c ****  *  For detailed description of Events, please refer to section I2C_Events in 
 986:../SPL/src/stm32f10x_i2c.c ****  *  stm32f10x_i2c.h file.
 987:../SPL/src/stm32f10x_i2c.c ****  *  
 988:../SPL/src/stm32f10x_i2c.c ****  */
 989:../SPL/src/stm32f10x_i2c.c **** 
 990:../SPL/src/stm32f10x_i2c.c **** /**
 991:../SPL/src/stm32f10x_i2c.c ****  * 
 992:../SPL/src/stm32f10x_i2c.c ****  *  1) Basic state monitoring
 993:../SPL/src/stm32f10x_i2c.c ****  *******************************************************************************
 994:../SPL/src/stm32f10x_i2c.c ****  */
 995:../SPL/src/stm32f10x_i2c.c **** 
 996:../SPL/src/stm32f10x_i2c.c **** /**
 997:../SPL/src/stm32f10x_i2c.c ****   * @brief  Checks whether the last I2Cx Event is equal to the one passed
 998:../SPL/src/stm32f10x_i2c.c ****   *   as parameter.
 999:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1000:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_EVENT: specifies the event to be checked. 
1001:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1002:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED           : EV1
1003:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED              : EV1
1004:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED     : EV1
1005:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED        : EV1
1006:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED            : EV1
1007:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_RECEIVED                         : EV2
1008:../SPL/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)      : EV2
1009:../SPL/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)    : EV2
1010:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED                      : EV3
1011:../SPL/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)   : EV3
1012:../SPL/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL) : EV3
1013:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_ACK_FAILURE                           : EV3_2
1014:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_STOP_DETECTED                         : EV4
1015:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_SELECT                          : EV5
1016:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED            : EV6     
1017:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED               : EV6
1018:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_RECEIVED                        : EV7
1019:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING                    : EV8
1020:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED                     : EV8_2
1021:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_ADDRESS10                       : EV9
1022:../SPL/src/stm32f10x_i2c.c ****   *     
1023:../SPL/src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
1024:../SPL/src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
1025:../SPL/src/stm32f10x_i2c.c ****   *    
1026:../SPL/src/stm32f10x_i2c.c ****   * @retval An ErrorStatus enumeration value:
1027:../SPL/src/stm32f10x_i2c.c ****   * - SUCCESS: Last event is equal to the I2C_EVENT
1028:../SPL/src/stm32f10x_i2c.c ****   * - ERROR: Last event is different from the I2C_EVENT
1029:../SPL/src/stm32f10x_i2c.c ****   */
1030:../SPL/src/stm32f10x_i2c.c **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
1031:../SPL/src/stm32f10x_i2c.c **** {
 2588              		.loc 1 1031 0
 2589              		.cfi_startproc
 2590              		@ args = 0, pretend = 0, frame = 24
 2591              		@ frame_needed = 1, uses_anonymous_args = 0
 2592 0e2c 80B5     		push	{r7, lr}
 2593              	.LCFI81:
 2594              		.cfi_def_cfa_offset 8
 2595              		.cfi_offset 7, -8
 2596              		.cfi_offset 14, -4
 2597 0e2e 86B0     		sub	sp, sp, #24
 2598              	.LCFI82:
 2599              		.cfi_def_cfa_offset 32
 2600 0e30 00AF     		add	r7, sp, #0
 2601              	.LCFI83:
 2602              		.cfi_def_cfa_register 7
 2603 0e32 7860     		str	r0, [r7, #4]
 2604 0e34 3960     		str	r1, [r7, #0]
1032:../SPL/src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 2605              		.loc 1 1032 0
 2606 0e36 4FF00003 		mov	r3, #0
 2607 0e3a 3B61     		str	r3, [r7, #16]
1033:../SPL/src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 2608              		.loc 1 1033 0
 2609 0e3c 4FF00003 		mov	r3, #0
 2610 0e40 FB60     		str	r3, [r7, #12]
 2611 0e42 4FF00003 		mov	r3, #0
 2612 0e46 BB60     		str	r3, [r7, #8]
1034:../SPL/src/stm32f10x_i2c.c ****   ErrorStatus status = ERROR;
 2613              		.loc 1 1034 0
 2614 0e48 4FF00003 		mov	r3, #0
 2615 0e4c FB75     		strb	r3, [r7, #23]
1035:../SPL/src/stm32f10x_i2c.c **** 
1036:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1037:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2616              		.loc 1 1037 0
 2617 0e4e 7A68     		ldr	r2, [r7, #4]
 2618 0e50 424B     		ldr	r3, .L190
 2619 0e52 9A42     		cmp	r2, r3
 2620 0e54 08D0     		beq	.L185
 2621              		.loc 1 1037 0 is_stmt 0 discriminator 1
 2622 0e56 7A68     		ldr	r2, [r7, #4]
 2623 0e58 414B     		ldr	r3, .L190+4
 2624 0e5a 9A42     		cmp	r2, r3
 2625 0e5c 04D0     		beq	.L185
 2626              		.loc 1 1037 0 discriminator 2
 2627 0e5e 4148     		ldr	r0, .L190+8
 2628 0e60 40F20D41 		movw	r1, #1037
 2629 0e64 FFF7FEFF 		bl	assert_failed
 2630              	.L185:
1038:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_EVENT(I2C_EVENT));
 2631              		.loc 1 1038 0 is_stmt 1
 2632 0e68 3A68     		ldr	r2, [r7, #0]
 2633 0e6a 3F4B     		ldr	r3, .L190+12
 2634 0e6c 9A42     		cmp	r2, r3
 2635 0e6e 4FD0     		beq	.L186
 2636              		.loc 1 1038 0 is_stmt 0 discriminator 1
 2637 0e70 3B68     		ldr	r3, [r7, #0]
 2638 0e72 B3F1021F 		cmp	r3, #131074
 2639 0e76 4BD0     		beq	.L186
 2640              		.loc 1 1038 0 discriminator 2
 2641 0e78 3A68     		ldr	r2, [r7, #0]
 2642 0e7a 3C4B     		ldr	r3, .L190+16
 2643 0e7c 9A42     		cmp	r2, r3
 2644 0e7e 47D0     		beq	.L186
 2645              		.loc 1 1038 0 discriminator 3
 2646 0e80 3B68     		ldr	r3, [r7, #0]
 2647 0e82 B3F5020F 		cmp	r3, #8519680
 2648 0e86 43D0     		beq	.L186
 2649              		.loc 1 1038 0 discriminator 4
 2650 0e88 3B68     		ldr	r3, [r7, #0]
 2651 0e8a B3F5901F 		cmp	r3, #1179648
 2652 0e8e 3FD0     		beq	.L186
 2653              		.loc 1 1038 0 discriminator 5
 2654 0e90 3A68     		ldr	r2, [r7, #0]
 2655 0e92 374B     		ldr	r3, .L190+20
 2656 0e94 9A42     		cmp	r2, r3
 2657 0e96 3BD0     		beq	.L186
 2658              		.loc 1 1038 0 discriminator 6
 2659 0e98 3A68     		ldr	r2, [r7, #0]
 2660 0e9a 364B     		ldr	r3, .L190+24
 2661 0e9c 9A42     		cmp	r2, r3
 2662 0e9e 37D0     		beq	.L186
 2663              		.loc 1 1038 0 discriminator 7
 2664 0ea0 3A68     		ldr	r2, [r7, #0]
 2665 0ea2 354B     		ldr	r3, .L190+28
 2666 0ea4 9A42     		cmp	r2, r3
 2667 0ea6 33D0     		beq	.L186
 2668              		.loc 1 1038 0 discriminator 8
 2669 0ea8 3A68     		ldr	r2, [r7, #0]
 2670 0eaa 344B     		ldr	r3, .L190+32
 2671 0eac 9A42     		cmp	r2, r3
 2672 0eae 2FD0     		beq	.L186
 2673              		.loc 1 1038 0 discriminator 9
 2674 0eb0 3A68     		ldr	r2, [r7, #0]
 2675 0eb2 334B     		ldr	r3, .L190+36
 2676 0eb4 9A42     		cmp	r2, r3
 2677 0eb6 2BD0     		beq	.L186
 2678              		.loc 1 1038 0 discriminator 10
 2679 0eb8 3A68     		ldr	r2, [r7, #0]
 2680 0eba 324B     		ldr	r3, .L190+40
 2681 0ebc 9A42     		cmp	r2, r3
 2682 0ebe 27D0     		beq	.L186
 2683              		.loc 1 1038 0 discriminator 11
 2684 0ec0 3B68     		ldr	r3, [r7, #0]
 2685 0ec2 102B     		cmp	r3, #16
 2686 0ec4 24D0     		beq	.L186
 2687              		.loc 1 1038 0 discriminator 12
 2688 0ec6 3A68     		ldr	r2, [r7, #0]
 2689 0ec8 2F4B     		ldr	r3, .L190+44
 2690 0eca 9A42     		cmp	r2, r3
 2691 0ecc 20D0     		beq	.L186
 2692              		.loc 1 1038 0 discriminator 13
 2693 0ece 3A68     		ldr	r2, [r7, #0]
 2694 0ed0 2E4B     		ldr	r3, .L190+48
 2695 0ed2 9A42     		cmp	r2, r3
 2696 0ed4 1CD0     		beq	.L186
 2697              		.loc 1 1038 0 discriminator 14
 2698 0ed6 3A68     		ldr	r2, [r7, #0]
 2699 0ed8 2D4B     		ldr	r3, .L190+52
 2700 0eda 9A42     		cmp	r2, r3
 2701 0edc 18D0     		beq	.L186
 2702              		.loc 1 1038 0 discriminator 15
 2703 0ede 3A68     		ldr	r2, [r7, #0]
 2704 0ee0 2C4B     		ldr	r3, .L190+56
 2705 0ee2 9A42     		cmp	r2, r3
 2706 0ee4 14D0     		beq	.L186
 2707              		.loc 1 1038 0 discriminator 16
 2708 0ee6 3A68     		ldr	r2, [r7, #0]
 2709 0ee8 2B4B     		ldr	r3, .L190+60
 2710 0eea 9A42     		cmp	r2, r3
 2711 0eec 10D0     		beq	.L186
 2712              		.loc 1 1038 0 discriminator 17
 2713 0eee 3A68     		ldr	r2, [r7, #0]
 2714 0ef0 2A4B     		ldr	r3, .L190+64
 2715 0ef2 9A42     		cmp	r2, r3
 2716 0ef4 0CD0     		beq	.L186
 2717              		.loc 1 1038 0 discriminator 18
 2718 0ef6 3A68     		ldr	r2, [r7, #0]
 2719 0ef8 294B     		ldr	r3, .L190+68
 2720 0efa 9A42     		cmp	r2, r3
 2721 0efc 08D0     		beq	.L186
 2722              		.loc 1 1038 0 discriminator 19
 2723 0efe 3B68     		ldr	r3, [r7, #0]
 2724 0f00 B3F5806F 		cmp	r3, #1024
 2725 0f04 04D0     		beq	.L186
 2726              		.loc 1 1038 0 discriminator 20
 2727 0f06 1748     		ldr	r0, .L190+8
 2728 0f08 40F20E41 		movw	r1, #1038
 2729 0f0c FFF7FEFF 		bl	assert_failed
 2730              	.L186:
1039:../SPL/src/stm32f10x_i2c.c **** 
1040:../SPL/src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
1041:../SPL/src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 2731              		.loc 1 1041 0 is_stmt 1
 2732 0f10 7B68     		ldr	r3, [r7, #4]
 2733 0f12 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 2734 0f14 9BB2     		uxth	r3, r3
 2735 0f16 FB60     		str	r3, [r7, #12]
1042:../SPL/src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 2736              		.loc 1 1042 0
 2737 0f18 7B68     		ldr	r3, [r7, #4]
 2738 0f1a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2739 0f1c 9BB2     		uxth	r3, r3
 2740 0f1e BB60     		str	r3, [r7, #8]
1043:../SPL/src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 2741              		.loc 1 1043 0
 2742 0f20 BB68     		ldr	r3, [r7, #8]
 2743 0f22 4FEA0343 		lsl	r3, r3, #16
 2744 0f26 BB60     		str	r3, [r7, #8]
1044:../SPL/src/stm32f10x_i2c.c **** 
1045:../SPL/src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1046:../SPL/src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 2745              		.loc 1 1046 0
 2746 0f28 FA68     		ldr	r2, [r7, #12]
 2747 0f2a BB68     		ldr	r3, [r7, #8]
 2748 0f2c 1343     		orrs	r3, r3, r2
 2749 0f2e 23F07F43 		bic	r3, r3, #-16777216
 2750 0f32 3B61     		str	r3, [r7, #16]
1047:../SPL/src/stm32f10x_i2c.c **** 
1048:../SPL/src/stm32f10x_i2c.c ****   /* Check whether the last event contains the I2C_EVENT */
1049:../SPL/src/stm32f10x_i2c.c ****   if ((lastevent & I2C_EVENT) == I2C_EVENT)
 2751              		.loc 1 1049 0
 2752 0f34 3A69     		ldr	r2, [r7, #16]
 2753 0f36 3B68     		ldr	r3, [r7, #0]
 2754 0f38 1A40     		ands	r2, r2, r3
 2755 0f3a 3B68     		ldr	r3, [r7, #0]
 2756 0f3c 9A42     		cmp	r2, r3
 2757 0f3e 03D1     		bne	.L187
1050:../SPL/src/stm32f10x_i2c.c ****   {
1051:../SPL/src/stm32f10x_i2c.c ****     /* SUCCESS: last event is equal to I2C_EVENT */
1052:../SPL/src/stm32f10x_i2c.c ****     status = SUCCESS;
 2758              		.loc 1 1052 0
 2759 0f40 4FF00103 		mov	r3, #1
 2760 0f44 FB75     		strb	r3, [r7, #23]
 2761 0f46 02E0     		b	.L188
 2762              	.L187:
1053:../SPL/src/stm32f10x_i2c.c ****   }
1054:../SPL/src/stm32f10x_i2c.c ****   else
1055:../SPL/src/stm32f10x_i2c.c ****   {
1056:../SPL/src/stm32f10x_i2c.c ****     /* ERROR: last event is different from I2C_EVENT */
1057:../SPL/src/stm32f10x_i2c.c ****     status = ERROR;
 2763              		.loc 1 1057 0
 2764 0f48 4FF00003 		mov	r3, #0
 2765 0f4c FB75     		strb	r3, [r7, #23]
 2766              	.L188:
1058:../SPL/src/stm32f10x_i2c.c ****   }
1059:../SPL/src/stm32f10x_i2c.c ****   /* Return status */
1060:../SPL/src/stm32f10x_i2c.c ****   return status;
 2767              		.loc 1 1060 0
 2768 0f4e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1061:../SPL/src/stm32f10x_i2c.c **** }
 2769              		.loc 1 1061 0
 2770 0f50 1846     		mov	r0, r3
 2771 0f52 07F11807 		add	r7, r7, #24
 2772 0f56 BD46     		mov	sp, r7
 2773 0f58 80BD     		pop	{r7, pc}
 2774              	.L191:
 2775 0f5a 00BF     		.align	2
 2776              	.L190:
 2777 0f5c 00540040 		.word	1073763328
 2778 0f60 00580040 		.word	1073764352
 2779 0f64 00000000 		.word	.LC0
 2780 0f68 82000600 		.word	393346
 2781 0f6c 80008600 		.word	8781952
 2782 0f70 40000200 		.word	131136
 2783 0f74 40008200 		.word	8519744
 2784 0f78 40001200 		.word	1179712
 2785 0f7c 84000600 		.word	393348
 2786 0f80 84008600 		.word	8781956
 2787 0f84 84001600 		.word	1441924
 2788 0f88 01000300 		.word	196609
 2789 0f8c 82000700 		.word	458882
 2790 0f90 02000300 		.word	196610
 2791 0f94 40000300 		.word	196672
 2792 0f98 84000700 		.word	458884
 2793 0f9c 80000700 		.word	458880
 2794 0fa0 08000300 		.word	196616
 2795              		.cfi_endproc
 2796              	.LFE56:
 2798              		.align	2
 2799              		.global	I2C_GetLastEvent
 2800              		.thumb
 2801              		.thumb_func
 2803              	I2C_GetLastEvent:
 2804              	.LFB57:
1062:../SPL/src/stm32f10x_i2c.c **** 
1063:../SPL/src/stm32f10x_i2c.c **** /**
1064:../SPL/src/stm32f10x_i2c.c ****  * 
1065:../SPL/src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring
1066:../SPL/src/stm32f10x_i2c.c ****  *******************************************************************************
1067:../SPL/src/stm32f10x_i2c.c ****  */
1068:../SPL/src/stm32f10x_i2c.c **** 
1069:../SPL/src/stm32f10x_i2c.c **** /**
1070:../SPL/src/stm32f10x_i2c.c ****   * @brief  Returns the last I2Cx Event.
1071:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1072:../SPL/src/stm32f10x_i2c.c ****   *     
1073:../SPL/src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
1074:../SPL/src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
1075:../SPL/src/stm32f10x_i2c.c ****   *    
1076:../SPL/src/stm32f10x_i2c.c ****   * @retval The last event
1077:../SPL/src/stm32f10x_i2c.c ****   */
1078:../SPL/src/stm32f10x_i2c.c **** uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
1079:../SPL/src/stm32f10x_i2c.c **** {
 2805              		.loc 1 1079 0
 2806              		.cfi_startproc
 2807              		@ args = 0, pretend = 0, frame = 24
 2808              		@ frame_needed = 1, uses_anonymous_args = 0
 2809 0fa4 80B5     		push	{r7, lr}
 2810              	.LCFI84:
 2811              		.cfi_def_cfa_offset 8
 2812              		.cfi_offset 7, -8
 2813              		.cfi_offset 14, -4
 2814 0fa6 86B0     		sub	sp, sp, #24
 2815              	.LCFI85:
 2816              		.cfi_def_cfa_offset 32
 2817 0fa8 00AF     		add	r7, sp, #0
 2818              	.LCFI86:
 2819              		.cfi_def_cfa_register 7
 2820 0faa 7860     		str	r0, [r7, #4]
1080:../SPL/src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 2821              		.loc 1 1080 0
 2822 0fac 4FF00003 		mov	r3, #0
 2823 0fb0 7B61     		str	r3, [r7, #20]
1081:../SPL/src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 2824              		.loc 1 1081 0
 2825 0fb2 4FF00003 		mov	r3, #0
 2826 0fb6 3B61     		str	r3, [r7, #16]
 2827 0fb8 4FF00003 		mov	r3, #0
 2828 0fbc FB60     		str	r3, [r7, #12]
1082:../SPL/src/stm32f10x_i2c.c **** 
1083:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1084:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2829              		.loc 1 1084 0
 2830 0fbe 7A68     		ldr	r2, [r7, #4]
 2831 0fc0 114B     		ldr	r3, .L195
 2832 0fc2 9A42     		cmp	r2, r3
 2833 0fc4 08D0     		beq	.L193
 2834              		.loc 1 1084 0 is_stmt 0 discriminator 1
 2835 0fc6 7A68     		ldr	r2, [r7, #4]
 2836 0fc8 104B     		ldr	r3, .L195+4
 2837 0fca 9A42     		cmp	r2, r3
 2838 0fcc 04D0     		beq	.L193
 2839              		.loc 1 1084 0 discriminator 2
 2840 0fce 1048     		ldr	r0, .L195+8
 2841 0fd0 40F23C41 		movw	r1, #1084
 2842 0fd4 FFF7FEFF 		bl	assert_failed
 2843              	.L193:
1085:../SPL/src/stm32f10x_i2c.c **** 
1086:../SPL/src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
1087:../SPL/src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 2844              		.loc 1 1087 0 is_stmt 1
 2845 0fd8 7B68     		ldr	r3, [r7, #4]
 2846 0fda 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 2847 0fdc 9BB2     		uxth	r3, r3
 2848 0fde 3B61     		str	r3, [r7, #16]
1088:../SPL/src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 2849              		.loc 1 1088 0
 2850 0fe0 7B68     		ldr	r3, [r7, #4]
 2851 0fe2 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2852 0fe4 9BB2     		uxth	r3, r3
 2853 0fe6 FB60     		str	r3, [r7, #12]
1089:../SPL/src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 2854              		.loc 1 1089 0
 2855 0fe8 FB68     		ldr	r3, [r7, #12]
 2856 0fea 4FEA0343 		lsl	r3, r3, #16
 2857 0fee FB60     		str	r3, [r7, #12]
1090:../SPL/src/stm32f10x_i2c.c **** 
1091:../SPL/src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1092:../SPL/src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 2858              		.loc 1 1092 0
 2859 0ff0 3A69     		ldr	r2, [r7, #16]
 2860 0ff2 FB68     		ldr	r3, [r7, #12]
 2861 0ff4 1343     		orrs	r3, r3, r2
 2862 0ff6 23F07F43 		bic	r3, r3, #-16777216
 2863 0ffa 7B61     		str	r3, [r7, #20]
1093:../SPL/src/stm32f10x_i2c.c **** 
1094:../SPL/src/stm32f10x_i2c.c ****   /* Return status */
1095:../SPL/src/stm32f10x_i2c.c ****   return lastevent;
 2864              		.loc 1 1095 0
 2865 0ffc 7B69     		ldr	r3, [r7, #20]
1096:../SPL/src/stm32f10x_i2c.c **** }
 2866              		.loc 1 1096 0
 2867 0ffe 1846     		mov	r0, r3
 2868 1000 07F11807 		add	r7, r7, #24
 2869 1004 BD46     		mov	sp, r7
 2870 1006 80BD     		pop	{r7, pc}
 2871              	.L196:
 2872              		.align	2
 2873              	.L195:
 2874 1008 00540040 		.word	1073763328
 2875 100c 00580040 		.word	1073764352
 2876 1010 00000000 		.word	.LC0
 2877              		.cfi_endproc
 2878              	.LFE57:
 2880              		.align	2
 2881              		.global	I2C_GetFlagStatus
 2882              		.thumb
 2883              		.thumb_func
 2885              	I2C_GetFlagStatus:
 2886              	.LFB58:
1097:../SPL/src/stm32f10x_i2c.c **** 
1098:../SPL/src/stm32f10x_i2c.c **** /**
1099:../SPL/src/stm32f10x_i2c.c ****  * 
1100:../SPL/src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring
1101:../SPL/src/stm32f10x_i2c.c ****  *******************************************************************************
1102:../SPL/src/stm32f10x_i2c.c ****  */
1103:../SPL/src/stm32f10x_i2c.c **** 
1104:../SPL/src/stm32f10x_i2c.c **** /**
1105:../SPL/src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C flag is set or not.
1106:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1107:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to check. 
1108:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1109:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_DUALF: Dual flag (Slave mode)
1110:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
1111:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
1112:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_GENCALL: General call header flag (Slave mode)
1113:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TRA: Transmitter/Receiver flag
1114:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BUSY: Bus busy flag
1115:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_MSL: Master/Slave flag
1116:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1117:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1118:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1119:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1120:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1121:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1122:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1123:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TXE: Data register empty flag (Transmitter)
1124:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag
1125:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode)
1126:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
1127:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BTF: Byte transfer finished flag
1128:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL"
1129:../SPL/src/stm32f10x_i2c.c ****   *   Address matched flag (Slave mode)"ENDA"
1130:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
1131:../SPL/src/stm32f10x_i2c.c ****   * @retval The new state of I2C_FLAG (SET or RESET).
1132:../SPL/src/stm32f10x_i2c.c ****   */
1133:../SPL/src/stm32f10x_i2c.c **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1134:../SPL/src/stm32f10x_i2c.c **** {
 2887              		.loc 1 1134 0
 2888              		.cfi_startproc
 2889              		@ args = 0, pretend = 0, frame = 24
 2890              		@ frame_needed = 1, uses_anonymous_args = 0
 2891 1014 80B5     		push	{r7, lr}
 2892              	.LCFI87:
 2893              		.cfi_def_cfa_offset 8
 2894              		.cfi_offset 7, -8
 2895              		.cfi_offset 14, -4
 2896 1016 86B0     		sub	sp, sp, #24
 2897              	.LCFI88:
 2898              		.cfi_def_cfa_offset 32
 2899 1018 00AF     		add	r7, sp, #0
 2900              	.LCFI89:
 2901              		.cfi_def_cfa_register 7
 2902 101a 7860     		str	r0, [r7, #4]
 2903 101c 3960     		str	r1, [r7, #0]
1135:../SPL/src/stm32f10x_i2c.c ****   FlagStatus bitstatus = RESET;
 2904              		.loc 1 1135 0
 2905 101e 4FF00003 		mov	r3, #0
 2906 1022 FB75     		strb	r3, [r7, #23]
1136:../SPL/src/stm32f10x_i2c.c ****   __IO uint32_t i2creg = 0, i2cxbase = 0;
 2907              		.loc 1 1136 0
 2908 1024 4FF00003 		mov	r3, #0
 2909 1028 3B61     		str	r3, [r7, #16]
 2910 102a 4FF00003 		mov	r3, #0
 2911 102e FB60     		str	r3, [r7, #12]
1137:../SPL/src/stm32f10x_i2c.c **** 
1138:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1139:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 2912              		.loc 1 1139 0
 2913 1030 7A68     		ldr	r2, [r7, #4]
 2914 1032 494B     		ldr	r3, .L205
 2915 1034 9A42     		cmp	r2, r3
 2916 1036 08D0     		beq	.L198
 2917              		.loc 1 1139 0 is_stmt 0 discriminator 1
 2918 1038 7A68     		ldr	r2, [r7, #4]
 2919 103a 484B     		ldr	r3, .L205+4
 2920 103c 9A42     		cmp	r2, r3
 2921 103e 04D0     		beq	.L198
 2922              		.loc 1 1139 0 discriminator 2
 2923 1040 4748     		ldr	r0, .L205+8
 2924 1042 40F27341 		movw	r1, #1139
 2925 1046 FFF7FEFF 		bl	assert_failed
 2926              	.L198:
1140:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
 2927              		.loc 1 1140 0 is_stmt 1
 2928 104a 3B68     		ldr	r3, [r7, #0]
 2929 104c B3F5000F 		cmp	r3, #8388608
 2930 1050 54D0     		beq	.L199
 2931              		.loc 1 1140 0 is_stmt 0 discriminator 1
 2932 1052 3B68     		ldr	r3, [r7, #0]
 2933 1054 B3F5800F 		cmp	r3, #4194304
 2934 1058 50D0     		beq	.L199
 2935              		.loc 1 1140 0 discriminator 2
 2936 105a 3B68     		ldr	r3, [r7, #0]
 2937 105c B3F5001F 		cmp	r3, #2097152
 2938 1060 4CD0     		beq	.L199
 2939              		.loc 1 1140 0 discriminator 3
 2940 1062 3B68     		ldr	r3, [r7, #0]
 2941 1064 B3F5801F 		cmp	r3, #1048576
 2942 1068 48D0     		beq	.L199
 2943              		.loc 1 1140 0 discriminator 4
 2944 106a 3B68     		ldr	r3, [r7, #0]
 2945 106c B3F5802F 		cmp	r3, #262144
 2946 1070 44D0     		beq	.L199
 2947              		.loc 1 1140 0 discriminator 5
 2948 1072 3B68     		ldr	r3, [r7, #0]
 2949 1074 B3F5003F 		cmp	r3, #131072
 2950 1078 40D0     		beq	.L199
 2951              		.loc 1 1140 0 discriminator 6
 2952 107a 3B68     		ldr	r3, [r7, #0]
 2953 107c B3F5803F 		cmp	r3, #65536
 2954 1080 3CD0     		beq	.L199
 2955              		.loc 1 1140 0 discriminator 7
 2956 1082 3A68     		ldr	r2, [r7, #0]
 2957 1084 374B     		ldr	r3, .L205+12
 2958 1086 9A42     		cmp	r2, r3
 2959 1088 38D0     		beq	.L199
 2960              		.loc 1 1140 0 discriminator 8
 2961 108a 3A68     		ldr	r2, [r7, #0]
 2962 108c 364B     		ldr	r3, .L205+16
 2963 108e 9A42     		cmp	r2, r3
 2964 1090 34D0     		beq	.L199
 2965              		.loc 1 1140 0 discriminator 9
 2966 1092 3B68     		ldr	r3, [r7, #0]
 2967 1094 B3F1102F 		cmp	r3, #268439552
 2968 1098 30D0     		beq	.L199
 2969              		.loc 1 1140 0 discriminator 10
 2970 109a 3A68     		ldr	r2, [r7, #0]
 2971 109c 334B     		ldr	r3, .L205+20
 2972 109e 9A42     		cmp	r2, r3
 2973 10a0 2CD0     		beq	.L199
 2974              		.loc 1 1140 0 discriminator 11
 2975 10a2 3A68     		ldr	r2, [r7, #0]
 2976 10a4 324B     		ldr	r3, .L205+24
 2977 10a6 9A42     		cmp	r2, r3
 2978 10a8 28D0     		beq	.L199
 2979              		.loc 1 1140 0 discriminator 12
 2980 10aa 3A68     		ldr	r2, [r7, #0]
 2981 10ac 314B     		ldr	r3, .L205+28
 2982 10ae 9A42     		cmp	r2, r3
 2983 10b0 24D0     		beq	.L199
 2984              		.loc 1 1140 0 discriminator 13
 2985 10b2 3A68     		ldr	r2, [r7, #0]
 2986 10b4 304B     		ldr	r3, .L205+32
 2987 10b6 9A42     		cmp	r2, r3
 2988 10b8 20D0     		beq	.L199
 2989              		.loc 1 1140 0 discriminator 14
 2990 10ba 3A68     		ldr	r2, [r7, #0]
 2991 10bc 2F4B     		ldr	r3, .L205+36
 2992 10be 9A42     		cmp	r2, r3
 2993 10c0 1CD0     		beq	.L199
 2994              		.loc 1 1140 0 discriminator 15
 2995 10c2 3A68     		ldr	r2, [r7, #0]
 2996 10c4 2E4B     		ldr	r3, .L205+40
 2997 10c6 9A42     		cmp	r2, r3
 2998 10c8 18D0     		beq	.L199
 2999              		.loc 1 1140 0 discriminator 16
 3000 10ca 3A68     		ldr	r2, [r7, #0]
 3001 10cc 2D4B     		ldr	r3, .L205+44
 3002 10ce 9A42     		cmp	r2, r3
 3003 10d0 14D0     		beq	.L199
 3004              		.loc 1 1140 0 discriminator 17
 3005 10d2 3A68     		ldr	r2, [r7, #0]
 3006 10d4 2C4B     		ldr	r3, .L205+48
 3007 10d6 9A42     		cmp	r2, r3
 3008 10d8 10D0     		beq	.L199
 3009              		.loc 1 1140 0 discriminator 18
 3010 10da 3A68     		ldr	r2, [r7, #0]
 3011 10dc 2B4B     		ldr	r3, .L205+52
 3012 10de 9A42     		cmp	r2, r3
 3013 10e0 0CD0     		beq	.L199
 3014              		.loc 1 1140 0 discriminator 19
 3015 10e2 3A68     		ldr	r2, [r7, #0]
 3016 10e4 2A4B     		ldr	r3, .L205+56
 3017 10e6 9A42     		cmp	r2, r3
 3018 10e8 08D0     		beq	.L199
 3019              		.loc 1 1140 0 discriminator 20
 3020 10ea 3A68     		ldr	r2, [r7, #0]
 3021 10ec 294B     		ldr	r3, .L205+60
 3022 10ee 9A42     		cmp	r2, r3
 3023 10f0 04D0     		beq	.L199
 3024              		.loc 1 1140 0 discriminator 21
 3025 10f2 1B48     		ldr	r0, .L205+8
 3026 10f4 40F27441 		movw	r1, #1140
 3027 10f8 FFF7FEFF 		bl	assert_failed
 3028              	.L199:
1141:../SPL/src/stm32f10x_i2c.c **** 
1142:../SPL/src/stm32f10x_i2c.c ****   /* Get the I2Cx peripheral base address */
1143:../SPL/src/stm32f10x_i2c.c ****   i2cxbase = (uint32_t)I2Cx;
 3029              		.loc 1 1143 0 is_stmt 1
 3030 10fc 7B68     		ldr	r3, [r7, #4]
 3031 10fe FB60     		str	r3, [r7, #12]
1144:../SPL/src/stm32f10x_i2c.c ****   
1145:../SPL/src/stm32f10x_i2c.c ****   /* Read flag register index */
1146:../SPL/src/stm32f10x_i2c.c ****   i2creg = I2C_FLAG >> 28;
 3032              		.loc 1 1146 0
 3033 1100 3B68     		ldr	r3, [r7, #0]
 3034 1102 4FEA1373 		lsr	r3, r3, #28
 3035 1106 3B61     		str	r3, [r7, #16]
1147:../SPL/src/stm32f10x_i2c.c ****   
1148:../SPL/src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1149:../SPL/src/stm32f10x_i2c.c ****   I2C_FLAG &= FLAG_Mask;
 3036              		.loc 1 1149 0
 3037 1108 3B68     		ldr	r3, [r7, #0]
 3038 110a 23F07F43 		bic	r3, r3, #-16777216
 3039 110e 3B60     		str	r3, [r7, #0]
1150:../SPL/src/stm32f10x_i2c.c ****   
1151:../SPL/src/stm32f10x_i2c.c ****   if(i2creg != 0)
 3040              		.loc 1 1151 0
 3041 1110 3B69     		ldr	r3, [r7, #16]
 3042 1112 002B     		cmp	r3, #0
 3043 1114 04D0     		beq	.L200
1152:../SPL/src/stm32f10x_i2c.c ****   {
1153:../SPL/src/stm32f10x_i2c.c ****     /* Get the I2Cx SR1 register address */
1154:../SPL/src/stm32f10x_i2c.c ****     i2cxbase += 0x14;
 3044              		.loc 1 1154 0
 3045 1116 FB68     		ldr	r3, [r7, #12]
 3046 1118 03F11403 		add	r3, r3, #20
 3047 111c FB60     		str	r3, [r7, #12]
 3048 111e 07E0     		b	.L201
 3049              	.L200:
1155:../SPL/src/stm32f10x_i2c.c ****   }
1156:../SPL/src/stm32f10x_i2c.c ****   else
1157:../SPL/src/stm32f10x_i2c.c ****   {
1158:../SPL/src/stm32f10x_i2c.c ****     /* Flag in I2Cx SR2 Register */
1159:../SPL/src/stm32f10x_i2c.c ****     I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 3050              		.loc 1 1159 0
 3051 1120 3B68     		ldr	r3, [r7, #0]
 3052 1122 4FEA1343 		lsr	r3, r3, #16
 3053 1126 3B60     		str	r3, [r7, #0]
1160:../SPL/src/stm32f10x_i2c.c ****     /* Get the I2Cx SR2 register address */
1161:../SPL/src/stm32f10x_i2c.c ****     i2cxbase += 0x18;
 3054              		.loc 1 1161 0
 3055 1128 FB68     		ldr	r3, [r7, #12]
 3056 112a 03F11803 		add	r3, r3, #24
 3057 112e FB60     		str	r3, [r7, #12]
 3058              	.L201:
1162:../SPL/src/stm32f10x_i2c.c ****   }
1163:../SPL/src/stm32f10x_i2c.c ****   
1164:../SPL/src/stm32f10x_i2c.c ****   if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 3059              		.loc 1 1164 0
 3060 1130 FB68     		ldr	r3, [r7, #12]
 3061 1132 1A68     		ldr	r2, [r3, #0]
 3062 1134 3B68     		ldr	r3, [r7, #0]
 3063 1136 1340     		ands	r3, r3, r2
 3064 1138 002B     		cmp	r3, #0
 3065 113a 03D0     		beq	.L202
1165:../SPL/src/stm32f10x_i2c.c ****   {
1166:../SPL/src/stm32f10x_i2c.c ****     /* I2C_FLAG is set */
1167:../SPL/src/stm32f10x_i2c.c ****     bitstatus = SET;
 3066              		.loc 1 1167 0
 3067 113c 4FF00103 		mov	r3, #1
 3068 1140 FB75     		strb	r3, [r7, #23]
 3069 1142 02E0     		b	.L203
 3070              	.L202:
1168:../SPL/src/stm32f10x_i2c.c ****   }
1169:../SPL/src/stm32f10x_i2c.c ****   else
1170:../SPL/src/stm32f10x_i2c.c ****   {
1171:../SPL/src/stm32f10x_i2c.c ****     /* I2C_FLAG is reset */
1172:../SPL/src/stm32f10x_i2c.c ****     bitstatus = RESET;
 3071              		.loc 1 1172 0
 3072 1144 4FF00003 		mov	r3, #0
 3073 1148 FB75     		strb	r3, [r7, #23]
 3074              	.L203:
1173:../SPL/src/stm32f10x_i2c.c ****   }
1174:../SPL/src/stm32f10x_i2c.c ****   
1175:../SPL/src/stm32f10x_i2c.c ****   /* Return the I2C_FLAG status */
1176:../SPL/src/stm32f10x_i2c.c ****   return  bitstatus;
 3075              		.loc 1 1176 0
 3076 114a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1177:../SPL/src/stm32f10x_i2c.c **** }
 3077              		.loc 1 1177 0
 3078 114c 1846     		mov	r0, r3
 3079 114e 07F11807 		add	r7, r7, #24
 3080 1152 BD46     		mov	sp, r7
 3081 1154 80BD     		pop	{r7, pc}
 3082              	.L206:
 3083 1156 00BF     		.align	2
 3084              	.L205:
 3085 1158 00540040 		.word	1073763328
 3086 115c 00580040 		.word	1073764352
 3087 1160 00000000 		.word	.LC0
 3088 1164 00800010 		.word	268468224
 3089 1168 00400010 		.word	268451840
 3090 116c 00080010 		.word	268437504
 3091 1170 00040010 		.word	268436480
 3092 1174 00020010 		.word	268435968
 3093 1178 00010010 		.word	268435712
 3094 117c 80000010 		.word	268435584
 3095 1180 40000010 		.word	268435520
 3096 1184 10000010 		.word	268435472
 3097 1188 08000010 		.word	268435464
 3098 118c 04000010 		.word	268435460
 3099 1190 02000010 		.word	268435458
 3100 1194 01000010 		.word	268435457
 3101              		.cfi_endproc
 3102              	.LFE58:
 3104              		.align	2
 3105              		.global	I2C_ClearFlag
 3106              		.thumb
 3107              		.thumb_func
 3109              	I2C_ClearFlag:
 3110              	.LFB59:
1178:../SPL/src/stm32f10x_i2c.c **** 
1179:../SPL/src/stm32f10x_i2c.c **** 
1180:../SPL/src/stm32f10x_i2c.c **** 
1181:../SPL/src/stm32f10x_i2c.c **** /**
1182:../SPL/src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cx's pending flags.
1183:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1184:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to clear. 
1185:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1186:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1187:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1188:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1189:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1190:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1191:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1192:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1193:../SPL/src/stm32f10x_i2c.c ****   *   
1194:../SPL/src/stm32f10x_i2c.c ****   * @note
1195:../SPL/src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1196:../SPL/src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation 
1197:../SPL/src/stm32f10x_i2c.c ****   *     to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1198:../SPL/src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1199:../SPL/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the 
1200:../SPL/src/stm32f10x_i2c.c ****   *     second byte of the address in DR register.
1201:../SPL/src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1202:../SPL/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a 
1203:../SPL/src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1204:../SPL/src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1205:../SPL/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to 
1206:../SPL/src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1207:../SPL/src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1
1208:../SPL/src/stm32f10x_i2c.c ****   *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
1209:../SPL/src/stm32f10x_i2c.c ****   *     register  (I2C_SendData()).
1210:../SPL/src/stm32f10x_i2c.c ****   * @retval None
1211:../SPL/src/stm32f10x_i2c.c ****   */
1212:../SPL/src/stm32f10x_i2c.c **** void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1213:../SPL/src/stm32f10x_i2c.c **** {
 3111              		.loc 1 1213 0
 3112              		.cfi_startproc
 3113              		@ args = 0, pretend = 0, frame = 16
 3114              		@ frame_needed = 1, uses_anonymous_args = 0
 3115 1198 80B5     		push	{r7, lr}
 3116              	.LCFI90:
 3117              		.cfi_def_cfa_offset 8
 3118              		.cfi_offset 7, -8
 3119              		.cfi_offset 14, -4
 3120 119a 84B0     		sub	sp, sp, #16
 3121              	.LCFI91:
 3122              		.cfi_def_cfa_offset 24
 3123 119c 00AF     		add	r7, sp, #0
 3124              	.LCFI92:
 3125              		.cfi_def_cfa_register 7
 3126 119e 7860     		str	r0, [r7, #4]
 3127 11a0 3960     		str	r1, [r7, #0]
1214:../SPL/src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 3128              		.loc 1 1214 0
 3129 11a2 4FF00003 		mov	r3, #0
 3130 11a6 FB60     		str	r3, [r7, #12]
1215:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1216:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 3131              		.loc 1 1216 0
 3132 11a8 7A68     		ldr	r2, [r7, #4]
 3133 11aa 144B     		ldr	r3, .L211
 3134 11ac 9A42     		cmp	r2, r3
 3135 11ae 08D0     		beq	.L208
 3136              		.loc 1 1216 0 is_stmt 0 discriminator 1
 3137 11b0 7A68     		ldr	r2, [r7, #4]
 3138 11b2 134B     		ldr	r3, .L211+4
 3139 11b4 9A42     		cmp	r2, r3
 3140 11b6 04D0     		beq	.L208
 3141              		.loc 1 1216 0 discriminator 2
 3142 11b8 1248     		ldr	r0, .L211+8
 3143 11ba 4FF49861 		mov	r1, #1216
 3144 11be FFF7FEFF 		bl	assert_failed
 3145              	.L208:
1217:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
 3146              		.loc 1 1217 0 is_stmt 1
 3147 11c2 3A68     		ldr	r2, [r7, #0]
 3148 11c4 42F2FF03 		movw	r3, #8447
 3149 11c8 1340     		ands	r3, r3, r2
 3150 11ca 002B     		cmp	r3, #0
 3151 11cc 02D1     		bne	.L209
 3152              		.loc 1 1217 0 is_stmt 0 discriminator 2
 3153 11ce 3B68     		ldr	r3, [r7, #0]
 3154 11d0 002B     		cmp	r3, #0
 3155 11d2 04D1     		bne	.L210
 3156              	.L209:
 3157              		.loc 1 1217 0 discriminator 1
 3158 11d4 0B48     		ldr	r0, .L211+8
 3159 11d6 40F2C141 		movw	r1, #1217
 3160 11da FFF7FEFF 		bl	assert_failed
 3161              	.L210:
1218:../SPL/src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1219:../SPL/src/stm32f10x_i2c.c ****   flagpos = I2C_FLAG & FLAG_Mask;
 3162              		.loc 1 1219 0 is_stmt 1
 3163 11de 3B68     		ldr	r3, [r7, #0]
 3164 11e0 23F07F43 		bic	r3, r3, #-16777216
 3165 11e4 FB60     		str	r3, [r7, #12]
1220:../SPL/src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1221:../SPL/src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 3166              		.loc 1 1221 0
 3167 11e6 FB68     		ldr	r3, [r7, #12]
 3168 11e8 9BB2     		uxth	r3, r3
 3169 11ea 6FEA0303 		mvn	r3, r3
 3170 11ee 9AB2     		uxth	r2, r3
 3171 11f0 7B68     		ldr	r3, [r7, #4]
 3172 11f2 9A82     		strh	r2, [r3, #20]	@ movhi
1222:../SPL/src/stm32f10x_i2c.c **** }
 3173              		.loc 1 1222 0
 3174 11f4 07F11007 		add	r7, r7, #16
 3175 11f8 BD46     		mov	sp, r7
 3176 11fa 80BD     		pop	{r7, pc}
 3177              	.L212:
 3178              		.align	2
 3179              	.L211:
 3180 11fc 00540040 		.word	1073763328
 3181 1200 00580040 		.word	1073764352
 3182 1204 00000000 		.word	.LC0
 3183              		.cfi_endproc
 3184              	.LFE59:
 3186              		.align	2
 3187              		.global	I2C_GetITStatus
 3188              		.thumb
 3189              		.thumb_func
 3191              	I2C_GetITStatus:
 3192              	.LFB60:
1223:../SPL/src/stm32f10x_i2c.c **** 
1224:../SPL/src/stm32f10x_i2c.c **** /**
1225:../SPL/src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C interrupt has occurred or not.
1226:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1227:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt source to check. 
1228:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1229:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert flag
1230:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag
1231:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception flag
1232:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
1233:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure flag
1234:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost flag (Master mode)
1235:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error flag
1236:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TXE: Data register empty flag (Transmitter)
1237:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_RXNE: Data register not empty (Receiver) flag
1238:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_STOPF: Stop detection flag (Slave mode)
1239:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode)
1240:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BTF: Byte transfer finished flag
1241:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
1242:../SPL/src/stm32f10x_i2c.c ****   *                       Address matched flag (Slave mode)"ENDAD"
1243:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SB: Start bit flag (Master mode)
1244:../SPL/src/stm32f10x_i2c.c ****   * @retval The new state of I2C_IT (SET or RESET).
1245:../SPL/src/stm32f10x_i2c.c ****   */
1246:../SPL/src/stm32f10x_i2c.c **** ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1247:../SPL/src/stm32f10x_i2c.c **** {
 3193              		.loc 1 1247 0
 3194              		.cfi_startproc
 3195              		@ args = 0, pretend = 0, frame = 16
 3196              		@ frame_needed = 1, uses_anonymous_args = 0
 3197 1208 80B5     		push	{r7, lr}
 3198              	.LCFI93:
 3199              		.cfi_def_cfa_offset 8
 3200              		.cfi_offset 7, -8
 3201              		.cfi_offset 14, -4
 3202 120a 84B0     		sub	sp, sp, #16
 3203              	.LCFI94:
 3204              		.cfi_def_cfa_offset 24
 3205 120c 00AF     		add	r7, sp, #0
 3206              	.LCFI95:
 3207              		.cfi_def_cfa_register 7
 3208 120e 7860     		str	r0, [r7, #4]
 3209 1210 3960     		str	r1, [r7, #0]
1248:../SPL/src/stm32f10x_i2c.c ****   ITStatus bitstatus = RESET;
 3210              		.loc 1 1248 0
 3211 1212 4FF00003 		mov	r3, #0
 3212 1216 FB73     		strb	r3, [r7, #15]
1249:../SPL/src/stm32f10x_i2c.c ****   uint32_t enablestatus = 0;
 3213              		.loc 1 1249 0
 3214 1218 4FF00003 		mov	r3, #0
 3215 121c BB60     		str	r3, [r7, #8]
1250:../SPL/src/stm32f10x_i2c.c **** 
1251:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1252:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 3216              		.loc 1 1252 0
 3217 121e 7A68     		ldr	r2, [r7, #4]
 3218 1220 374B     		ldr	r3, .L219
 3219 1222 9A42     		cmp	r2, r3
 3220 1224 08D0     		beq	.L214
 3221              		.loc 1 1252 0 is_stmt 0 discriminator 1
 3222 1226 7A68     		ldr	r2, [r7, #4]
 3223 1228 364B     		ldr	r3, .L219+4
 3224 122a 9A42     		cmp	r2, r3
 3225 122c 04D0     		beq	.L214
 3226              		.loc 1 1252 0 discriminator 2
 3227 122e 3648     		ldr	r0, .L219+8
 3228 1230 40F2E441 		movw	r1, #1252
 3229 1234 FFF7FEFF 		bl	assert_failed
 3230              	.L214:
1253:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_IT(I2C_IT));
 3231              		.loc 1 1253 0 is_stmt 1
 3232 1238 3A68     		ldr	r2, [r7, #0]
 3233 123a 344B     		ldr	r3, .L219+12
 3234 123c 9A42     		cmp	r2, r3
 3235 123e 38D0     		beq	.L215
 3236              		.loc 1 1253 0 is_stmt 0 discriminator 1
 3237 1240 3A68     		ldr	r2, [r7, #0]
 3238 1242 334B     		ldr	r3, .L219+16
 3239 1244 9A42     		cmp	r2, r3
 3240 1246 34D0     		beq	.L215
 3241              		.loc 1 1253 0 discriminator 2
 3242 1248 3A68     		ldr	r2, [r7, #0]
 3243 124a 324B     		ldr	r3, .L219+20
 3244 124c 9A42     		cmp	r2, r3
 3245 124e 30D0     		beq	.L215
 3246              		.loc 1 1253 0 discriminator 3
 3247 1250 3A68     		ldr	r2, [r7, #0]
 3248 1252 314B     		ldr	r3, .L219+24
 3249 1254 9A42     		cmp	r2, r3
 3250 1256 2CD0     		beq	.L215
 3251              		.loc 1 1253 0 discriminator 4
 3252 1258 3A68     		ldr	r2, [r7, #0]
 3253 125a 304B     		ldr	r3, .L219+28
 3254 125c 9A42     		cmp	r2, r3
 3255 125e 28D0     		beq	.L215
 3256              		.loc 1 1253 0 discriminator 5
 3257 1260 3A68     		ldr	r2, [r7, #0]
 3258 1262 2F4B     		ldr	r3, .L219+32
 3259 1264 9A42     		cmp	r2, r3
 3260 1266 24D0     		beq	.L215
 3261              		.loc 1 1253 0 discriminator 6
 3262 1268 3B68     		ldr	r3, [r7, #0]
 3263 126a B3F1012F 		cmp	r3, #16777472
 3264 126e 20D0     		beq	.L215
 3265              		.loc 1 1253 0 discriminator 7
 3266 1270 3A68     		ldr	r2, [r7, #0]
 3267 1272 2C4B     		ldr	r3, .L219+36
 3268 1274 9A42     		cmp	r2, r3
 3269 1276 1CD0     		beq	.L215
 3270              		.loc 1 1253 0 discriminator 8
 3271 1278 3A68     		ldr	r2, [r7, #0]
 3272 127a 2B4B     		ldr	r3, .L219+40
 3273 127c 9A42     		cmp	r2, r3
 3274 127e 18D0     		beq	.L215
 3275              		.loc 1 1253 0 discriminator 9
 3276 1280 3A68     		ldr	r2, [r7, #0]
 3277 1282 2A4B     		ldr	r3, .L219+44
 3278 1284 9A42     		cmp	r2, r3
 3279 1286 14D0     		beq	.L215
 3280              		.loc 1 1253 0 discriminator 10
 3281 1288 3A68     		ldr	r2, [r7, #0]
 3282 128a 294B     		ldr	r3, .L219+48
 3283 128c 9A42     		cmp	r2, r3
 3284 128e 10D0     		beq	.L215
 3285              		.loc 1 1253 0 discriminator 11
 3286 1290 3A68     		ldr	r2, [r7, #0]
 3287 1292 284B     		ldr	r3, .L219+52
 3288 1294 9A42     		cmp	r2, r3
 3289 1296 0CD0     		beq	.L215
 3290              		.loc 1 1253 0 discriminator 12
 3291 1298 3A68     		ldr	r2, [r7, #0]
 3292 129a 274B     		ldr	r3, .L219+56
 3293 129c 9A42     		cmp	r2, r3
 3294 129e 08D0     		beq	.L215
 3295              		.loc 1 1253 0 discriminator 13
 3296 12a0 3A68     		ldr	r2, [r7, #0]
 3297 12a2 264B     		ldr	r3, .L219+60
 3298 12a4 9A42     		cmp	r2, r3
 3299 12a6 04D0     		beq	.L215
 3300              		.loc 1 1253 0 discriminator 14
 3301 12a8 1748     		ldr	r0, .L219+8
 3302 12aa 40F2E541 		movw	r1, #1253
 3303 12ae FFF7FEFF 		bl	assert_failed
 3304              	.L215:
1254:../SPL/src/stm32f10x_i2c.c **** 
1255:../SPL/src/stm32f10x_i2c.c ****   /* Check if the interrupt source is enabled or not */
1256:../SPL/src/stm32f10x_i2c.c ****   enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 3305              		.loc 1 1256 0 is_stmt 1
 3306 12b2 3B68     		ldr	r3, [r7, #0]
 3307 12b4 03F0E063 		and	r3, r3, #117440512
 3308 12b8 4FEA1342 		lsr	r2, r3, #16
 3309 12bc 7B68     		ldr	r3, [r7, #4]
 3310 12be 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3311 12c0 9BB2     		uxth	r3, r3
 3312 12c2 1340     		ands	r3, r3, r2
 3313 12c4 BB60     		str	r3, [r7, #8]
1257:../SPL/src/stm32f10x_i2c.c ****   
1258:../SPL/src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1259:../SPL/src/stm32f10x_i2c.c ****   I2C_IT &= FLAG_Mask;
 3314              		.loc 1 1259 0
 3315 12c6 3B68     		ldr	r3, [r7, #0]
 3316 12c8 23F07F43 		bic	r3, r3, #-16777216
 3317 12cc 3B60     		str	r3, [r7, #0]
1260:../SPL/src/stm32f10x_i2c.c **** 
1261:../SPL/src/stm32f10x_i2c.c ****   /* Check the status of the specified I2C flag */
1262:../SPL/src/stm32f10x_i2c.c ****   if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 3318              		.loc 1 1262 0
 3319 12ce 7B68     		ldr	r3, [r7, #4]
 3320 12d0 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 3321 12d2 9BB2     		uxth	r3, r3
 3322 12d4 1A46     		mov	r2, r3
 3323 12d6 3B68     		ldr	r3, [r7, #0]
 3324 12d8 1340     		ands	r3, r3, r2
 3325 12da 002B     		cmp	r3, #0
 3326 12dc 06D0     		beq	.L216
 3327              		.loc 1 1262 0 is_stmt 0 discriminator 1
 3328 12de BB68     		ldr	r3, [r7, #8]
 3329 12e0 002B     		cmp	r3, #0
 3330 12e2 03D0     		beq	.L216
1263:../SPL/src/stm32f10x_i2c.c ****   {
1264:../SPL/src/stm32f10x_i2c.c ****     /* I2C_IT is set */
1265:../SPL/src/stm32f10x_i2c.c ****     bitstatus = SET;
 3331              		.loc 1 1265 0 is_stmt 1
 3332 12e4 4FF00103 		mov	r3, #1
 3333 12e8 FB73     		strb	r3, [r7, #15]
 3334 12ea 02E0     		b	.L217
 3335              	.L216:
1266:../SPL/src/stm32f10x_i2c.c ****   }
1267:../SPL/src/stm32f10x_i2c.c ****   else
1268:../SPL/src/stm32f10x_i2c.c ****   {
1269:../SPL/src/stm32f10x_i2c.c ****     /* I2C_IT is reset */
1270:../SPL/src/stm32f10x_i2c.c ****     bitstatus = RESET;
 3336              		.loc 1 1270 0
 3337 12ec 4FF00003 		mov	r3, #0
 3338 12f0 FB73     		strb	r3, [r7, #15]
 3339              	.L217:
1271:../SPL/src/stm32f10x_i2c.c ****   }
1272:../SPL/src/stm32f10x_i2c.c ****   /* Return the I2C_IT status */
1273:../SPL/src/stm32f10x_i2c.c ****   return  bitstatus;
 3340              		.loc 1 1273 0
 3341 12f2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1274:../SPL/src/stm32f10x_i2c.c **** }
 3342              		.loc 1 1274 0
 3343 12f4 1846     		mov	r0, r3
 3344 12f6 07F11007 		add	r7, r7, #16
 3345 12fa BD46     		mov	sp, r7
 3346 12fc 80BD     		pop	{r7, pc}
 3347              	.L220:
 3348 12fe 00BF     		.align	2
 3349              	.L219:
 3350 1300 00540040 		.word	1073763328
 3351 1304 00580040 		.word	1073764352
 3352 1308 00000000 		.word	.LC0
 3353 130c 00800001 		.word	16809984
 3354 1310 00400001 		.word	16793600
 3355 1314 00100001 		.word	16781312
 3356 1318 00080001 		.word	16779264
 3357 131c 00040001 		.word	16778240
 3358 1320 00020001 		.word	16777728
 3359 1324 80000006 		.word	100663424
 3360 1328 40000006 		.word	100663360
 3361 132c 10000002 		.word	33554448
 3362 1330 08000002 		.word	33554440
 3363 1334 04000002 		.word	33554436
 3364 1338 02000002 		.word	33554434
 3365 133c 01000002 		.word	33554433
 3366              		.cfi_endproc
 3367              	.LFE60:
 3369              		.align	2
 3370              		.global	I2C_ClearITPendingBit
 3371              		.thumb
 3372              		.thumb_func
 3374              	I2C_ClearITPendingBit:
 3375              	.LFB61:
1275:../SPL/src/stm32f10x_i2c.c **** 
1276:../SPL/src/stm32f10x_i2c.c **** /**
1277:../SPL/src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cxs interrupt pending bits.
1278:../SPL/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1279:../SPL/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt pending bit to clear. 
1280:../SPL/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1281:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert interrupt
1282:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
1283:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception  interrupt
1284:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
1285:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure interrupt
1286:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
1287:../SPL/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error interrupt
1288:../SPL/src/stm32f10x_i2c.c ****   *   
1289:../SPL/src/stm32f10x_i2c.c ****   * @note
1290:../SPL/src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1291:../SPL/src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1292:../SPL/src/stm32f10x_i2c.c ****   *     I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1293:../SPL/src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1294:../SPL/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second 
1295:../SPL/src/stm32f10x_i2c.c ****   *     byte of the address in I2C_DR register.
1296:../SPL/src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1297:../SPL/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetITStatus()) followed by a 
1298:../SPL/src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1299:../SPL/src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1300:../SPL/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to 
1301:../SPL/src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1302:../SPL/src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared by software sequence: a read operation to 
1303:../SPL/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1304:../SPL/src/stm32f10x_i2c.c ****   *     I2C_DR register (I2C_SendData()).
1305:../SPL/src/stm32f10x_i2c.c ****   * @retval None
1306:../SPL/src/stm32f10x_i2c.c ****   */
1307:../SPL/src/stm32f10x_i2c.c **** void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1308:../SPL/src/stm32f10x_i2c.c **** {
 3376              		.loc 1 1308 0
 3377              		.cfi_startproc
 3378              		@ args = 0, pretend = 0, frame = 16
 3379              		@ frame_needed = 1, uses_anonymous_args = 0
 3380 1340 80B5     		push	{r7, lr}
 3381              	.LCFI96:
 3382              		.cfi_def_cfa_offset 8
 3383              		.cfi_offset 7, -8
 3384              		.cfi_offset 14, -4
 3385 1342 84B0     		sub	sp, sp, #16
 3386              	.LCFI97:
 3387              		.cfi_def_cfa_offset 24
 3388 1344 00AF     		add	r7, sp, #0
 3389              	.LCFI98:
 3390              		.cfi_def_cfa_register 7
 3391 1346 7860     		str	r0, [r7, #4]
 3392 1348 3960     		str	r1, [r7, #0]
1309:../SPL/src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 3393              		.loc 1 1309 0
 3394 134a 4FF00003 		mov	r3, #0
 3395 134e FB60     		str	r3, [r7, #12]
1310:../SPL/src/stm32f10x_i2c.c ****   /* Check the parameters */
1311:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 3396              		.loc 1 1311 0
 3397 1350 7A68     		ldr	r2, [r7, #4]
 3398 1352 144B     		ldr	r3, .L225
 3399 1354 9A42     		cmp	r2, r3
 3400 1356 08D0     		beq	.L222
 3401              		.loc 1 1311 0 is_stmt 0 discriminator 1
 3402 1358 7A68     		ldr	r2, [r7, #4]
 3403 135a 134B     		ldr	r3, .L225+4
 3404 135c 9A42     		cmp	r2, r3
 3405 135e 04D0     		beq	.L222
 3406              		.loc 1 1311 0 discriminator 2
 3407 1360 1248     		ldr	r0, .L225+8
 3408 1362 40F21F51 		movw	r1, #1311
 3409 1366 FFF7FEFF 		bl	assert_failed
 3410              	.L222:
1312:../SPL/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_IT(I2C_IT));
 3411              		.loc 1 1312 0 is_stmt 1
 3412 136a 3A68     		ldr	r2, [r7, #0]
 3413 136c 42F2FF03 		movw	r3, #8447
 3414 1370 1340     		ands	r3, r3, r2
 3415 1372 002B     		cmp	r3, #0
 3416 1374 02D1     		bne	.L223
 3417              		.loc 1 1312 0 is_stmt 0 discriminator 2
 3418 1376 3B68     		ldr	r3, [r7, #0]
 3419 1378 002B     		cmp	r3, #0
 3420 137a 04D1     		bne	.L224
 3421              	.L223:
 3422              		.loc 1 1312 0 discriminator 1
 3423 137c 0B48     		ldr	r0, .L225+8
 3424 137e 4FF4A461 		mov	r1, #1312
 3425 1382 FFF7FEFF 		bl	assert_failed
 3426              	.L224:
1313:../SPL/src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1314:../SPL/src/stm32f10x_i2c.c ****   flagpos = I2C_IT & FLAG_Mask;
 3427              		.loc 1 1314 0 is_stmt 1
 3428 1386 3B68     		ldr	r3, [r7, #0]
 3429 1388 23F07F43 		bic	r3, r3, #-16777216
 3430 138c FB60     		str	r3, [r7, #12]
1315:../SPL/src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1316:../SPL/src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 3431              		.loc 1 1316 0
 3432 138e FB68     		ldr	r3, [r7, #12]
 3433 1390 9BB2     		uxth	r3, r3
 3434 1392 6FEA0303 		mvn	r3, r3
 3435 1396 9AB2     		uxth	r2, r3
 3436 1398 7B68     		ldr	r3, [r7, #4]
 3437 139a 9A82     		strh	r2, [r3, #20]	@ movhi
1317:../SPL/src/stm32f10x_i2c.c **** }
 3438              		.loc 1 1317 0
 3439 139c 07F11007 		add	r7, r7, #16
 3440 13a0 BD46     		mov	sp, r7
 3441 13a2 80BD     		pop	{r7, pc}
 3442              	.L226:
 3443              		.align	2
 3444              	.L225:
 3445 13a4 00540040 		.word	1073763328
 3446 13a8 00580040 		.word	1073764352
 3447 13ac 00000000 		.word	.LC0
 3448              		.cfi_endproc
 3449              	.LFE61:
 3451              	.Letext0:
 3452              		.file 2 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 3453              		.file 3 "C:\\Users\\PC108\\Export_project\\stm32_ld_vl\\CMSIS/stm32f10x.h"
 3454              		.file 4 "C:\\Users\\PC108\\Export_project\\stm32_ld_vl\\SPL\\inc/stm32f10x_rcc.h"
 3455              		.file 5 "C:\\Users\\PC108\\Export_project\\stm32_ld_vl\\SPL\\inc/stm32f10x_i2c.h"
 3456              		.file 6 "C:\\Users\\PC108\\Export_project\\stm32_ld_vl\\CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_i2c.c
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:19     .rodata:00000000 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:23     .text:00000000 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:28     .text:00000000 I2C_DeInit
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:93     .text:00000064 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:99     .text:00000070 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:104    .text:00000070 I2C_Init
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:436    .text:000002cc $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:447    .text:000002ec $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:452    .text:000002ec I2C_StructInit
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:507    .text:00000330 I2C_Cmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:585    .text:0000039c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:591    .text:000003a8 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:596    .text:000003a8 I2C_DMACmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:674    .text:00000414 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:680    .text:00000420 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:685    .text:00000420 I2C_DMALastTransferCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:763    .text:0000048c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:769    .text:00000498 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:774    .text:00000498 I2C_GenerateSTART
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:852    .text:00000504 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:858    .text:00000510 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:863    .text:00000510 I2C_GenerateSTOP
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:941    .text:0000057c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:947    .text:00000588 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:952    .text:00000588 I2C_AcknowledgeConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1030   .text:000005f4 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1036   .text:00000600 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1041   .text:00000600 I2C_OwnAddress2Config
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1107   .text:0000065c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1113   .text:00000668 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1118   .text:00000668 I2C_DualAddressCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1196   .text:000006d4 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1202   .text:000006e0 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1207   .text:000006e0 I2C_GeneralCallCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1285   .text:0000074c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1291   .text:00000758 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1296   .text:00000758 I2C_ITConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1396   .text:000007ec $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1402   .text:000007f8 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1407   .text:000007f8 I2C_SendData
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1454   .text:00000830 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1460   .text:0000083c $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1465   .text:0000083c I2C_ReceiveData
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1511   .text:00000870 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1517   .text:0000087c $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1522   .text:0000087c I2C_Send7bitAddress
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1599   .text:000008e4 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1605   .text:000008f0 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1610   .text:000008f0 I2C_ReadRegister
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1709   .text:00000978 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1715   .text:00000984 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1720   .text:00000984 I2C_SoftwareResetCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1800   .text:000009f8 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1806   .text:00000a04 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1811   .text:00000a04 I2C_NACKPositionConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1890   .text:00000a78 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1896   .text:00000a84 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1901   .text:00000a84 I2C_SMBusAlertConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1980   .text:00000af8 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1986   .text:00000b04 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:1991   .text:00000b04 I2C_TransmitPEC
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2069   .text:00000b70 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2075   .text:00000b7c $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2080   .text:00000b7c I2C_PECPositionConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2159   .text:00000bf0 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2165   .text:00000bfc $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2170   .text:00000bfc I2C_CalculatePEC
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2248   .text:00000c68 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2254   .text:00000c74 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2259   .text:00000c74 I2C_GetPEC
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2307   .text:00000cb0 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2313   .text:00000cbc $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2318   .text:00000cbc I2C_ARPCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2396   .text:00000d28 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2402   .text:00000d34 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2407   .text:00000d34 I2C_StretchClockCmd
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2485   .text:00000da0 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2491   .text:00000dac $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2496   .text:00000dac I2C_FastModeDutyCycleConfig
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2575   .text:00000e20 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2581   .text:00000e2c $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2586   .text:00000e2c I2C_CheckEvent
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2777   .text:00000f5c $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2798   .text:00000fa4 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2803   .text:00000fa4 I2C_GetLastEvent
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2874   .text:00001008 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2880   .text:00001014 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:2885   .text:00001014 I2C_GetFlagStatus
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3085   .text:00001158 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3104   .text:00001198 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3109   .text:00001198 I2C_ClearFlag
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3180   .text:000011fc $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3186   .text:00001208 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3191   .text:00001208 I2C_GetITStatus
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3350   .text:00001300 $d
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3369   .text:00001340 $t
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3374   .text:00001340 I2C_ClearITPendingBit
C:\Users\PC108\AppData\Local\Temp\cc8Coylv.s:3445   .text:000013a4 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.9001f459856fa07d79ce9793bb17c6cd
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.115ebb8291fa96f8c9e0b9a9b670f703
                           .group:00000000 wm4.stm32f10x_exti.h.56.8b2f216f9ded9d03a9eb42ed6973fc04
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_i2c.h.80.cae20a85c8e57bd2049164c33b2bb54b

UNDEFINED SYMBOLS
assert_failed
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
