

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 23:42:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   50|   50|         6|          5|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   245|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   266|    -|
|Register         |        -|      -|    543|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    543|   511|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|      3|     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln5_10_fu_396_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln5_11_fu_420_p2  |     +    |      0|  0|  15|           8|           2|
    |add_ln5_12_fu_431_p2  |     +    |      0|  0|  15|           8|           2|
    |add_ln5_13_fu_442_p2  |     +    |      0|  0|  15|           8|           3|
    |add_ln5_14_fu_453_p2  |     +    |      0|  0|  15|           8|           3|
    |add_ln5_15_fu_464_p2  |     +    |      0|  0|  15|           8|           3|
    |add_ln5_16_fu_475_p2  |     +    |      0|  0|  15|           8|           3|
    |add_ln5_17_fu_486_p2  |     +    |      0|  0|  15|           8|           4|
    |add_ln5_18_fu_497_p2  |     +    |      0|  0|  15|           8|           4|
    |i_fu_366_p2           |     +    |      0|  0|  13|           4|           1|
    |out_r_d0              |     +    |      0|  0|  39|          32|          32|
    |out_r_d1              |     +    |      0|  0|  39|          32|          32|
    |icmp_ln3_fu_360_p2    |   icmp   |      0|  0|   9|           4|           4|
    |or_ln5_fu_408_p2      |    or    |      0|  0|   8|           1|           8|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 245|         146|         111|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_339_p4  |   9|          2|    4|          8|
    |i_0_reg_335                   |   9|          2|    4|          8|
    |in1_address0                  |  33|          6|    7|         42|
    |in1_address1                  |  33|          6|    7|         42|
    |in2_address0                  |  33|          6|    7|         42|
    |in2_address1                  |  33|          6|    7|         42|
    |out_r_address0                |  33|          6|    7|         42|
    |out_r_address1                |  33|          6|    7|         42|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 266|         50|   52|        278|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln5_10_reg_517       |   7|   0|    8|          1|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_335              |   4|   0|    4|          0|
    |i_reg_512                |   4|   0|    4|          0|
    |icmp_ln3_reg_508         |   1|   0|    1|          0|
    |sext_ln5_1_reg_569       |  63|   0|   64|          1|
    |sext_ln5_2_reg_589       |  63|   0|   64|          1|
    |sext_ln5_3_reg_599       |  63|   0|   64|          1|
    |sext_ln5_4_reg_619       |  63|   0|   64|          1|
    |sext_ln5_5_reg_629       |  63|   0|   64|          1|
    |sext_ln5_6_reg_649       |  63|   0|   64|          1|
    |sext_ln5_7_reg_659       |  63|   0|   64|          1|
    |sext_ln5_reg_559         |  63|   0|   64|          1|
    |zext_ln5_2_reg_529       |   7|   0|   64|         57|
    |zext_ln5_3_reg_539       |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 543|   0|  666|        123|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      foo     | return value |
|in1_address0    | out |    7|  ap_memory |      in1     |     array    |
|in1_ce0         | out |    1|  ap_memory |      in1     |     array    |
|in1_q0          |  in |   32|  ap_memory |      in1     |     array    |
|in1_address1    | out |    7|  ap_memory |      in1     |     array    |
|in1_ce1         | out |    1|  ap_memory |      in1     |     array    |
|in1_q1          |  in |   32|  ap_memory |      in1     |     array    |
|in2_address0    | out |    7|  ap_memory |      in2     |     array    |
|in2_ce0         | out |    1|  ap_memory |      in2     |     array    |
|in2_q0          |  in |   32|  ap_memory |      in2     |     array    |
|in2_address1    | out |    7|  ap_memory |      in2     |     array    |
|in2_ce1         | out |    1|  ap_memory |      in2     |     array    |
|in2_q1          |  in |   32|  ap_memory |      in2     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

