
RoboContFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006954  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006adc  08006adc  00007adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b14  08006b14  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  08006b14  08006b14  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b14  08006b14  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b14  08006b14  00007b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b18  08006b18  00007b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006b1c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  2000000c  08006b28  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000838  08006b28  00008838  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d228  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045bb  00000000  00000000  00025264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  00029820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001319  00000000  00000000  0002b0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208cd  00000000  00000000  0002c3d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021ef9  00000000  00000000  0004cca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7619  00000000  00000000  0006eb9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001261b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066b4  00000000  00000000  001261fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0012c8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ac4 	.word	0x08006ac4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006ac4 	.word	0x08006ac4

080001c8 <_Z4testv>:
extern I2C_HandleTypeDef hi2c1; // Assuming hi2c1 is configured in CubeMX
extern TIM_HandleTypeDef htim5; // Assuming htim5 is configured in CubeMX

// Test function
void test()
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b09d      	sub	sp, #116	@ 0x74
 80001cc:	af04      	add	r7, sp, #16
    ICM20948 imu(&hi2c1, 0xD0); // Default I2C address shifted left by 1 (0x68 << 1)
 80001ce:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80001d2:	22d0      	movs	r2, #208	@ 0xd0
 80001d4:	4948      	ldr	r1, [pc, #288]	@ (80002f8 <_Z4testv+0x130>)
 80001d6:	4618      	mov	r0, r3
 80001d8:	f000 f89a 	bl	8000310 <_ZN8ICM20948C1EP19__I2C_HandleTypeDefh>
    Motor testMotor(&htim5, TIM_CHANNEL_1, &htim5, TIM_CHANNEL_2, 0.1f, 1.0f, 1000.0f);
 80001dc:	f107 001c 	add.w	r0, r7, #28
 80001e0:	2304      	movs	r3, #4
 80001e2:	9300      	str	r3, [sp, #0]
 80001e4:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 80002fc <_Z4testv+0x134>
 80001e8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80001ec:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 8000300 <_Z4testv+0x138>
 80001f0:	4b44      	ldr	r3, [pc, #272]	@ (8000304 <_Z4testv+0x13c>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	4943      	ldr	r1, [pc, #268]	@ (8000304 <_Z4testv+0x13c>)
 80001f6:	f000 f98f 	bl	8000518 <_ZN5MotorC1EP17TIM_HandleTypeDefmS1_mfff>

    bool imu_ready = imu.initialize();
 80001fa:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80001fe:	4618      	mov	r0, r3
 8000200:	f000 f89a 	bl	8000338 <_ZN8ICM2094810initializeEv>
 8000204:	4603      	mov	r3, r0
 8000206:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

    if (!imu_ready) {
 800020a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800020e:	f083 0301 	eor.w	r3, r3, #1
 8000212:	b2db      	uxtb	r3, r3
 8000214:	2b00      	cmp	r3, #0
 8000216:	d029      	beq.n	800026c <_Z4testv+0xa4>
        // Blink LED slowly to indicate failure (alternating PWM)
        while (1) {
            testMotor.setTargetSpeed(0.5f);
 8000218:	f107 031c 	add.w	r3, r7, #28
 800021c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8000220:	4618      	mov	r0, r3
 8000222:	f000 f9c8 	bl	80005b6 <_ZN5Motor14setTargetSpeedEf>
            testMotor.updatePWM(0.0f, 0.01f);
 8000226:	f107 031c 	add.w	r3, r7, #28
 800022a:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8000308 <_Z4testv+0x140>
 800022e:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 800030c <_Z4testv+0x144>
 8000232:	4618      	mov	r0, r3
 8000234:	f000 f9ee 	bl	8000614 <_ZN5Motor9updatePWMEff>
            HAL_Delay(500);
 8000238:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800023c:	f001 ff64 	bl	8002108 <HAL_Delay>
            testMotor.setTargetSpeed(0.0f);
 8000240:	f107 031c 	add.w	r3, r7, #28
 8000244:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 800030c <_Z4testv+0x144>
 8000248:	4618      	mov	r0, r3
 800024a:	f000 f9b4 	bl	80005b6 <_ZN5Motor14setTargetSpeedEf>
            testMotor.updatePWM(0.0f, 0.01f);
 800024e:	f107 031c 	add.w	r3, r7, #28
 8000252:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8000308 <_Z4testv+0x140>
 8000256:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 800030c <_Z4testv+0x144>
 800025a:	4618      	mov	r0, r3
 800025c:	f000 f9da 	bl	8000614 <_ZN5Motor9updatePWMEff>
            HAL_Delay(500);
 8000260:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000264:	f001 ff50 	bl	8002108 <HAL_Delay>
            testMotor.setTargetSpeed(0.5f);
 8000268:	bf00      	nop
 800026a:	e7d5      	b.n	8000218 <_Z4testv+0x50>
    }

    while (1)
    {
        float ax, ay, az, gx, gy, gz;
        bool ok = imu.readAccelGyro(ax, ay, az, gx, gy, gz);
 800026c:	f107 0410 	add.w	r4, r7, #16
 8000270:	f107 0214 	add.w	r2, r7, #20
 8000274:	f107 0118 	add.w	r1, r7, #24
 8000278:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	9302      	str	r3, [sp, #8]
 8000280:	f107 0308 	add.w	r3, r7, #8
 8000284:	9301      	str	r3, [sp, #4]
 8000286:	f107 030c 	add.w	r3, r7, #12
 800028a:	9300      	str	r3, [sp, #0]
 800028c:	4623      	mov	r3, r4
 800028e:	f000 f867 	bl	8000360 <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_>
 8000292:	4603      	mov	r3, r0
 8000294:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

        if (ok) {
 8000298:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800029c:	2b00      	cmp	r3, #0
 800029e:	d027      	beq.n	80002f0 <_Z4testv+0x128>
            // Light up LED (connected to motor channel) based on ax
            float intensity = ax;
 80002a0:	69bb      	ldr	r3, [r7, #24]
 80002a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            if (intensity < 0.0f) intensity = 0.0f;
 80002a4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80002a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80002ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002b0:	d502      	bpl.n	80002b8 <_Z4testv+0xf0>
 80002b2:	f04f 0300 	mov.w	r3, #0
 80002b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            if (intensity > 1.0f) intensity = 1.0f;
 80002b8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80002bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80002c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002c8:	dd02      	ble.n	80002d0 <_Z4testv+0x108>
 80002ca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80002ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
            testMotor.setTargetSpeed(intensity); // Simulate LED brightness
 80002d0:	f107 031c 	add.w	r3, r7, #28
 80002d4:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80002d8:	4618      	mov	r0, r3
 80002da:	f000 f96c 	bl	80005b6 <_ZN5Motor14setTargetSpeedEf>
            testMotor.updatePWM(0.0f, 0.01f);
 80002de:	f107 031c 	add.w	r3, r7, #28
 80002e2:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8000308 <_Z4testv+0x140>
 80002e6:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800030c <_Z4testv+0x144>
 80002ea:	4618      	mov	r0, r3
 80002ec:	f000 f992 	bl	8000614 <_ZN5Motor9updatePWMEff>
        }

        HAL_Delay(100);
 80002f0:	2064      	movs	r0, #100	@ 0x64
 80002f2:	f001 ff09 	bl	8002108 <HAL_Delay>
    }
 80002f6:	e7b9      	b.n	800026c <_Z4testv+0xa4>
 80002f8:	200000a8 	.word	0x200000a8
 80002fc:	447a0000 	.word	0x447a0000
 8000300:	3dcccccd 	.word	0x3dcccccd
 8000304:	2000024c 	.word	0x2000024c
 8000308:	3c23d70a 	.word	0x3c23d70a
 800030c:	00000000 	.word	0x00000000

08000310 <_ZN8ICM20948C1EP19__I2C_HandleTypeDefh>:
#define REG_WHO_AM_I        0x00
#define WHO_AM_I_EXPECTED   0xEA
#define REG_ACCEL_XOUT_H    0x2D
#define REG_GYRO_XOUT_H     0x33

ICM20948::ICM20948(I2C_HandleTypeDef* i2cHandle, uint8_t deviceAddress) {
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	4613      	mov	r3, r2
 800031c:	71fb      	strb	r3, [r7, #7]
    hi2c = i2cHandle;
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	68ba      	ldr	r2, [r7, #8]
 8000322:	601a      	str	r2, [r3, #0]
    address = deviceAddress;
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	79fa      	ldrb	r2, [r7, #7]
 8000328:	711a      	strb	r2, [r3, #4]
}
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <_ZN8ICM2094810initializeEv>:

bool ICM20948::initialize() {
 8000338:	b580      	push	{r7, lr}
 800033a:	b084      	sub	sp, #16
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
    uint8_t whoami = readRegister(REG_WHO_AM_I);
 8000340:	2100      	movs	r1, #0
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	f000 f8c9 	bl	80004da <_ZN8ICM2094812readRegisterEh>
 8000348:	4603      	mov	r3, r0
 800034a:	73fb      	strb	r3, [r7, #15]
    return (whoami == WHO_AM_I_EXPECTED);
 800034c:	7bfb      	ldrb	r3, [r7, #15]
 800034e:	2bea      	cmp	r3, #234	@ 0xea
 8000350:	bf0c      	ite	eq
 8000352:	2301      	moveq	r3, #1
 8000354:	2300      	movne	r3, #0
 8000356:	b2db      	uxtb	r3, r3
}
 8000358:	4618      	mov	r0, r3
 800035a:	3710      	adds	r7, #16
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_>:

bool ICM20948::readAccelGyro(float& ax, float& ay, float& az, float& gx, float& gy, float& gz) {
 8000360:	b580      	push	{r7, lr}
 8000362:	b08a      	sub	sp, #40	@ 0x28
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	60b9      	str	r1, [r7, #8]
 800036a:	607a      	str	r2, [r7, #4]
 800036c:	603b      	str	r3, [r7, #0]
    uint8_t raw[12];
    if (!readRegisters(REG_ACCEL_XOUT_H, raw, 12)) return false;
 800036e:	f107 0210 	add.w	r2, r7, #16
 8000372:	230c      	movs	r3, #12
 8000374:	212d      	movs	r1, #45	@ 0x2d
 8000376:	68f8      	ldr	r0, [r7, #12]
 8000378:	f000 f88a 	bl	8000490 <_ZN8ICM2094813readRegistersEhPht>
 800037c:	4603      	mov	r3, r0
 800037e:	f083 0301 	eor.w	r3, r3, #1
 8000382:	b2db      	uxtb	r3, r3
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x2c>
 8000388:	2300      	movs	r3, #0
 800038a:	e078      	b.n	800047e <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x11e>

    int16_t ax_raw = (raw[0] << 8) | raw[1];
 800038c:	7c3b      	ldrb	r3, [r7, #16]
 800038e:	021b      	lsls	r3, r3, #8
 8000390:	b21a      	sxth	r2, r3
 8000392:	7c7b      	ldrb	r3, [r7, #17]
 8000394:	b21b      	sxth	r3, r3
 8000396:	4313      	orrs	r3, r2
 8000398:	84fb      	strh	r3, [r7, #38]	@ 0x26
    int16_t ay_raw = (raw[2] << 8) | raw[3];
 800039a:	7cbb      	ldrb	r3, [r7, #18]
 800039c:	021b      	lsls	r3, r3, #8
 800039e:	b21a      	sxth	r2, r3
 80003a0:	7cfb      	ldrb	r3, [r7, #19]
 80003a2:	b21b      	sxth	r3, r3
 80003a4:	4313      	orrs	r3, r2
 80003a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int16_t az_raw = (raw[4] << 8) | raw[5];
 80003a8:	7d3b      	ldrb	r3, [r7, #20]
 80003aa:	021b      	lsls	r3, r3, #8
 80003ac:	b21a      	sxth	r2, r3
 80003ae:	7d7b      	ldrb	r3, [r7, #21]
 80003b0:	b21b      	sxth	r3, r3
 80003b2:	4313      	orrs	r3, r2
 80003b4:	847b      	strh	r3, [r7, #34]	@ 0x22
    int16_t gx_raw = (raw[6] << 8) | raw[7];
 80003b6:	7dbb      	ldrb	r3, [r7, #22]
 80003b8:	021b      	lsls	r3, r3, #8
 80003ba:	b21a      	sxth	r2, r3
 80003bc:	7dfb      	ldrb	r3, [r7, #23]
 80003be:	b21b      	sxth	r3, r3
 80003c0:	4313      	orrs	r3, r2
 80003c2:	843b      	strh	r3, [r7, #32]
    int16_t gy_raw = (raw[8] << 8) | raw[9];
 80003c4:	7e3b      	ldrb	r3, [r7, #24]
 80003c6:	021b      	lsls	r3, r3, #8
 80003c8:	b21a      	sxth	r2, r3
 80003ca:	7e7b      	ldrb	r3, [r7, #25]
 80003cc:	b21b      	sxth	r3, r3
 80003ce:	4313      	orrs	r3, r2
 80003d0:	83fb      	strh	r3, [r7, #30]
    int16_t gz_raw = (raw[10] << 8) | raw[11];
 80003d2:	7ebb      	ldrb	r3, [r7, #26]
 80003d4:	021b      	lsls	r3, r3, #8
 80003d6:	b21a      	sxth	r2, r3
 80003d8:	7efb      	ldrb	r3, [r7, #27]
 80003da:	b21b      	sxth	r3, r3
 80003dc:	4313      	orrs	r3, r2
 80003de:	83bb      	strh	r3, [r7, #28]

    ax = ax_raw / 2048.0f;  // Assuming ±16g full scale (example scale factor)
 80003e0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80003e4:	ee07 3a90 	vmov	s15, r3
 80003e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80003ec:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8000488 <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x128>
 80003f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80003f4:	68bb      	ldr	r3, [r7, #8]
 80003f6:	edc3 7a00 	vstr	s15, [r3]
    ay = ay_raw / 2048.0f;
 80003fa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80003fe:	ee07 3a90 	vmov	s15, r3
 8000402:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000406:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8000488 <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x128>
 800040a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	edc3 7a00 	vstr	s15, [r3]
    az = az_raw / 2048.0f;
 8000414:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000418:	ee07 3a90 	vmov	s15, r3
 800041c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000420:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8000488 <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x128>
 8000424:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	edc3 7a00 	vstr	s15, [r3]

    gx = gx_raw / 16.4f;    // Assuming ±2000 dps full scale
 800042e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000432:	ee07 3a90 	vmov	s15, r3
 8000436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800043a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800048c <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x12c>
 800043e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000444:	edc3 7a00 	vstr	s15, [r3]
    gy = gy_raw / 16.4f;
 8000448:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800044c:	ee07 3a90 	vmov	s15, r3
 8000450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000454:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800048c <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x12c>
 8000458:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800045c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800045e:	edc3 7a00 	vstr	s15, [r3]
    gz = gz_raw / 16.4f;
 8000462:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000466:	ee07 3a90 	vmov	s15, r3
 800046a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800046e:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800048c <_ZN8ICM2094813readAccelGyroERfS0_S0_S0_S0_S0_+0x12c>
 8000472:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000478:	edc3 7a00 	vstr	s15, [r3]

    return true;
 800047c:	2301      	movs	r3, #1
}
 800047e:	4618      	mov	r0, r3
 8000480:	3728      	adds	r7, #40	@ 0x28
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	45000000 	.word	0x45000000
 800048c:	41833333 	.word	0x41833333

08000490 <_ZN8ICM2094813readRegistersEhPht>:

bool ICM20948::writeRegister(uint8_t reg, uint8_t data) {
    return (HAL_I2C_Mem_Write(hi2c, address, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY) == HAL_OK);
}

bool ICM20948::readRegisters(uint8_t reg, uint8_t* buffer, uint16_t length) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b088      	sub	sp, #32
 8000494:	af04      	add	r7, sp, #16
 8000496:	60f8      	str	r0, [r7, #12]
 8000498:	607a      	str	r2, [r7, #4]
 800049a:	461a      	mov	r2, r3
 800049c:	460b      	mov	r3, r1
 800049e:	72fb      	strb	r3, [r7, #11]
 80004a0:	4613      	mov	r3, r2
 80004a2:	813b      	strh	r3, [r7, #8]
    return (HAL_I2C_Mem_Read(hi2c, address, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, HAL_MAX_DELAY) == HAL_OK);
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	6818      	ldr	r0, [r3, #0]
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	791b      	ldrb	r3, [r3, #4]
 80004ac:	4619      	mov	r1, r3
 80004ae:	7afb      	ldrb	r3, [r7, #11]
 80004b0:	b29a      	uxth	r2, r3
 80004b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004b6:	9302      	str	r3, [sp, #8]
 80004b8:	893b      	ldrh	r3, [r7, #8]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	2301      	movs	r3, #1
 80004c2:	f002 fccb 	bl	8002e5c <HAL_I2C_Mem_Read>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	bf0c      	ite	eq
 80004cc:	2301      	moveq	r3, #1
 80004ce:	2300      	movne	r3, #0
 80004d0:	b2db      	uxtb	r3, r3
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	3710      	adds	r7, #16
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <_ZN8ICM2094812readRegisterEh>:

uint8_t ICM20948::readRegister(uint8_t reg) {
 80004da:	b580      	push	{r7, lr}
 80004dc:	b088      	sub	sp, #32
 80004de:	af04      	add	r7, sp, #16
 80004e0:	6078      	str	r0, [r7, #4]
 80004e2:	460b      	mov	r3, r1
 80004e4:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 80004e6:	2300      	movs	r3, #0
 80004e8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(hi2c, address, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6818      	ldr	r0, [r3, #0]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	791b      	ldrb	r3, [r3, #4]
 80004f2:	4619      	mov	r1, r3
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	b29a      	uxth	r2, r3
 80004f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004fc:	9302      	str	r3, [sp, #8]
 80004fe:	2301      	movs	r3, #1
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	f107 030f 	add.w	r3, r7, #15
 8000506:	9300      	str	r3, [sp, #0]
 8000508:	2301      	movs	r3, #1
 800050a:	f002 fca7 	bl	8002e5c <HAL_I2C_Mem_Read>
    return value;
 800050e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000510:	4618      	mov	r0, r3
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <_ZN5MotorC1EP17TIM_HandleTypeDefmS1_mfff>:
#include <RoboContFirmware/LowLevel/motor.hpp>

Motor::Motor(TIM_HandleTypeDef* pwm_timer1, uint32_t pwm_channel1,
 8000518:	b580      	push	{r7, lr}
 800051a:	b088      	sub	sp, #32
 800051c:	af00      	add	r7, sp, #0
 800051e:	61f8      	str	r0, [r7, #28]
 8000520:	61b9      	str	r1, [r7, #24]
 8000522:	617a      	str	r2, [r7, #20]
 8000524:	613b      	str	r3, [r7, #16]
 8000526:	ed87 0a03 	vstr	s0, [r7, #12]
 800052a:	edc7 0a02 	vstr	s1, [r7, #8]
 800052e:	ed87 1a01 	vstr	s2, [r7, #4]
             TIM_HandleTypeDef* pwm_timer2, uint32_t pwm_channel2,
             float wheel_diameter, float max_speed_mps, float max_pwm) {
    this->htim_pwm1 = pwm_timer1;
 8000532:	69fb      	ldr	r3, [r7, #28]
 8000534:	69ba      	ldr	r2, [r7, #24]
 8000536:	601a      	str	r2, [r3, #0]
    this->channel_pwm1 = pwm_channel1;
 8000538:	69fb      	ldr	r3, [r7, #28]
 800053a:	697a      	ldr	r2, [r7, #20]
 800053c:	605a      	str	r2, [r3, #4]
    this->htim_pwm2 = pwm_timer2;
 800053e:	69fb      	ldr	r3, [r7, #28]
 8000540:	693a      	ldr	r2, [r7, #16]
 8000542:	609a      	str	r2, [r3, #8]
    this->channel_pwm2 = pwm_channel2;
 8000544:	69fb      	ldr	r3, [r7, #28]
 8000546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000548:	60da      	str	r2, [r3, #12]

    this->wheel_diameter = wheel_diameter;
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	68fa      	ldr	r2, [r7, #12]
 800054e:	611a      	str	r2, [r3, #16]
    this->max_speed_mps = max_speed_mps;
 8000550:	69fb      	ldr	r3, [r7, #28]
 8000552:	68ba      	ldr	r2, [r7, #8]
 8000554:	615a      	str	r2, [r3, #20]
    this->max_pwm = max_pwm;
 8000556:	69fb      	ldr	r3, [r7, #28]
 8000558:	687a      	ldr	r2, [r7, #4]
 800055a:	619a      	str	r2, [r3, #24]

    pid_kp = 1.0f;
 800055c:	69fb      	ldr	r3, [r7, #28]
 800055e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000562:	61da      	str	r2, [r3, #28]
    pid_ki = 0.0f;
 8000564:	69fb      	ldr	r3, [r7, #28]
 8000566:	f04f 0200 	mov.w	r2, #0
 800056a:	621a      	str	r2, [r3, #32]
    pid_kd = 0.0f;
 800056c:	69fb      	ldr	r3, [r7, #28]
 800056e:	f04f 0200 	mov.w	r2, #0
 8000572:	625a      	str	r2, [r3, #36]	@ 0x24
    pid_integral = 0.0f;
 8000574:	69fb      	ldr	r3, [r7, #28]
 8000576:	f04f 0200 	mov.w	r2, #0
 800057a:	629a      	str	r2, [r3, #40]	@ 0x28
    pid_previous_error = 0.0f;
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	f04f 0200 	mov.w	r2, #0
 8000582:	62da      	str	r2, [r3, #44]	@ 0x2c

    target_speed_mps = 0.0f;
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	f04f 0200 	mov.w	r2, #0
 800058a:	631a      	str	r2, [r3, #48]	@ 0x30

    HAL_TIM_PWM_Start(htim_pwm1, channel_pwm1);
 800058c:	69fb      	ldr	r3, [r7, #28]
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	69fb      	ldr	r3, [r7, #28]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	4619      	mov	r1, r3
 8000596:	4610      	mov	r0, r2
 8000598:	f004 fe62 	bl	8005260 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm2, channel_pwm2);
 800059c:	69fb      	ldr	r3, [r7, #28]
 800059e:	689a      	ldr	r2, [r3, #8]
 80005a0:	69fb      	ldr	r3, [r7, #28]
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	4619      	mov	r1, r3
 80005a6:	4610      	mov	r0, r2
 80005a8:	f004 fe5a 	bl	8005260 <HAL_TIM_PWM_Start>
}
 80005ac:	69fb      	ldr	r3, [r7, #28]
 80005ae:	4618      	mov	r0, r3
 80005b0:	3720      	adds	r7, #32
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <_ZN5Motor14setTargetSpeedEf>:
    pid_kp = kp;
    pid_ki = ki;
    pid_kd = kd;
}

void Motor::setTargetSpeed(float target_speed) {
 80005b6:	b480      	push	{r7}
 80005b8:	b083      	sub	sp, #12
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]
 80005be:	ed87 0a00 	vstr	s0, [r7]
    if (target_speed > max_speed_mps) target_speed = max_speed_mps;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	edd3 7a05 	vldr	s15, [r3, #20]
 80005c8:	ed97 7a00 	vldr	s14, [r7]
 80005cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d4:	dd02      	ble.n	80005dc <_ZN5Motor14setTargetSpeedEf+0x26>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	603b      	str	r3, [r7, #0]
    if (target_speed < -max_speed_mps) target_speed = -max_speed_mps;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	edd3 7a05 	vldr	s15, [r3, #20]
 80005e2:	eef1 7a67 	vneg.f32	s15, s15
 80005e6:	ed97 7a00 	vldr	s14, [r7]
 80005ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005f2:	d506      	bpl.n	8000602 <_ZN5Motor14setTargetSpeedEf+0x4c>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80005fa:	eef1 7a67 	vneg.f32	s15, s15
 80005fe:	edc7 7a00 	vstr	s15, [r7]
    target_speed_mps = target_speed;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	683a      	ldr	r2, [r7, #0]
 8000606:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <_ZN5Motor9updatePWMEff>:

void Motor::updatePWM(float current_speed, float dt) {
 8000614:	b480      	push	{r7}
 8000616:	b089      	sub	sp, #36	@ 0x24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000620:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = target_speed_mps - current_speed;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800062a:	edd7 7a02 	vldr	s15, [r7, #8]
 800062e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000632:	edc7 7a06 	vstr	s15, [r7, #24]
    pid_integral += error * dt;
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800063c:	edd7 6a06 	vldr	s13, [r7, #24]
 8000640:	edd7 7a01 	vldr	s15, [r7, #4]
 8000644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    float derivative = (error - pid_previous_error) / dt;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000658:	ed97 7a06 	vldr	s14, [r7, #24]
 800065c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000660:	ed97 7a01 	vldr	s14, [r7, #4]
 8000664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000668:	edc7 7a05 	vstr	s15, [r7, #20]
    float output = pid_kp * error + pid_ki * pid_integral + pid_kd * derivative;
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	ed93 7a07 	vldr	s14, [r3, #28]
 8000672:	edd7 7a06 	vldr	s15, [r7, #24]
 8000676:	ee27 7a27 	vmul.f32	s14, s14, s15
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	edd3 6a08 	vldr	s13, [r3, #32]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8000686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800068a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8000694:	edd7 7a05 	vldr	s15, [r7, #20]
 8000698:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800069c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006a0:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_previous_error = error;
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	69ba      	ldr	r2, [r7, #24]
 80006a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    float pwm_value = (output / max_speed_mps) * max_pwm;
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80006b0:	edd7 6a04 	vldr	s13, [r7, #16]
 80006b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80006be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006c2:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pwm_value > max_pwm) pwm_value = max_pwm;
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	edd3 7a06 	vldr	s15, [r3, #24]
 80006cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80006d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006d8:	dd02      	ble.n	80006e0 <_ZN5Motor9updatePWMEff+0xcc>
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	699b      	ldr	r3, [r3, #24]
 80006de:	61fb      	str	r3, [r7, #28]
    if (pwm_value < -max_pwm) pwm_value = -max_pwm;
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80006e6:	eef1 7a67 	vneg.f32	s15, s15
 80006ea:	ed97 7a07 	vldr	s14, [r7, #28]
 80006ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f6:	d506      	bpl.n	8000706 <_ZN5Motor9updatePWMEff+0xf2>
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	edd3 7a06 	vldr	s15, [r3, #24]
 80006fe:	eef1 7a67 	vneg.f32	s15, s15
 8000702:	edc7 7a07 	vstr	s15, [r7, #28]

    if (pwm_value >= 0) {
 8000706:	edd7 7a07 	vldr	s15, [r7, #28]
 800070a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800070e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000712:	db5a      	blt.n	80007ca <_ZN5Motor9updatePWMEff+0x1b6>
        __HAL_TIM_SET_COMPARE(htim_pwm1, channel_pwm1, (uint32_t)pwm_value);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d10a      	bne.n	8000732 <_ZN5Motor9updatePWMEff+0x11e>
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	edd7 7a07 	vldr	s15, [r7, #28]
 8000726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800072a:	ee17 2a90 	vmov	r2, s15
 800072e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000730:	e027      	b.n	8000782 <_ZN5Motor9updatePWMEff+0x16e>
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	2b04      	cmp	r3, #4
 8000738:	d10a      	bne.n	8000750 <_ZN5Motor9updatePWMEff+0x13c>
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	edd7 7a07 	vldr	s15, [r7, #28]
 8000744:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000748:	ee17 2a90 	vmov	r2, s15
 800074c:	639a      	str	r2, [r3, #56]	@ 0x38
 800074e:	e018      	b.n	8000782 <_ZN5Motor9updatePWMEff+0x16e>
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b08      	cmp	r3, #8
 8000756:	d10a      	bne.n	800076e <_ZN5Motor9updatePWMEff+0x15a>
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000766:	ee17 2a90 	vmov	r2, s15
 800076a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800076c:	e009      	b.n	8000782 <_ZN5Motor9updatePWMEff+0x16e>
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	edd7 7a07 	vldr	s15, [r7, #28]
 8000778:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800077c:	ee17 2a90 	vmov	r2, s15
 8000780:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, 0);
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	68db      	ldr	r3, [r3, #12]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d105      	bne.n	8000796 <_ZN5Motor9updatePWMEff+0x182>
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2200      	movs	r2, #0
 8000792:	635a      	str	r2, [r3, #52]	@ 0x34
    } else {
        __HAL_TIM_SET_COMPARE(htim_pwm1, channel_pwm1, 0);
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, (uint32_t)(-pwm_value));
    }
}
 8000794:	e07b      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, 0);
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	2b04      	cmp	r3, #4
 800079c:	d105      	bne.n	80007aa <_ZN5Motor9updatePWMEff+0x196>
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	689b      	ldr	r3, [r3, #8]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2200      	movs	r2, #0
 80007a6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80007a8:	e071      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, 0);
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	2b08      	cmp	r3, #8
 80007b0:	d105      	bne.n	80007be <_ZN5Motor9updatePWMEff+0x1aa>
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	689b      	ldr	r3, [r3, #8]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2200      	movs	r2, #0
 80007ba:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80007bc:	e067      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, 0);
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	689b      	ldr	r3, [r3, #8]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2200      	movs	r2, #0
 80007c6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80007c8:	e061      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm1, channel_pwm1, 0);
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d105      	bne.n	80007de <_ZN5Motor9updatePWMEff+0x1ca>
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2200      	movs	r2, #0
 80007da:	635a      	str	r2, [r3, #52]	@ 0x34
 80007dc:	e018      	b.n	8000810 <_ZN5Motor9updatePWMEff+0x1fc>
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	2b04      	cmp	r3, #4
 80007e4:	d105      	bne.n	80007f2 <_ZN5Motor9updatePWMEff+0x1de>
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2200      	movs	r2, #0
 80007ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80007f0:	e00e      	b.n	8000810 <_ZN5Motor9updatePWMEff+0x1fc>
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	2b08      	cmp	r3, #8
 80007f8:	d105      	bne.n	8000806 <_ZN5Motor9updatePWMEff+0x1f2>
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2200      	movs	r2, #0
 8000802:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000804:	e004      	b.n	8000810 <_ZN5Motor9updatePWMEff+0x1fc>
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2200      	movs	r2, #0
 800080e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, (uint32_t)(-pwm_value));
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d10c      	bne.n	8000832 <_ZN5Motor9updatePWMEff+0x21e>
 8000818:	edd7 7a07 	vldr	s15, [r7, #28]
 800081c:	eef1 7a67 	vneg.f32	s15, s15
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800082a:	ee17 2a90 	vmov	r2, s15
 800082e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000830:	e02d      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, (uint32_t)(-pwm_value));
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	2b04      	cmp	r3, #4
 8000838:	d10c      	bne.n	8000854 <_ZN5Motor9updatePWMEff+0x240>
 800083a:	edd7 7a07 	vldr	s15, [r7, #28]
 800083e:	eef1 7a67 	vneg.f32	s15, s15
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800084c:	ee17 2a90 	vmov	r2, s15
 8000850:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000852:	e01c      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, (uint32_t)(-pwm_value));
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	2b08      	cmp	r3, #8
 800085a:	d10c      	bne.n	8000876 <_ZN5Motor9updatePWMEff+0x262>
 800085c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000860:	eef1 7a67 	vneg.f32	s15, s15
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800086e:	ee17 2a90 	vmov	r2, s15
 8000872:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000874:	e00b      	b.n	800088e <_ZN5Motor9updatePWMEff+0x27a>
        __HAL_TIM_SET_COMPARE(htim_pwm2, channel_pwm2, (uint32_t)(-pwm_value));
 8000876:	edd7 7a07 	vldr	s15, [r7, #28]
 800087a:	eef1 7a67 	vneg.f32	s15, s15
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	689b      	ldr	r3, [r3, #8]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000888:	ee17 2a90 	vmov	r2, s15
 800088c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800088e:	bf00      	nop
 8000890:	3724      	adds	r7, #36	@ 0x24
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
	...

0800089c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008ac:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008ae:	4a19      	ldr	r2, [pc, #100]	@ (8000914 <MX_ADC1_Init+0x78>)
 80008b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008be:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c4:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008c6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80008ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008cc:	4b10      	ldr	r3, [pc, #64]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80008d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d8:	480d      	ldr	r0, [pc, #52]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008da:	f001 fc39 	bl	8002150 <HAL_ADC_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80008e4:	f000 fc10 	bl	8001108 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008e8:	2304      	movs	r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_ADC1_Init+0x74>)
 80008fa:	f001 fd01 	bl	8002300 <HAL_ADC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000904:	f000 fc00 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000028 	.word	0x20000028
 8000914:	40012400 	.word	0x40012400

08000918 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a15      	ldr	r2, [pc, #84]	@ (800098c <HAL_ADC_MspInit+0x74>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d124      	bne.n	8000984 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	4a14      	ldr	r2, [pc, #80]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 8000940:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000944:	6193      	str	r3, [r2, #24]
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 8000948:	699b      	ldr	r3, [r3, #24]
 800094a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	4a0e      	ldr	r2, [pc, #56]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 8000958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800095c:	6153      	str	r3, [r2, #20]
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <HAL_ADC_MspInit+0x78>)
 8000960:	695b      	ldr	r3, [r3, #20]
 8000962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800096a:	23f0      	movs	r3, #240	@ 0xf0
 800096c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096e:	2303      	movs	r3, #3
 8000970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000976:	f107 0314 	add.w	r3, r7, #20
 800097a:	4619      	mov	r1, r3
 800097c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000980:	f002 f83e 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	@ 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40012400 	.word	0x40012400
 8000990:	40021000 	.word	0x40021000

08000994 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_CAN_Init+0x60>)
 800099a:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <MX_CAN_Init+0x64>)
 800099c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009a0:	2210      	movs	r2, #16
 80009a2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80009b0:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009be:	2200      	movs	r2, #0
 80009c0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80009c8:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80009ce:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80009da:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009dc:	2200      	movs	r2, #0
 80009de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_CAN_Init+0x60>)
 80009e2:	f001 fdbe 	bl	8002562 <HAL_CAN_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 80009ec:	f000 fb8c 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000058 	.word	0x20000058
 80009f8:	40006400 	.word	0x40006400

080009fc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a17      	ldr	r2, [pc, #92]	@ (8000a78 <HAL_CAN_MspInit+0x7c>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d128      	bne.n	8000a70 <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a1e:	4b17      	ldr	r3, [pc, #92]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	4a16      	ldr	r2, [pc, #88]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a28:	61d3      	str	r3, [r2, #28]
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a32:	613b      	str	r3, [r7, #16]
 8000a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a38:	695b      	ldr	r3, [r3, #20]
 8000a3a:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a40:	6153      	str	r3, [r2, #20]
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_CAN_MspInit+0x80>)
 8000a44:	695b      	ldr	r3, [r3, #20]
 8000a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000a60:	2309      	movs	r3, #9
 8000a62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <HAL_CAN_MspInit+0x84>)
 8000a6c:	f001 ffc8 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000a70:	bf00      	nop
 8000a72:	3728      	adds	r7, #40	@ 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40006400 	.word	0x40006400
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	48000400 	.word	0x48000400

08000a84 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000a94:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_DAC1_Init+0x64>)
 8000a96:	4a15      	ldr	r2, [pc, #84]	@ (8000aec <MX_DAC1_Init+0x68>)
 8000a98:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a9a:	4813      	ldr	r0, [pc, #76]	@ (8000ae8 <MX_DAC1_Init+0x64>)
 8000a9c:	f001 ff41 	bl	8002922 <HAL_DAC_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000aa6:	f000 fb2f 	bl	8001108 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	480b      	ldr	r0, [pc, #44]	@ (8000ae8 <MX_DAC1_Init+0x64>)
 8000aba:	f001 ff54 	bl	8002966 <HAL_DAC_ConfigChannel>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000ac4:	f000 fb20 	bl	8001108 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2210      	movs	r2, #16
 8000acc:	4619      	mov	r1, r3
 8000ace:	4806      	ldr	r0, [pc, #24]	@ (8000ae8 <MX_DAC1_Init+0x64>)
 8000ad0:	f001 ff49 	bl	8002966 <HAL_DAC_ConfigChannel>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_DAC1_Init+0x5a>
  {
    Error_Handler();
 8000ada:	f000 fb15 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	20000080 	.word	0x20000080
 8000aec:	40007400 	.word	0x40007400

08000af0 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000b00:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <MX_DAC2_Init+0x4c>)
 8000b02:	4a0f      	ldr	r2, [pc, #60]	@ (8000b40 <MX_DAC2_Init+0x50>)
 8000b04:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000b06:	480d      	ldr	r0, [pc, #52]	@ (8000b3c <MX_DAC2_Init+0x4c>)
 8000b08:	f001 ff0b 	bl	8002922 <HAL_DAC_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_DAC2_Init+0x26>
  {
    Error_Handler();
 8000b12:	f000 faf9 	bl	8001108 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_DAC2_Init+0x4c>)
 8000b26:	f001 ff1e 	bl	8002966 <HAL_DAC_ConfigChannel>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_DAC2_Init+0x44>
  {
    Error_Handler();
 8000b30:	f000 faea 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000094 	.word	0x20000094
 8000b40:	40009800 	.word	0x40009800

08000b44 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08c      	sub	sp, #48	@ 0x30
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4c:	f107 031c 	add.w	r3, r7, #28
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a2b      	ldr	r2, [pc, #172]	@ (8000c10 <HAL_DAC_MspInit+0xcc>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d125      	bne.n	8000bb2 <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b66:	4b2b      	ldr	r3, [pc, #172]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	4a2a      	ldr	r2, [pc, #168]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b70:	61d3      	str	r3, [r2, #28]
 8000b72:	4b28      	ldr	r3, [pc, #160]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b7a:	61bb      	str	r3, [r7, #24]
 8000b7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b25      	ldr	r3, [pc, #148]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b80:	695b      	ldr	r3, [r3, #20]
 8000b82:	4a24      	ldr	r2, [pc, #144]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b88:	6153      	str	r3, [r2, #20]
 8000b8a:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b96:	2330      	movs	r3, #48	@ 0x30
 8000b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba2:	f107 031c 	add.w	r3, r7, #28
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bac:	f001 ff28 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8000bb0:	e029      	b.n	8000c06 <HAL_DAC_MspInit+0xc2>
  else if(dacHandle->Instance==DAC2)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a18      	ldr	r2, [pc, #96]	@ (8000c18 <HAL_DAC_MspInit+0xd4>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d124      	bne.n	8000c06 <HAL_DAC_MspInit+0xc2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000bbc:	4b15      	ldr	r3, [pc, #84]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000bbe:	69db      	ldr	r3, [r3, #28]
 8000bc0:	4a14      	ldr	r2, [pc, #80]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000bc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000bc6:	61d3      	str	r3, [r2, #28]
 8000bc8:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000bd6:	695b      	ldr	r3, [r3, #20]
 8000bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000bda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bde:	6153      	str	r3, [r2, #20]
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <HAL_DAC_MspInit+0xd0>)
 8000be2:	695b      	ldr	r3, [r3, #20]
 8000be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bec:	2340      	movs	r3, #64	@ 0x40
 8000bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c02:	f001 fefd 	bl	8002a00 <HAL_GPIO_Init>
}
 8000c06:	bf00      	nop
 8000c08:	3730      	adds	r7, #48	@ 0x30
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40007400 	.word	0x40007400
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40009800 	.word	0x40009800

08000c1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	@ 0x30
 8000c20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	4b60      	ldr	r3, [pc, #384]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c34:	695b      	ldr	r3, [r3, #20]
 8000c36:	4a5f      	ldr	r2, [pc, #380]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c3c:	6153      	str	r3, [r2, #20]
 8000c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c40:	695b      	ldr	r3, [r3, #20]
 8000c42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c46:	61bb      	str	r3, [r7, #24]
 8000c48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c4a:	4b5a      	ldr	r3, [pc, #360]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	4a59      	ldr	r2, [pc, #356]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c54:	6153      	str	r3, [r2, #20]
 8000c56:	4b57      	ldr	r3, [pc, #348]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b54      	ldr	r3, [pc, #336]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	4a53      	ldr	r2, [pc, #332]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6c:	6153      	str	r3, [r2, #20]
 8000c6e:	4b51      	ldr	r3, [pc, #324]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	4a4d      	ldr	r2, [pc, #308]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c84:	6153      	str	r3, [r2, #20]
 8000c86:	4b4b      	ldr	r3, [pc, #300]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c92:	4b48      	ldr	r3, [pc, #288]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	4a47      	ldr	r2, [pc, #284]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000c98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c9c:	6153      	str	r3, [r2, #20]
 8000c9e:	4b45      	ldr	r3, [pc, #276]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000caa:	4b42      	ldr	r3, [pc, #264]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	4a41      	ldr	r2, [pc, #260]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000cb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000cb4:	6153      	str	r3, [r2, #20]
 8000cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8000db4 <MX_GPIO_Init+0x198>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000cc8:	483b      	ldr	r0, [pc, #236]	@ (8000db8 <MX_GPIO_Init+0x19c>)
 8000cca:	f002 f813 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_2, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000cd4:	4839      	ldr	r0, [pc, #228]	@ (8000dbc <MX_GPIO_Init+0x1a0>)
 8000cd6:	f002 f80d 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_15, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8000ce0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce4:	f002 f806 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ce8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <MX_GPIO_Init+0x19c>)
 8000d02:	f001 fe7d 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = encoder1_B_Pin;
 8000d06:	2320      	movs	r3, #32
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(encoder1_B_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <MX_GPIO_Init+0x19c>)
 8000d1a:	f001 fe71 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = encoder2_B_Pin;
 8000d1e:	2304      	movs	r3, #4
 8000d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d22:	2300      	movs	r3, #0
 8000d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(encoder2_B_GPIO_Port, &GPIO_InitStruct);
 8000d2a:	f107 031c 	add.w	r3, r7, #28
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4823      	ldr	r0, [pc, #140]	@ (8000dc0 <MX_GPIO_Init+0x1a4>)
 8000d32:	f001 fe65 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = encoder3_B_Pin|encoder4_B_Pin;
 8000d36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d44:	f107 031c 	add.w	r3, r7, #28
 8000d48:	4619      	mov	r1, r3
 8000d4a:	481e      	ldr	r0, [pc, #120]	@ (8000dc4 <MX_GPIO_Init+0x1a8>)
 8000d4c:	f001 fe58 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d56:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 031c 	add.w	r3, r7, #28
 8000d64:	4619      	mov	r1, r3
 8000d66:	4816      	ldr	r0, [pc, #88]	@ (8000dc0 <MX_GPIO_Init+0x1a4>)
 8000d68:	f001 fe4a 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_2;
 8000d6c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	4619      	mov	r1, r3
 8000d84:	480d      	ldr	r0, [pc, #52]	@ (8000dbc <MX_GPIO_Init+0x1a0>)
 8000d86:	f001 fe3b 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000d8a:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f107 031c 	add.w	r3, r7, #28
 8000da0:	4619      	mov	r1, r3
 8000da2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da6:	f001 fe2b 	bl	8002a00 <HAL_GPIO_Init>

}
 8000daa:	bf00      	nop
 8000dac:	3730      	adds	r7, #48	@ 0x30
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000
 8000db8:	48000800 	.word	0x48000800
 8000dbc:	48000c00 	.word	0x48000c00
 8000dc0:	48000400 	.word	0x48000400
 8000dc4:	48001000 	.word	0x48001000

08000dc8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000dce:	4a1c      	ldr	r2, [pc, #112]	@ (8000e40 <MX_I2C1_Init+0x78>)
 8000dd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e44 <MX_I2C1_Init+0x7c>)
 8000dd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000dd8:	4b18      	ldr	r3, [pc, #96]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dde:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000de4:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000dea:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000df0:	4b12      	ldr	r3, [pc, #72]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e02:	480e      	ldr	r0, [pc, #56]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000e04:	f001 ff8e 	bl	8002d24 <HAL_I2C_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e0e:	f000 f97b 	bl	8001108 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e12:	2100      	movs	r1, #0
 8000e14:	4809      	ldr	r0, [pc, #36]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000e16:	f002 fba9 	bl	800356c <HAL_I2CEx_ConfigAnalogFilter>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e20:	f000 f972 	bl	8001108 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e24:	2100      	movs	r1, #0
 8000e26:	4805      	ldr	r0, [pc, #20]	@ (8000e3c <MX_I2C1_Init+0x74>)
 8000e28:	f002 fbeb 	bl	8003602 <HAL_I2CEx_ConfigDigitalFilter>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e32:	f000 f969 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000a8 	.word	0x200000a8
 8000e40:	40005400 	.word	0x40005400
 8000e44:	00201d2b 	.word	0x00201d2b

08000e48 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec0 <MX_I2C2_Init+0x78>)
 8000e50:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00201D2B;
 8000e52:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec4 <MX_I2C2_Init+0x7c>)
 8000e56:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000e58:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e5e:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e64:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e6a:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e70:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e76:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e82:	480e      	ldr	r0, [pc, #56]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e84:	f001 ff4e 	bl	8002d24 <HAL_I2C_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e8e:	f000 f93b 	bl	8001108 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e92:	2100      	movs	r1, #0
 8000e94:	4809      	ldr	r0, [pc, #36]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000e96:	f002 fb69 	bl	800356c <HAL_I2CEx_ConfigAnalogFilter>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000ea0:	f000 f932 	bl	8001108 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4805      	ldr	r0, [pc, #20]	@ (8000ebc <MX_I2C2_Init+0x74>)
 8000ea8:	f002 fbab 	bl	8003602 <HAL_I2CEx_ConfigDigitalFilter>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000eb2:	f000 f929 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000fc 	.word	0x200000fc
 8000ec0:	40005800 	.word	0x40005800
 8000ec4:	00201d2b 	.word	0x00201d2b

08000ec8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08c      	sub	sp, #48	@ 0x30
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8000fa0 <HAL_I2C_MspInit+0xd8>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d128      	bne.n	8000f3c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	4a2d      	ldr	r2, [pc, #180]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ef4:	6153      	str	r3, [r2, #20]
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000efe:	61bb      	str	r3, [r7, #24]
 8000f00:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f02:	23c0      	movs	r3, #192	@ 0xc0
 8000f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f06:	2312      	movs	r3, #18
 8000f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f12:	2304      	movs	r3, #4
 8000f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	f107 031c 	add.w	r3, r7, #28
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4822      	ldr	r0, [pc, #136]	@ (8000fa8 <HAL_I2C_MspInit+0xe0>)
 8000f1e:	f001 fd6f 	bl	8002a00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f22:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	4a1f      	ldr	r2, [pc, #124]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f2c:	61d3      	str	r3, [r2, #28]
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000f3a:	e02c      	b.n	8000f96 <HAL_I2C_MspInit+0xce>
  else if(i2cHandle->Instance==I2C2)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a1a      	ldr	r2, [pc, #104]	@ (8000fac <HAL_I2C_MspInit+0xe4>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d127      	bne.n	8000f96 <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	4a16      	ldr	r2, [pc, #88]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f50:	6153      	str	r3, [r2, #20]
 8000f52:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f5a:	613b      	str	r3, [r7, #16]
 8000f5c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f5e:	23c0      	movs	r3, #192	@ 0xc0
 8000f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f62:	2312      	movs	r3, #18
 8000f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f72:	f107 031c 	add.w	r3, r7, #28
 8000f76:	4619      	mov	r1, r3
 8000f78:	480d      	ldr	r0, [pc, #52]	@ (8000fb0 <HAL_I2C_MspInit+0xe8>)
 8000f7a:	f001 fd41 	bl	8002a00 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	4a08      	ldr	r2, [pc, #32]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f88:	61d3      	str	r3, [r2, #28]
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_I2C_MspInit+0xdc>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
}
 8000f96:	bf00      	nop
 8000f98:	3730      	adds	r7, #48	@ 0x30
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40005400 	.word	0x40005400
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	48000400 	.word	0x48000400
 8000fac:	40005800 	.word	0x40005800
 8000fb0:	48001400 	.word	0x48001400

08000fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb8:	f001 f840 	bl	800203c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbc:	f000 f82a 	bl	8001014 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc0:	f7ff fe2c 	bl	8000c1c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000fc4:	f7ff fc6a 	bl	800089c <MX_ADC1_Init>
  MX_CAN_Init();
 8000fc8:	f7ff fce4 	bl	8000994 <MX_CAN_Init>
  MX_DAC1_Init();
 8000fcc:	f7ff fd5a 	bl	8000a84 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000fd0:	f7ff fd8e 	bl	8000af0 <MX_DAC2_Init>
  MX_TIM2_Init();
 8000fd4:	f000 f986 	bl	80012e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fd8:	f000 fa1a 	bl	8001410 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000fdc:	f000 fa76 	bl	80014cc <MX_TIM5_Init>
  MX_TIM13_Init();
 8000fe0:	f000 fb0c 	bl	80015fc <MX_TIM13_Init>
  MX_USB_PCD_Init();
 8000fe4:	f000 ff9a 	bl	8001f1c <MX_USB_PCD_Init>
  MX_TIM15_Init();
 8000fe8:	f000 fb50 	bl	800168c <MX_TIM15_Init>
  MX_I2C1_Init();
 8000fec:	f7ff feec 	bl	8000dc8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ff0:	f7ff ff2a 	bl	8000e48 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000ff4:	f000 f88e 	bl	8001114 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ff8:	f000 fe58 	bl	8001cac <MX_USART1_UART_Init>
  MX_TIM17_Init();
 8000ffc:	f000 fbba 	bl	8001774 <MX_TIM17_Init>
  MX_TIM19_Init();
 8001000:	f000 fc30 	bl	8001864 <MX_TIM19_Init>
  MX_USART2_UART_Init();
 8001004:	f000 fe82 	bl	8001d0c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001008:	f000 feb0 	bl	8001d6c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


  test();
 800100c:	f7ff f8dc 	bl	80001c8 <_Z4testv>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <main+0x5c>

08001014 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b09a      	sub	sp, #104	@ 0x68
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800101e:	2228      	movs	r2, #40	@ 0x28
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f005 fd22 	bl	8006a6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001038:	463b      	mov	r3, r7
 800103a:	222c      	movs	r2, #44	@ 0x2c
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f005 fd14 	bl	8006a6c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001044:	2303      	movs	r3, #3
 8001046:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001048:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800104c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800104e:	2300      	movs	r3, #0
 8001050:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001052:	2301      	movs	r3, #1
 8001054:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001056:	2310      	movs	r3, #16
 8001058:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800105a:	2302      	movs	r3, #2
 800105c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800105e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001062:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001064:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001068:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800106e:	4618      	mov	r0, r3
 8001070:	f002 fbda 	bl	8003828 <HAL_RCC_OscConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	bf14      	ite	ne
 800107a:	2301      	movne	r3, #1
 800107c:	2300      	moveq	r3, #0
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8001084:	f000 f840 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001088:	230f      	movs	r3, #15
 800108a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108c:	2302      	movs	r3, #2
 800108e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001094:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001098:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800109e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a2:	2101      	movs	r1, #1
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 fbfd 	bl	80048a4 <HAL_RCC_ClockConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	bf14      	ite	ne
 80010b0:	2301      	movne	r3, #1
 80010b2:	2300      	moveq	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 80010ba:	f000 f825 	bl	8001108 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <_Z18SystemClock_Configv+0xf0>)
 80010c0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_ADC1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80010d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PCLK2_DIV2;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e0:	463b      	mov	r3, r7
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 fdfe 	bl	8004ce4 <HAL_RCCEx_PeriphCLKConfig>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	bf14      	ite	ne
 80010ee:	2301      	movne	r3, #1
 80010f0:	2300      	moveq	r3, #0
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <_Z18SystemClock_Configv+0xe8>
  {
    Error_Handler();
 80010f8:	f000 f806 	bl	8001108 <Error_Handler>
  }
}
 80010fc:	bf00      	nop
 80010fe:	3768      	adds	r7, #104	@ 0x68
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	000200e7 	.word	0x000200e7

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
}
 800110e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <Error_Handler+0x8>

08001114 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001118:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <MX_SPI1_Init+0x74>)
 800111a:	4a1c      	ldr	r2, [pc, #112]	@ (800118c <MX_SPI1_Init+0x78>)
 800111c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800111e:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001120:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001124:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001126:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800112c:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <MX_SPI1_Init+0x74>)
 800112e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001132:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_SPI1_Init+0x74>)
 800113c:	2200      	movs	r2, #0
 800113e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001142:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001146:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_SPI1_Init+0x74>)
 800114a:	2208      	movs	r2, #8
 800114c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001150:	2200      	movs	r2, #0
 8001152:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001156:	2200      	movs	r2, #0
 8001158:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_SPI1_Init+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001162:	2207      	movs	r2, #7
 8001164:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001168:	2200      	movs	r2, #0
 800116a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_SPI1_Init+0x74>)
 800116e:	2208      	movs	r2, #8
 8001170:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_SPI1_Init+0x74>)
 8001174:	f003 ff2a 	bl	8004fcc <HAL_SPI_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800117e:	f7ff ffc3 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000150 	.word	0x20000150
 800118c:	40013000 	.word	0x40013000

08001190 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a17      	ldr	r2, [pc, #92]	@ (800120c <HAL_SPI_MspInit+0x7c>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d128      	bne.n	8001204 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011b2:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011bc:	6193      	str	r3, [r2, #24]
 80011be:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011d4:	6153      	str	r3, [r2, #20]
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <HAL_SPI_MspInit+0x80>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> SPI1_NSS
    PC7     ------> SPI1_SCK
    PC8     ------> SPI1_MISO
    PC9     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80011e2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80011e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011f4:	2305      	movs	r3, #5
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <HAL_SPI_MspInit+0x84>)
 8001200:	f001 fbfe 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40013000 	.word	0x40013000
 8001210:	40021000 	.word	0x40021000
 8001214:	48000800 	.word	0x48000800

08001218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <HAL_MspInit+0x44>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	4a0e      	ldr	r2, [pc, #56]	@ (800125c <HAL_MspInit+0x44>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6193      	str	r3, [r2, #24]
 800122a:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <HAL_MspInit+0x44>)
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <HAL_MspInit+0x44>)
 8001238:	69db      	ldr	r3, [r3, #28]
 800123a:	4a08      	ldr	r2, [pc, #32]	@ (800125c <HAL_MspInit+0x44>)
 800123c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001240:	61d3      	str	r3, [r2, #28]
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_MspInit+0x44>)
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <NMI_Handler+0x4>

08001268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <HardFault_Handler+0x4>

08001270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <MemManage_Handler+0x4>

08001278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <BusFault_Handler+0x4>

08001280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <UsageFault_Handler+0x4>

08001288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b6:	f000 ff07 	bl	80020c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <SystemInit+0x20>)
 80012c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ca:	4a05      	ldr	r2, [pc, #20]	@ (80012e0 <SystemInit+0x20>)
 80012cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim17;
TIM_HandleTypeDef htim19;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08e      	sub	sp, #56	@ 0x38
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f8:	f107 0320 	add.w	r3, r7, #32
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
 8001310:	615a      	str	r2, [r3, #20]
 8001312:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001314:	4b3d      	ldr	r3, [pc, #244]	@ (800140c <MX_TIM2_Init+0x128>)
 8001316:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800131a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 800131c:	4b3b      	ldr	r3, [pc, #236]	@ (800140c <MX_TIM2_Init+0x128>)
 800131e:	222f      	movs	r2, #47	@ 0x2f
 8001320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b3a      	ldr	r3, [pc, #232]	@ (800140c <MX_TIM2_Init+0x128>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001328:	4b38      	ldr	r3, [pc, #224]	@ (800140c <MX_TIM2_Init+0x128>)
 800132a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800132e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b36      	ldr	r3, [pc, #216]	@ (800140c <MX_TIM2_Init+0x128>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b35      	ldr	r3, [pc, #212]	@ (800140c <MX_TIM2_Init+0x128>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800133c:	4833      	ldr	r0, [pc, #204]	@ (800140c <MX_TIM2_Init+0x128>)
 800133e:	f003 fef0 	bl	8005122 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001348:	f7ff fede 	bl	8001108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001352:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001356:	4619      	mov	r1, r3
 8001358:	482c      	ldr	r0, [pc, #176]	@ (800140c <MX_TIM2_Init+0x128>)
 800135a:	f004 f9f9 	bl	8005750 <HAL_TIM_ConfigClockSource>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001364:	f7ff fed0 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001368:	4828      	ldr	r0, [pc, #160]	@ (800140c <MX_TIM2_Init+0x128>)
 800136a:	f003 ff29 	bl	80051c0 <HAL_TIM_PWM_Init>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001374:	f7ff fec8 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001380:	f107 0320 	add.w	r3, r7, #32
 8001384:	4619      	mov	r1, r3
 8001386:	4821      	ldr	r0, [pc, #132]	@ (800140c <MX_TIM2_Init+0x128>)
 8001388:	f004 fe8e 	bl	80060a8 <HAL_TIMEx_MasterConfigSynchronization>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001392:	f7ff feb9 	bl	8001108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001396:	2360      	movs	r3, #96	@ 0x60
 8001398:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4817      	ldr	r0, [pc, #92]	@ (800140c <MX_TIM2_Init+0x128>)
 80013ae:	f004 f90d 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80013b8:	f7ff fea6 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2204      	movs	r2, #4
 80013c0:	4619      	mov	r1, r3
 80013c2:	4812      	ldr	r0, [pc, #72]	@ (800140c <MX_TIM2_Init+0x128>)
 80013c4:	f004 f902 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80013ce:	f7ff fe9b 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2208      	movs	r2, #8
 80013d6:	4619      	mov	r1, r3
 80013d8:	480c      	ldr	r0, [pc, #48]	@ (800140c <MX_TIM2_Init+0x128>)
 80013da:	f004 f8f7 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80013e4:	f7ff fe90 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	220c      	movs	r2, #12
 80013ec:	4619      	mov	r1, r3
 80013ee:	4807      	ldr	r0, [pc, #28]	@ (800140c <MX_TIM2_Init+0x128>)
 80013f0:	f004 f8ec 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80013fa:	f7ff fe85 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013fe:	4803      	ldr	r0, [pc, #12]	@ (800140c <MX_TIM2_Init+0x128>)
 8001400:	f000 fbae 	bl	8001b60 <HAL_TIM_MspPostInit>

}
 8001404:	bf00      	nop
 8001406:	3738      	adds	r7, #56	@ 0x38
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200001b4 	.word	0x200001b4

08001410 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001420:	463b      	mov	r3, r7
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800142c:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 800142e:	4a26      	ldr	r2, [pc, #152]	@ (80014c8 <MX_TIM3_Init+0xb8>)
 8001430:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001432:	4b24      	ldr	r3, [pc, #144]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800143e:	4b21      	ldr	r3, [pc, #132]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001440:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001444:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001446:	4b1f      	ldr	r3, [pc, #124]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800144c:	4b1d      	ldr	r3, [pc, #116]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001452:	481c      	ldr	r0, [pc, #112]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001454:	f003 ffce 	bl	80053f4 <HAL_TIM_IC_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800145e:	f7ff fe53 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	4814      	ldr	r0, [pc, #80]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001472:	f004 fe19 	bl	80060a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800147c:	f7ff fe44 	bl	8001108 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001480:	2300      	movs	r3, #0
 8001482:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001484:	2301      	movs	r3, #1
 8001486:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001488:	2300      	movs	r3, #0
 800148a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001490:	463b      	mov	r3, r7
 8001492:	2204      	movs	r2, #4
 8001494:	4619      	mov	r1, r3
 8001496:	480b      	ldr	r0, [pc, #44]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 8001498:	f003 fffb 	bl	8005492 <HAL_TIM_IC_ConfigChannel>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80014a2:	f7ff fe31 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80014a6:	463b      	mov	r3, r7
 80014a8:	220c      	movs	r2, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <MX_TIM3_Init+0xb4>)
 80014ae:	f003 fff0 	bl	8005492 <HAL_TIM_IC_ConfigChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80014b8:	f7ff fe26 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000200 	.word	0x20000200
 80014c8:	40000400 	.word	0x40000400

080014cc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08e      	sub	sp, #56	@ 0x38
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	f107 0320 	add.w	r3, r7, #32
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
 80014f8:	615a      	str	r2, [r3, #20]
 80014fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80014fc:	4b3d      	ldr	r3, [pc, #244]	@ (80015f4 <MX_TIM5_Init+0x128>)
 80014fe:	4a3e      	ldr	r2, [pc, #248]	@ (80015f8 <MX_TIM5_Init+0x12c>)
 8001500:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 48-1;
 8001502:	4b3c      	ldr	r3, [pc, #240]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001504:	222f      	movs	r2, #47	@ 0x2f
 8001506:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001508:	4b3a      	ldr	r3, [pc, #232]	@ (80015f4 <MX_TIM5_Init+0x128>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 800150e:	4b39      	ldr	r3, [pc, #228]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001510:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001514:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001516:	4b37      	ldr	r3, [pc, #220]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151c:	4b35      	ldr	r3, [pc, #212]	@ (80015f4 <MX_TIM5_Init+0x128>)
 800151e:	2200      	movs	r2, #0
 8001520:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001522:	4834      	ldr	r0, [pc, #208]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001524:	f003 fdfd 	bl	8005122 <HAL_TIM_Base_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800152e:	f7ff fdeb 	bl	8001108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001532:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001536:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001538:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800153c:	4619      	mov	r1, r3
 800153e:	482d      	ldr	r0, [pc, #180]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001540:	f004 f906 	bl	8005750 <HAL_TIM_ConfigClockSource>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800154a:	f7ff fddd 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800154e:	4829      	ldr	r0, [pc, #164]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001550:	f003 fe36 	bl	80051c0 <HAL_TIM_PWM_Init>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800155a:	f7ff fdd5 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001562:	2300      	movs	r3, #0
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001566:	f107 0320 	add.w	r3, r7, #32
 800156a:	4619      	mov	r1, r3
 800156c:	4821      	ldr	r0, [pc, #132]	@ (80015f4 <MX_TIM5_Init+0x128>)
 800156e:	f004 fd9b 	bl	80060a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001578:	f7ff fdc6 	bl	8001108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800157c:	2360      	movs	r3, #96	@ 0x60
 800157e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	4619      	mov	r1, r3
 8001592:	4818      	ldr	r0, [pc, #96]	@ (80015f4 <MX_TIM5_Init+0x128>)
 8001594:	f004 f81a 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800159e:	f7ff fdb3 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2204      	movs	r2, #4
 80015a6:	4619      	mov	r1, r3
 80015a8:	4812      	ldr	r0, [pc, #72]	@ (80015f4 <MX_TIM5_Init+0x128>)
 80015aa:	f004 f80f 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 80015b4:	f7ff fda8 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	2208      	movs	r2, #8
 80015bc:	4619      	mov	r1, r3
 80015be:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <MX_TIM5_Init+0x128>)
 80015c0:	f004 f804 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 80015ca:	f7ff fd9d 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	220c      	movs	r2, #12
 80015d2:	4619      	mov	r1, r3
 80015d4:	4807      	ldr	r0, [pc, #28]	@ (80015f4 <MX_TIM5_Init+0x128>)
 80015d6:	f003 fff9 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 80015e0:	f7ff fd92 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80015e4:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <MX_TIM5_Init+0x128>)
 80015e6:	f000 fabb 	bl	8001b60 <HAL_TIM_MspPostInit>

}
 80015ea:	bf00      	nop
 80015ec:	3738      	adds	r7, #56	@ 0x38
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000024c 	.word	0x2000024c
 80015f8:	40000c00 	.word	0x40000c00

080015fc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8001602:	463b      	mov	r3, r7
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800160e:	4b1d      	ldr	r3, [pc, #116]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001610:	4a1d      	ldr	r2, [pc, #116]	@ (8001688 <MX_TIM13_Init+0x8c>)
 8001612:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001616:	2200      	movs	r2, #0
 8001618:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161a:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <MX_TIM13_Init+0x88>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001622:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001626:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001628:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <MX_TIM13_Init+0x88>)
 800162a:	2200      	movs	r2, #0
 800162c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001634:	4813      	ldr	r0, [pc, #76]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001636:	f003 fd74 	bl	8005122 <HAL_TIM_Base_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM13_Init+0x48>
  {
    Error_Handler();
 8001640:	f7ff fd62 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 8001644:	480f      	ldr	r0, [pc, #60]	@ (8001684 <MX_TIM13_Init+0x88>)
 8001646:	f003 fed5 	bl	80053f4 <HAL_TIM_IC_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM13_Init+0x58>
  {
    Error_Handler();
 8001650:	f7ff fd5a 	bl	8001108 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001654:	2300      	movs	r3, #0
 8001656:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001658:	2301      	movs	r3, #1
 800165a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001664:	463b      	mov	r3, r7
 8001666:	2200      	movs	r2, #0
 8001668:	4619      	mov	r1, r3
 800166a:	4806      	ldr	r0, [pc, #24]	@ (8001684 <MX_TIM13_Init+0x88>)
 800166c:	f003 ff11 	bl	8005492 <HAL_TIM_IC_ConfigChannel>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM13_Init+0x7e>
  {
    Error_Handler();
 8001676:	f7ff fd47 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000298 	.word	0x20000298
 8001688:	40001c00 	.word	0x40001c00

0800168c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b08a      	sub	sp, #40	@ 0x28
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001692:	f107 0318 	add.w	r3, r7, #24
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016aa:	463b      	mov	r3, r7
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80016b6:	4b2d      	ldr	r3, [pc, #180]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001770 <MX_TIM15_Init+0xe4>)
 80016ba:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80016bc:	4b2b      	ldr	r3, [pc, #172]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c2:	4b2a      	ldr	r3, [pc, #168]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80016c8:	4b28      	ldr	r3, [pc, #160]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ce:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d0:	4b26      	ldr	r3, [pc, #152]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80016d6:	4b25      	ldr	r3, [pc, #148]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016d8:	2200      	movs	r2, #0
 80016da:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016dc:	4b23      	ldr	r3, [pc, #140]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80016e2:	4822      	ldr	r0, [pc, #136]	@ (800176c <MX_TIM15_Init+0xe0>)
 80016e4:	f003 fd1d 	bl	8005122 <HAL_TIM_Base_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_TIM15_Init+0x66>
  {
    Error_Handler();
 80016ee:	f7ff fd0b 	bl	8001108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80016f8:	f107 0318 	add.w	r3, r7, #24
 80016fc:	4619      	mov	r1, r3
 80016fe:	481b      	ldr	r0, [pc, #108]	@ (800176c <MX_TIM15_Init+0xe0>)
 8001700:	f004 f826 	bl	8005750 <HAL_TIM_ConfigClockSource>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM15_Init+0x82>
  {
    Error_Handler();
 800170a:	f7ff fcfd 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 800170e:	4817      	ldr	r0, [pc, #92]	@ (800176c <MX_TIM15_Init+0xe0>)
 8001710:	f003 fe70 	bl	80053f4 <HAL_TIM_IC_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 800171a:	f7ff fcf5 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001726:	f107 0310 	add.w	r3, r7, #16
 800172a:	4619      	mov	r1, r3
 800172c:	480f      	ldr	r0, [pc, #60]	@ (800176c <MX_TIM15_Init+0xe0>)
 800172e:	f004 fcbb 	bl	80060a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM15_Init+0xb0>
  {
    Error_Handler();
 8001738:	f7ff fce6 	bl	8001108 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800173c:	2300      	movs	r3, #0
 800173e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001740:	2301      	movs	r3, #1
 8001742:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800174c:	463b      	mov	r3, r7
 800174e:	2200      	movs	r2, #0
 8001750:	4619      	mov	r1, r3
 8001752:	4806      	ldr	r0, [pc, #24]	@ (800176c <MX_TIM15_Init+0xe0>)
 8001754:	f003 fe9d 	bl	8005492 <HAL_TIM_IC_ConfigChannel>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM15_Init+0xd6>
  {
    Error_Handler();
 800175e:	f7ff fcd3 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001762:	bf00      	nop
 8001764:	3728      	adds	r7, #40	@ 0x28
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200002e4 	.word	0x200002e4
 8001770:	40014000 	.word	0x40014000

08001774 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b090      	sub	sp, #64	@ 0x40
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800177a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	611a      	str	r2, [r3, #16]
 800178a:	615a      	str	r2, [r3, #20]
 800178c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	2220      	movs	r2, #32
 8001792:	2100      	movs	r1, #0
 8001794:	4618      	mov	r0, r3
 8001796:	f005 f969 	bl	8006a6c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800179a:	4b30      	ldr	r3, [pc, #192]	@ (800185c <MX_TIM17_Init+0xe8>)
 800179c:	4a30      	ldr	r2, [pc, #192]	@ (8001860 <MX_TIM17_Init+0xec>)
 800179e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80017a0:	4b2e      	ldr	r3, [pc, #184]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a6:	4b2d      	ldr	r3, [pc, #180]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80017ac:	4b2b      	ldr	r3, [pc, #172]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017b2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b4:	4b29      	ldr	r3, [pc, #164]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80017ba:	4b28      	ldr	r3, [pc, #160]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017bc:	2200      	movs	r2, #0
 80017be:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c0:	4b26      	ldr	r3, [pc, #152]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80017c6:	4825      	ldr	r0, [pc, #148]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017c8:	f003 fcab 	bl	8005122 <HAL_TIM_Base_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 80017d2:	f7ff fc99 	bl	8001108 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80017d6:	4821      	ldr	r0, [pc, #132]	@ (800185c <MX_TIM17_Init+0xe8>)
 80017d8:	f003 fcf2 	bl	80051c0 <HAL_TIM_PWM_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 80017e2:	f7ff fc91 	bl	8001108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017e6:	2360      	movs	r3, #96	@ 0x60
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017f2:	2300      	movs	r3, #0
 80017f4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017f6:	2300      	movs	r3, #0
 80017f8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017fa:	2300      	movs	r3, #0
 80017fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017fe:	2300      	movs	r3, #0
 8001800:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001806:	2200      	movs	r2, #0
 8001808:	4619      	mov	r1, r3
 800180a:	4814      	ldr	r0, [pc, #80]	@ (800185c <MX_TIM17_Init+0xe8>)
 800180c:	f003 fede 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8001816:	f7ff fc77 	bl	8001108 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800182e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001832:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4619      	mov	r1, r3
 800183c:	4807      	ldr	r0, [pc, #28]	@ (800185c <MX_TIM17_Init+0xe8>)
 800183e:	f004 fca7 	bl	8006190 <HAL_TIMEx_ConfigBreakDeadTime>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM17_Init+0xd8>
  {
    Error_Handler();
 8001848:	f7ff fc5e 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800184c:	4803      	ldr	r0, [pc, #12]	@ (800185c <MX_TIM17_Init+0xe8>)
 800184e:	f000 f987 	bl	8001b60 <HAL_TIM_MspPostInit>

}
 8001852:	bf00      	nop
 8001854:	3740      	adds	r7, #64	@ 0x40
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000330 	.word	0x20000330
 8001860:	40014800 	.word	0x40014800

08001864 <MX_TIM19_Init>:
/* TIM19 init function */
void MX_TIM19_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	@ 0x28
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM19_Init 0 */

  /* USER CODE END TIM19_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
 8001882:	615a      	str	r2, [r3, #20]
 8001884:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM19_Init 1 */

  /* USER CODE END TIM19_Init 1 */
  htim19.Instance = TIM19;
 8001886:	4b22      	ldr	r3, [pc, #136]	@ (8001910 <MX_TIM19_Init+0xac>)
 8001888:	4a22      	ldr	r2, [pc, #136]	@ (8001914 <MX_TIM19_Init+0xb0>)
 800188a:	601a      	str	r2, [r3, #0]
  htim19.Init.Prescaler = 0;
 800188c:	4b20      	ldr	r3, [pc, #128]	@ (8001910 <MX_TIM19_Init+0xac>)
 800188e:	2200      	movs	r2, #0
 8001890:	605a      	str	r2, [r3, #4]
  htim19.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <MX_TIM19_Init+0xac>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim19.Init.Period = 65535;
 8001898:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <MX_TIM19_Init+0xac>)
 800189a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800189e:	60da      	str	r2, [r3, #12]
  htim19.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <MX_TIM19_Init+0xac>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim19.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <MX_TIM19_Init+0xac>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim19) != HAL_OK)
 80018ac:	4818      	ldr	r0, [pc, #96]	@ (8001910 <MX_TIM19_Init+0xac>)
 80018ae:	f003 fc87 	bl	80051c0 <HAL_TIM_PWM_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM19_Init+0x58>
  {
    Error_Handler();
 80018b8:	f7ff fc26 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim19, &sMasterConfig) != HAL_OK)
 80018c4:	f107 0320 	add.w	r3, r7, #32
 80018c8:	4619      	mov	r1, r3
 80018ca:	4811      	ldr	r0, [pc, #68]	@ (8001910 <MX_TIM19_Init+0xac>)
 80018cc:	f004 fbec 	bl	80060a8 <HAL_TIMEx_MasterConfigSynchronization>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM19_Init+0x76>
  {
    Error_Handler();
 80018d6:	f7ff fc17 	bl	8001108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018da:	2360      	movs	r3, #96	@ 0x60
 80018dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim19, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	2208      	movs	r2, #8
 80018ee:	4619      	mov	r1, r3
 80018f0:	4807      	ldr	r0, [pc, #28]	@ (8001910 <MX_TIM19_Init+0xac>)
 80018f2:	f003 fe6b 	bl	80055cc <HAL_TIM_PWM_ConfigChannel>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM19_Init+0x9c>
  {
    Error_Handler();
 80018fc:	f7ff fc04 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM19_Init 2 */

  /* USER CODE END TIM19_Init 2 */
  HAL_TIM_MspPostInit(&htim19);
 8001900:	4803      	ldr	r0, [pc, #12]	@ (8001910 <MX_TIM19_Init+0xac>)
 8001902:	f000 f92d 	bl	8001b60 <HAL_TIM_MspPostInit>

}
 8001906:	bf00      	nop
 8001908:	3728      	adds	r7, #40	@ 0x28
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	2000037c 	.word	0x2000037c
 8001914:	40015c00 	.word	0x40015c00

08001918 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08e      	sub	sp, #56	@ 0x38
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001938:	d10c      	bne.n	8001954 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800193a:	4b48      	ldr	r3, [pc, #288]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	4a47      	ldr	r2, [pc, #284]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	61d3      	str	r3, [r2, #28]
 8001946:	4b45      	ldr	r3, [pc, #276]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	623b      	str	r3, [r7, #32]
 8001950:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001952:	e07f      	b.n	8001a54 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM5)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a41      	ldr	r2, [pc, #260]	@ (8001a60 <HAL_TIM_Base_MspInit+0x148>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d10c      	bne.n	8001978 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800195e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	4a3e      	ldr	r2, [pc, #248]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001964:	f043 0308 	orr.w	r3, r3, #8
 8001968:	61d3      	str	r3, [r2, #28]
 800196a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	f003 0308 	and.w	r3, r3, #8
 8001972:	61fb      	str	r3, [r7, #28]
 8001974:	69fb      	ldr	r3, [r7, #28]
}
 8001976:	e06d      	b.n	8001a54 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM13)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a39      	ldr	r2, [pc, #228]	@ (8001a64 <HAL_TIM_Base_MspInit+0x14c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d128      	bne.n	80019d4 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001982:	4b36      	ldr	r3, [pc, #216]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	4a35      	ldr	r2, [pc, #212]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800198c:	61d3      	str	r3, [r2, #28]
 800198e:	4b33      	ldr	r3, [pc, #204]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001996:	61bb      	str	r3, [r7, #24]
 8001998:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800199a:	4b30      	ldr	r3, [pc, #192]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019a4:	6153      	str	r3, [r2, #20]
 80019a6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = encoder1_A_Pin;
 80019b2:	2310      	movs	r3, #16
 80019b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM13;
 80019c2:	2302      	movs	r3, #2
 80019c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(encoder1_A_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ca:	4619      	mov	r1, r3
 80019cc:	4826      	ldr	r0, [pc, #152]	@ (8001a68 <HAL_TIM_Base_MspInit+0x150>)
 80019ce:	f001 f817 	bl	8002a00 <HAL_GPIO_Init>
}
 80019d2:	e03f      	b.n	8001a54 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM15)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a24      	ldr	r2, [pc, #144]	@ (8001a6c <HAL_TIM_Base_MspInit+0x154>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d129      	bne.n	8001a32 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80019de:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e8:	6193      	str	r3, [r2, #24]
 80019ea:	4b1c      	ldr	r3, [pc, #112]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	4a18      	ldr	r2, [pc, #96]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a00:	6153      	str	r3, [r2, #20]
 8001a02:	4b16      	ldr	r3, [pc, #88]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = encoder4_A_Pin;
 8001a0e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8001a20:	2301      	movs	r3, #1
 8001a22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(encoder4_A_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4811      	ldr	r0, [pc, #68]	@ (8001a70 <HAL_TIM_Base_MspInit+0x158>)
 8001a2c:	f000 ffe8 	bl	8002a00 <HAL_GPIO_Init>
}
 8001a30:	e010      	b.n	8001a54 <HAL_TIM_Base_MspInit+0x13c>
  else if(tim_baseHandle->Instance==TIM17)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a0f      	ldr	r2, [pc, #60]	@ (8001a74 <HAL_TIM_Base_MspInit+0x15c>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d10b      	bne.n	8001a54 <HAL_TIM_Base_MspInit+0x13c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001a3c:	4b07      	ldr	r3, [pc, #28]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	4a06      	ldr	r2, [pc, #24]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001a42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a46:	6193      	str	r3, [r2, #24]
 8001a48:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <HAL_TIM_Base_MspInit+0x144>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	68bb      	ldr	r3, [r7, #8]
}
 8001a54:	bf00      	nop
 8001a56:	3738      	adds	r7, #56	@ 0x38
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40000c00 	.word	0x40000c00
 8001a64:	40001c00 	.word	0x40001c00
 8001a68:	48000800 	.word	0x48000800
 8001a6c:	40014000 	.word	0x40014000
 8001a70:	48000400 	.word	0x48000400
 8001a74:	40014800 	.word	0x40014800

08001a78 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a1f      	ldr	r2, [pc, #124]	@ (8001b14 <HAL_TIM_IC_MspInit+0x9c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d137      	bne.n	8001b0a <HAL_TIM_IC_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001aa0:	f043 0302 	orr.w	r3, r3, #2
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab2:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	4a18      	ldr	r2, [pc, #96]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001ab8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001abc:	6153      	str	r3, [r2, #20]
 8001abe:	4b16      	ldr	r3, [pc, #88]	@ (8001b18 <HAL_TIM_IC_MspInit+0xa0>)
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH2
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = encoder2_A_Pin;
 8001aca:	2301      	movs	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 8001ada:	230a      	movs	r3, #10
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(encoder2_A_GPIO_Port, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	480d      	ldr	r0, [pc, #52]	@ (8001b1c <HAL_TIM_IC_MspInit+0xa4>)
 8001ae6:	f000 ff8b 	bl	8002a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = encoder3_A_Pin;
 8001aea:	2302      	movs	r3, #2
 8001aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001afa:	2302      	movs	r3, #2
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(encoder3_A_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <HAL_TIM_IC_MspInit+0xa4>)
 8001b06:	f000 ff7b 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	3728      	adds	r7, #40	@ 0x28
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40000400 	.word	0x40000400
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	48000400 	.word	0x48000400

08001b20 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM19)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <HAL_TIM_PWM_MspInit+0x38>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d10b      	bne.n	8001b4a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM19_MspInit 0 */

  /* USER CODE END TIM19_MspInit 0 */
    /* TIM19 clock enable */
    __HAL_RCC_TIM19_CLK_ENABLE();
 8001b32:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	4a09      	ldr	r2, [pc, #36]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b3c:	6193      	str	r3, [r2, #24]
 8001b3e:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM19_MspInit 1 */

  /* USER CODE END TIM19_MspInit 1 */
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40015c00 	.word	0x40015c00
 8001b5c:	40021000 	.word	0x40021000

08001b60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08c      	sub	sp, #48	@ 0x30
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 031c 	add.w	r3, r7, #28
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b80:	d11d      	bne.n	8001bbe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b82:	4b44      	ldr	r3, [pc, #272]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	4a43      	ldr	r2, [pc, #268]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b8c:	6153      	str	r3, [r2, #20]
 8001b8e:	4b41      	ldr	r3, [pc, #260]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	61bb      	str	r3, [r7, #24]
 8001b98:	69bb      	ldr	r3, [r7, #24]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = motor3_A_Pin|motor3_B_Pin|motor4_A_Pin|motor4_AA3_Pin;
 8001b9a:	230f      	movs	r3, #15
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001baa:	2301      	movs	r3, #1
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb8:	f000 ff22 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM19_MspPostInit 1 */

  /* USER CODE END TIM19_MspPostInit 1 */
  }

}
 8001bbc:	e065      	b.n	8001c8a <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM5)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a35      	ldr	r2, [pc, #212]	@ (8001c98 <HAL_TIM_MspPostInit+0x138>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d11c      	bne.n	8001c02 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc8:	4b32      	ldr	r3, [pc, #200]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	4a31      	ldr	r2, [pc, #196]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001bce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001bd2:	6153      	str	r3, [r2, #20]
 8001bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001bd6:	695b      	ldr	r3, [r3, #20]
 8001bd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = motor1_A_Pin|motor1_B_Pin|motor2_A_Pin|motor2_B_Pin;
 8001be0:	230f      	movs	r3, #15
 8001be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be4:	2302      	movs	r3, #2
 8001be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2300      	movs	r3, #0
 8001bee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf4:	f107 031c 	add.w	r3, r7, #28
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4828      	ldr	r0, [pc, #160]	@ (8001c9c <HAL_TIM_MspPostInit+0x13c>)
 8001bfc:	f000 ff00 	bl	8002a00 <HAL_GPIO_Init>
}
 8001c00:	e043      	b.n	8001c8a <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM17)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a26      	ldr	r2, [pc, #152]	@ (8001ca0 <HAL_TIM_MspPostInit+0x140>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d11c      	bne.n	8001c46 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0c:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	4a20      	ldr	r2, [pc, #128]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c16:	6153      	str	r3, [r2, #20]
 8001c18:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c24:	2320      	movs	r3, #32
 8001c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8001c34:	230a      	movs	r3, #10
 8001c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4819      	ldr	r0, [pc, #100]	@ (8001ca4 <HAL_TIM_MspPostInit+0x144>)
 8001c40:	f000 fede 	bl	8002a00 <HAL_GPIO_Init>
}
 8001c44:	e021      	b.n	8001c8a <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM19)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ca8 <HAL_TIM_MspPostInit+0x148>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d11c      	bne.n	8001c8a <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c50:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	4a0f      	ldr	r2, [pc, #60]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c5a:	6153      	str	r3, [r2, #20]
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <HAL_TIM_MspPostInit+0x134>)
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM19;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7e:	f107 031c 	add.w	r3, r7, #28
 8001c82:	4619      	mov	r1, r3
 8001c84:	4805      	ldr	r0, [pc, #20]	@ (8001c9c <HAL_TIM_MspPostInit+0x13c>)
 8001c86:	f000 febb 	bl	8002a00 <HAL_GPIO_Init>
}
 8001c8a:	bf00      	nop
 8001c8c:	3730      	adds	r7, #48	@ 0x30
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40000c00 	.word	0x40000c00
 8001c9c:	48000800 	.word	0x48000800
 8001ca0:	40014800 	.word	0x40014800
 8001ca4:	48000400 	.word	0x48000400
 8001ca8:	40015c00 	.word	0x40015c00

08001cac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cb0:	4b14      	ldr	r3, [pc, #80]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cb2:	4a15      	ldr	r2, [pc, #84]	@ (8001d08 <MX_USART1_UART_Init+0x5c>)
 8001cb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001cb6:	4b13      	ldr	r3, [pc, #76]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cb8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001cbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cbe:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <MX_USART1_UART_Init+0x58>)
 8001cf0:	f004 faa0 	bl	8006234 <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001cfa:	f7ff fa05 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200003c8 	.word	0x200003c8
 8001d08:	40013800 	.word	0x40013800

08001d0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d12:	4a15      	ldr	r2, [pc, #84]	@ (8001d68 <MX_USART2_UART_Init+0x5c>)
 8001d14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d18:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001d1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d1e:	4b11      	ldr	r3, [pc, #68]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d24:	4b0f      	ldr	r3, [pc, #60]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d30:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d32:	220c      	movs	r2, #12
 8001d34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d3c:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d42:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d4e:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <MX_USART2_UART_Init+0x58>)
 8001d50:	f004 fa70 	bl	8006234 <HAL_UART_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d5a:	f7ff f9d5 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000450 	.word	0x20000450
 8001d68:	40004400 	.word	0x40004400

08001d6c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d72:	4a15      	ldr	r2, [pc, #84]	@ (8001dc8 <MX_USART3_UART_Init+0x5c>)
 8001d74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001d76:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d78:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001d7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d7e:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d92:	220c      	movs	r2, #12
 8001d94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da2:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	@ (8001dc4 <MX_USART3_UART_Init+0x58>)
 8001db0:	f004 fa40 	bl	8006234 <HAL_UART_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001dba:	f7ff f9a5 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200004d8 	.word	0x200004d8
 8001dc8:	40004800 	.word	0x40004800

08001dcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08e      	sub	sp, #56	@ 0x38
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a46      	ldr	r2, [pc, #280]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d12a      	bne.n	8001e44 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dee:	4b46      	ldr	r3, [pc, #280]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	4a45      	ldr	r2, [pc, #276]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001df4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df8:	6193      	str	r3, [r2, #24]
 8001dfa:	4b43      	ldr	r3, [pc, #268]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e02:	623b      	str	r3, [r7, #32]
 8001e04:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e06:	4b40      	ldr	r3, [pc, #256]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e10:	6153      	str	r3, [r2, #20]
 8001e12:	4b3d      	ldr	r3, [pc, #244]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	61fb      	str	r3, [r7, #28]
 8001e1c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e1e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e30:	2307      	movs	r3, #7
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e3e:	f000 fddf 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e42:	e05b      	b.n	8001efc <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a30      	ldr	r2, [pc, #192]	@ (8001f0c <HAL_UART_MspInit+0x140>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d128      	bne.n	8001ea0 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	4a2d      	ldr	r2, [pc, #180]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e58:	61d3      	str	r3, [r2, #28]
 8001e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e62:	61bb      	str	r3, [r7, #24]
 8001e64:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e66:	4b28      	ldr	r3, [pc, #160]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	4a27      	ldr	r2, [pc, #156]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e70:	6153      	str	r3, [r2, #20]
 8001e72:	4b25      	ldr	r3, [pc, #148]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001e7e:	2318      	movs	r3, #24
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e8e:	2307      	movs	r3, #7
 8001e90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e96:	4619      	mov	r1, r3
 8001e98:	481d      	ldr	r0, [pc, #116]	@ (8001f10 <HAL_UART_MspInit+0x144>)
 8001e9a:	f000 fdb1 	bl	8002a00 <HAL_GPIO_Init>
}
 8001e9e:	e02d      	b.n	8001efc <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART3)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <HAL_UART_MspInit+0x148>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d128      	bne.n	8001efc <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001eaa:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	4a16      	ldr	r2, [pc, #88]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001eb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eb4:	61d3      	str	r3, [r2, #28]
 8001eb6:	4b14      	ldr	r3, [pc, #80]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec2:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	4a10      	ldr	r2, [pc, #64]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001ec8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ecc:	6153      	str	r3, [r2, #20]
 8001ece:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001eda:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001eec:	2307      	movs	r3, #7
 8001eee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4808      	ldr	r0, [pc, #32]	@ (8001f18 <HAL_UART_MspInit+0x14c>)
 8001ef8:	f000 fd82 	bl	8002a00 <HAL_GPIO_Init>
}
 8001efc:	bf00      	nop
 8001efe:	3738      	adds	r7, #56	@ 0x38
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40013800 	.word	0x40013800
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40004400 	.word	0x40004400
 8001f10:	48000400 	.word	0x48000400
 8001f14:	40004800 	.word	0x40004800
 8001f18:	48000800 	.word	0x48000800

08001f1c <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001f20:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f22:	4a0e      	ldr	r2, [pc, #56]	@ (8001f5c <MX_USB_PCD_Init+0x40>)
 8001f24:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001f26:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f28:	2208      	movs	r2, #8
 8001f2a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f2e:	2202      	movs	r2, #2
 8001f30:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f32:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f34:	2202      	movs	r2, #2
 8001f36:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001f38:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001f44:	4804      	ldr	r0, [pc, #16]	@ (8001f58 <MX_USB_PCD_Init+0x3c>)
 8001f46:	f001 fba8 	bl	800369a <HAL_PCD_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001f50:	f7ff f8da 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000560 	.word	0x20000560
 8001f5c:	40005c00 	.word	0x40005c00

08001f60 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	@ 0x28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a18      	ldr	r2, [pc, #96]	@ (8001fe0 <HAL_PCD_MspInit+0x80>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d129      	bne.n	8001fd6 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	4a17      	ldr	r2, [pc, #92]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f8c:	6153      	str	r3, [r2, #20]
 8001f8e:	4b15      	ldr	r3, [pc, #84]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f9a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001fac:	230e      	movs	r3, #14
 8001fae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fba:	f000 fd21 	bl	8002a00 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001fbe:	4b09      	ldr	r3, [pc, #36]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a08      	ldr	r2, [pc, #32]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001fc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fc8:	61d3      	str	r3, [r2, #28]
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_PCD_MspInit+0x84>)
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	3728      	adds	r7, #40	@ 0x28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40005c00 	.word	0x40005c00
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001fe8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002020 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fec:	f7ff f968 	bl	80012c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ff0:	480c      	ldr	r0, [pc, #48]	@ (8002024 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ff2:	490d      	ldr	r1, [pc, #52]	@ (8002028 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <LoopForever+0xe>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff8:	e002      	b.n	8002000 <LoopCopyDataInit>

08001ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffe:	3304      	adds	r3, #4

08002000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002004:	d3f9      	bcc.n	8001ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002006:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002008:	4c0a      	ldr	r4, [pc, #40]	@ (8002034 <LoopForever+0x16>)
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800200c:	e001      	b.n	8002012 <LoopFillZerobss>

0800200e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002010:	3204      	adds	r2, #4

08002012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002014:	d3fb      	bcc.n	800200e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002016:	f004 fd31 	bl	8006a7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800201a:	f7fe ffcb 	bl	8000fb4 <main>

0800201e <LoopForever>:

LoopForever:
    b LoopForever
 800201e:	e7fe      	b.n	800201e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002020:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002028:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800202c:	08006b1c 	.word	0x08006b1c
  ldr r2, =_sbss
 8002030:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002034:	20000838 	.word	0x20000838

08002038 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002038:	e7fe      	b.n	8002038 <ADC1_IRQHandler>
	...

0800203c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <HAL_Init+0x28>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a07      	ldr	r2, [pc, #28]	@ (8002064 <HAL_Init+0x28>)
 8002046:	f043 0310 	orr.w	r3, r3, #16
 800204a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800204c:	2003      	movs	r0, #3
 800204e:	f000 fc35 	bl	80028bc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002052:	200f      	movs	r0, #15
 8002054:	f000 f808 	bl	8002068 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002058:	f7ff f8de 	bl	8001218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40022000 	.word	0x40022000

08002068 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <HAL_InitTick+0x54>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b12      	ldr	r3, [pc, #72]	@ (80020c0 <HAL_InitTick+0x58>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002082:	fbb2 f3f3 	udiv	r3, r2, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f000 fc3f 	bl	800290a <HAL_SYSTICK_Config>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e00e      	b.n	80020b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2b0f      	cmp	r3, #15
 800209a:	d80a      	bhi.n	80020b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800209c:	2200      	movs	r2, #0
 800209e:	6879      	ldr	r1, [r7, #4]
 80020a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020a4:	f000 fc15 	bl	80028d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020a8:	4a06      	ldr	r2, [pc, #24]	@ (80020c4 <HAL_InitTick+0x5c>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000000 	.word	0x20000000
 80020c0:	20000008 	.word	0x20000008
 80020c4:	20000004 	.word	0x20000004

080020c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <HAL_IncTick+0x20>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <HAL_IncTick+0x24>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	4a04      	ldr	r2, [pc, #16]	@ (80020ec <HAL_IncTick+0x24>)
 80020da:	6013      	str	r3, [r2, #0]
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000008 	.word	0x20000008
 80020ec:	20000834 	.word	0x20000834

080020f0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return uwTick;  
 80020f4:	4b03      	ldr	r3, [pc, #12]	@ (8002104 <HAL_GetTick+0x14>)
 80020f6:	681b      	ldr	r3, [r3, #0]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	20000834 	.word	0x20000834

08002108 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff ffee 	bl	80020f0 <HAL_GetTick>
 8002114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002120:	d005      	beq.n	800212e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_Delay+0x44>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4413      	add	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800212e:	bf00      	nop
 8002130:	f7ff ffde 	bl	80020f0 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	429a      	cmp	r2, r3
 800213e:	d8f7      	bhi.n	8002130 <HAL_Delay+0x28>
  {
  }
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000008 	.word	0x20000008

08002150 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e0be      	b.n	80022f0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217c:	2b00      	cmp	r3, #0
 800217e:	d109      	bne.n	8002194 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fbc2 	bl	8000918 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f9a3 	bl	80024e0 <ADC_ConversionStop_Disable>
 800219a:	4603      	mov	r3, r0
 800219c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a2:	f003 0310 	and.w	r3, r3, #16
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f040 8099 	bne.w	80022de <HAL_ADC_Init+0x18e>
 80021ac:	7dfb      	ldrb	r3, [r7, #23]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f040 8095 	bne.w	80022de <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021bc:	f023 0302 	bic.w	r3, r3, #2
 80021c0:	f043 0202 	orr.w	r2, r3, #2
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685a      	ldr	r2, [r3, #4]
                hadc->Init.ExternalTrigConv                      |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 80021d0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) );
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	7b1b      	ldrb	r3, [r3, #12]
 80021d6:	005b      	lsls	r3, r3, #1
                hadc->Init.ExternalTrigConv                      |
 80021d8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	4313      	orrs	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021e8:	d003      	beq.n	80021f2 <HAL_ADC_Init+0xa2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d102      	bne.n	80021f8 <HAL_ADC_Init+0xa8>
 80021f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021f6:	e000      	b.n	80021fa <HAL_ADC_Init+0xaa>
 80021f8:	2300      	movs	r3, #0
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]

    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	7d1b      	ldrb	r3, [r3, #20]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d119      	bne.n	800223c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	7b1b      	ldrb	r3, [r3, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d109      	bne.n	8002224 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	3b01      	subs	r3, #1
 8002216:	035a      	lsls	r2, r3, #13
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	4313      	orrs	r3, r2
 800221c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	e00b      	b.n	800223c <HAL_ADC_Init+0xec>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	f043 0220 	orr.w	r2, r3, #32
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	430a      	orrs	r2, r1
 800224e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	4b28      	ldr	r3, [pc, #160]	@ (80022f8 <HAL_ADC_Init+0x1a8>)
 8002258:	4013      	ands	r3, r2
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	68b9      	ldr	r1, [r7, #8]
 8002260:	430b      	orrs	r3, r1
 8002262:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800226c:	d003      	beq.n	8002276 <HAL_ADC_Init+0x126>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d104      	bne.n	8002280 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	3b01      	subs	r3, #1
 800227c:	051b      	lsls	r3, r3, #20
 800227e:	60fb      	str	r3, [r7, #12]
    }
    
    MODIFY_REG(hadc->Instance->SQR1,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002286:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	430a      	orrs	r2, r1
 8002292:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	4b18      	ldr	r3, [pc, #96]	@ (80022fc <HAL_ADC_Init+0x1ac>)
 800229c:	4013      	ands	r3, r2
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d10b      	bne.n	80022bc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ae:	f023 0303 	bic.w	r3, r3, #3
 80022b2:	f043 0201 	orr.w	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022ba:	e018      	b.n	80022ee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c0:	f023 0312 	bic.w	r3, r3, #18
 80022c4:	f043 0210 	orr.w	r2, r3, #16
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d0:	f043 0201 	orr.w	r2, r3, #1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022dc:	e007      	b.n	80022ee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e2:	f043 0210 	orr.w	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	ffe1f7fd 	.word	0xffe1f7fd
 80022fc:	ff1f0efe 	.word	0xff1f0efe

08002300 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800230e:	2300      	movs	r3, #0
 8002310:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_ADC_ConfigChannel+0x20>
 800231c:	2302      	movs	r3, #2
 800231e:	e0d2      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x1c6>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6U */
  if (sConfig->Rank < 7U)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	2b06      	cmp	r3, #6
 800232e:	d81c      	bhi.n	800236a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	3b05      	subs	r3, #5
 8002342:	221f      	movs	r2, #31
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	4019      	ands	r1, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	3b05      	subs	r3, #5
 800235c:	fa00 f203 	lsl.w	r2, r0, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	635a      	str	r2, [r3, #52]	@ 0x34
 8002368:	e03c      	b.n	80023e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12U */
  else if (sConfig->Rank < 13U)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b0c      	cmp	r3, #12
 8002370:	d81c      	bhi.n	80023ac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3b23      	subs	r3, #35	@ 0x23
 8002384:	221f      	movs	r2, #31
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	4019      	ands	r1, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	3b23      	subs	r3, #35	@ 0x23
 800239e:	fa00 f203 	lsl.w	r2, r0, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80023aa:	e01b      	b.n	80023e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16U */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	3b41      	subs	r3, #65	@ 0x41
 80023be:	221f      	movs	r2, #31
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	4019      	ands	r1, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	3b41      	subs	r3, #65	@ 0x41
 80023d8:	fa00 f203 	lsl.w	r2, r0, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 18U */
  if (sConfig->Channel > ADC_CHANNEL_10)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b0a      	cmp	r3, #10
 80023ea:	d91c      	bls.n	8002426 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68d9      	ldr	r1, [r3, #12]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	4613      	mov	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	3b1e      	subs	r3, #30
 80023fe:	2207      	movs	r2, #7
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	4019      	ands	r1, r3
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6898      	ldr	r0, [r3, #8]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4613      	mov	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4413      	add	r3, r2
 8002416:	3b1e      	subs	r3, #30
 8002418:	fa00 f203 	lsl.w	r2, r0, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	430a      	orrs	r2, r1
 8002422:	60da      	str	r2, [r3, #12]
 8002424:	e019      	b.n	800245a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else   /* For channels 0 to 9U */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6919      	ldr	r1, [r3, #16]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	2207      	movs	r2, #7
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	4019      	ands	r1, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6898      	ldr	r0, [r3, #8]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4613      	mov	r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4413      	add	r3, r2
 800244e:	fa00 f203 	lsl.w	r2, r0, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b10      	cmp	r3, #16
 8002460:	d003      	beq.n	800246a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002466:	2b11      	cmp	r3, #17
 8002468:	d11e      	bne.n	80024a8 <HAL_ADC_ConfigChannel+0x1a8>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002478:	609a      	str	r2, [r3, #8]
    
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b10      	cmp	r3, #16
 8002480:	d11c      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x1bc>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002482:	4b14      	ldr	r3, [pc, #80]	@ (80024d4 <HAL_ADC_ConfigChannel+0x1d4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a14      	ldr	r2, [pc, #80]	@ (80024d8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002488:	fba2 2303 	umull	r2, r3, r2, r3
 800248c:	0c9a      	lsrs	r2, r3, #18
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 8002498:	e002      	b.n	80024a0 <HAL_ADC_ConfigChannel+0x1a0>
      {
        wait_loop_index--;
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	3b01      	subs	r3, #1
 800249e:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1f9      	bne.n	800249a <HAL_ADC_ConfigChannel+0x19a>
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80024a6:	e009      	b.n	80024bc <HAL_ADC_ConfigChannel+0x1bc>
      }
    }
  }
  /* if ADC1 Channel_18 is selected, enable VBAT measurement path */
  else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b12      	cmp	r3, #18
 80024ae:	d105      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x1bc>
  {
    SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 80024b0:	4b0a      	ldr	r3, [pc, #40]	@ (80024dc <HAL_ADC_ConfigChannel+0x1dc>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a09      	ldr	r2, [pc, #36]	@ (80024dc <HAL_ADC_ConfigChannel+0x1dc>)
 80024b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ba:	6013      	str	r3, [r2, #0]
  }

   
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	20000000 	.word	0x20000000
 80024d8:	431bde83 	.word	0x431bde83
 80024dc:	40010000 	.word	0x40010000

080024e0 <ADC_ConversionStop_Disable>:
  * @brief  Stop ADC conversion and disable the selected ADC
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d12e      	bne.n	8002558 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 0201 	bic.w	r2, r2, #1
 8002508:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800250a:	f7ff fdf1 	bl	80020f0 <HAL_GetTick>
 800250e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002510:	e01b      	b.n	800254a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002512:	f7ff fded 	bl	80020f0 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d914      	bls.n	800254a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b01      	cmp	r3, #1
 800252c:	d10d      	bne.n	800254a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	f043 0210 	orr.w	r2, r3, #16
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253e:	f043 0201 	orr.w	r2, r3, #1
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e007      	b.n	800255a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b01      	cmp	r3, #1
 8002556:	d0dc      	beq.n	8002512 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0ed      	b.n	8002750 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d102      	bne.n	8002586 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7fe fa3b 	bl	80009fc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f042 0201 	orr.w	r2, r2, #1
 8002594:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002596:	f7ff fdab 	bl	80020f0 <HAL_GetTick>
 800259a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800259c:	e012      	b.n	80025c4 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800259e:	f7ff fda7 	bl	80020f0 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b0a      	cmp	r3, #10
 80025aa:	d90b      	bls.n	80025c4 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2205      	movs	r2, #5
 80025bc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e0c5      	b.n	8002750 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0e5      	beq.n	800259e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0202 	bic.w	r2, r2, #2
 80025e0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025e2:	f7ff fd85 	bl	80020f0 <HAL_GetTick>
 80025e6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025e8:	e012      	b.n	8002610 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025ea:	f7ff fd81 	bl	80020f0 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b0a      	cmp	r3, #10
 80025f6:	d90b      	bls.n	8002610 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2205      	movs	r2, #5
 8002608:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e09f      	b.n	8002750 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1e5      	bne.n	80025ea <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	7e1b      	ldrb	r3, [r3, #24]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d108      	bne.n	8002638 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	e007      	b.n	8002648 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002646:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	7e5b      	ldrb	r3, [r3, #25]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d108      	bne.n	8002662 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	e007      	b.n	8002672 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7e9b      	ldrb	r3, [r3, #26]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d108      	bne.n	800268c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0220 	orr.w	r2, r2, #32
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e007      	b.n	800269c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0220 	bic.w	r2, r2, #32
 800269a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	7edb      	ldrb	r3, [r3, #27]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d108      	bne.n	80026b6 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0210 	bic.w	r2, r2, #16
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	e007      	b.n	80026c6 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f042 0210 	orr.w	r2, r2, #16
 80026c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7f1b      	ldrb	r3, [r3, #28]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d108      	bne.n	80026e0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0208 	orr.w	r2, r2, #8
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e007      	b.n	80026f0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0208 	bic.w	r2, r2, #8
 80026ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	7f5b      	ldrb	r3, [r3, #29]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d108      	bne.n	800270a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 0204 	orr.w	r2, r2, #4
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	e007      	b.n	800271a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0204 	bic.w	r2, r2, #4
 8002718:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	431a      	orrs	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	ea42 0103 	orr.w	r1, r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	1e5a      	subs	r2, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002768:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <__NVIC_SetPriorityGrouping+0x44>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002774:	4013      	ands	r3, r2
 8002776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002780:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800278a:	4a04      	ldr	r2, [pc, #16]	@ (800279c <__NVIC_SetPriorityGrouping+0x44>)
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	60d3      	str	r3, [r2, #12]
}
 8002790:	bf00      	nop
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	e000ed00 	.word	0xe000ed00

080027a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a4:	4b04      	ldr	r3, [pc, #16]	@ (80027b8 <__NVIC_GetPriorityGrouping+0x18>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	0a1b      	lsrs	r3, r3, #8
 80027aa:	f003 0307 	and.w	r3, r3, #7
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	e000ed00 	.word	0xe000ed00

080027bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	6039      	str	r1, [r7, #0]
 80027c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	db0a      	blt.n	80027e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	490c      	ldr	r1, [pc, #48]	@ (8002808 <__NVIC_SetPriority+0x4c>)
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	0112      	lsls	r2, r2, #4
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	440b      	add	r3, r1
 80027e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e4:	e00a      	b.n	80027fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4908      	ldr	r1, [pc, #32]	@ (800280c <__NVIC_SetPriority+0x50>)
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	3b04      	subs	r3, #4
 80027f4:	0112      	lsls	r2, r2, #4
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	440b      	add	r3, r1
 80027fa:	761a      	strb	r2, [r3, #24]
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000e100 	.word	0xe000e100
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	@ 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f1c3 0307 	rsb	r3, r3, #7
 800282a:	2b04      	cmp	r3, #4
 800282c:	bf28      	it	cs
 800282e:	2304      	movcs	r3, #4
 8002830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3304      	adds	r3, #4
 8002836:	2b06      	cmp	r3, #6
 8002838:	d902      	bls.n	8002840 <NVIC_EncodePriority+0x30>
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3b03      	subs	r3, #3
 800283e:	e000      	b.n	8002842 <NVIC_EncodePriority+0x32>
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43da      	mvns	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	401a      	ands	r2, r3
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002858:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	fa01 f303 	lsl.w	r3, r1, r3
 8002862:	43d9      	mvns	r1, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002868:	4313      	orrs	r3, r2
         );
}
 800286a:	4618      	mov	r0, r3
 800286c:	3724      	adds	r7, #36	@ 0x24
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002888:	d301      	bcc.n	800288e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800288a:	2301      	movs	r3, #1
 800288c:	e00f      	b.n	80028ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288e:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <SysTick_Config+0x40>)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3b01      	subs	r3, #1
 8002894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002896:	210f      	movs	r1, #15
 8002898:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800289c:	f7ff ff8e 	bl	80027bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a0:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <SysTick_Config+0x40>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a6:	4b04      	ldr	r3, [pc, #16]	@ (80028b8 <SysTick_Config+0x40>)
 80028a8:	2207      	movs	r2, #7
 80028aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	e000e010 	.word	0xe000e010

080028bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff ff47 	bl	8002758 <__NVIC_SetPriorityGrouping>
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
 80028de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028e4:	f7ff ff5c 	bl	80027a0 <__NVIC_GetPriorityGrouping>
 80028e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68b9      	ldr	r1, [r7, #8]
 80028ee:	6978      	ldr	r0, [r7, #20]
 80028f0:	f7ff ff8e 	bl	8002810 <NVIC_EncodePriority>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028fa:	4611      	mov	r1, r2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ff5d 	bl	80027bc <__NVIC_SetPriority>
}
 8002902:	bf00      	nop
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff ffb0 	bl	8002878 <SysTick_Config>
 8002918:	4603      	mov	r3, r0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e014      	b.n	800295e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	791b      	ldrb	r3, [r3, #4]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d105      	bne.n	800294a <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7fe f8fd 	bl	8000b44 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2202      	movs	r2, #2
 800294e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002966:	b480      	push	{r7}
 8002968:	b087      	sub	sp, #28
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	795b      	ldrb	r3, [r3, #5]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d101      	bne.n	8002986 <HAL_DAC_ConfigChannel+0x20>
 8002982:	2302      	movs	r3, #2
 8002984:	e036      	b.n	80029f4 <HAL_DAC_ConfigChannel+0x8e>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2202      	movs	r2, #2
 8002990:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800299a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4013      	ands	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6819      	ldr	r1, [r3, #0]
 80029d4:	22c0      	movs	r2, #192	@ 0xc0
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43da      	mvns	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	400a      	ands	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2201      	movs	r2, #1
 80029ea:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	371c      	adds	r7, #28
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b087      	sub	sp, #28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a0e:	e154      	b.n	8002cba <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	2101      	movs	r1, #1
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8146 	beq.w	8002cb4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d005      	beq.n	8002a40 <HAL_GPIO_Init+0x40>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d130      	bne.n	8002aa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	2203      	movs	r2, #3
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a76:	2201      	movs	r2, #1
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	f003 0201 	and.w	r2, r3, #1
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d017      	beq.n	8002ade <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	2203      	movs	r2, #3
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d123      	bne.n	8002b32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	08da      	lsrs	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3208      	adds	r2, #8
 8002af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	220f      	movs	r2, #15
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	08da      	lsrs	r2, r3, #3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3208      	adds	r2, #8
 8002b2c:	6939      	ldr	r1, [r7, #16]
 8002b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	4013      	ands	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 0203 	and.w	r2, r3, #3
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80a0 	beq.w	8002cb4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b74:	4b58      	ldr	r3, [pc, #352]	@ (8002cd8 <HAL_GPIO_Init+0x2d8>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	4a57      	ldr	r2, [pc, #348]	@ (8002cd8 <HAL_GPIO_Init+0x2d8>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6193      	str	r3, [r2, #24]
 8002b80:	4b55      	ldr	r3, [pc, #340]	@ (8002cd8 <HAL_GPIO_Init+0x2d8>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b8c:	4a53      	ldr	r2, [pc, #332]	@ (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	220f      	movs	r2, #15
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4013      	ands	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bb6:	d019      	beq.n	8002bec <HAL_GPIO_Init+0x1ec>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a49      	ldr	r2, [pc, #292]	@ (8002ce0 <HAL_GPIO_Init+0x2e0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d013      	beq.n	8002be8 <HAL_GPIO_Init+0x1e8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a48      	ldr	r2, [pc, #288]	@ (8002ce4 <HAL_GPIO_Init+0x2e4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d00d      	beq.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a47      	ldr	r2, [pc, #284]	@ (8002ce8 <HAL_GPIO_Init+0x2e8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d007      	beq.n	8002be0 <HAL_GPIO_Init+0x1e0>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a46      	ldr	r2, [pc, #280]	@ (8002cec <HAL_GPIO_Init+0x2ec>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d101      	bne.n	8002bdc <HAL_GPIO_Init+0x1dc>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e008      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002bdc:	2305      	movs	r3, #5
 8002bde:	e006      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be0:	2303      	movs	r3, #3
 8002be2:	e004      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002bec:	2300      	movs	r3, #0
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	f002 0203 	and.w	r2, r2, #3
 8002bf4:	0092      	lsls	r2, r2, #2
 8002bf6:	4093      	lsls	r3, r2
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bfe:	4937      	ldr	r1, [pc, #220]	@ (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	3302      	adds	r3, #2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0c:	4b38      	ldr	r3, [pc, #224]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c30:	4a2f      	ldr	r2, [pc, #188]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c36:	4b2e      	ldr	r3, [pc, #184]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c5a:	4a25      	ldr	r2, [pc, #148]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c60:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c84:	4a1a      	ldr	r2, [pc, #104]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8a:	4b19      	ldr	r3, [pc, #100]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002cae:	4a10      	ldr	r2, [pc, #64]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f47f aea3 	bne.w	8002a10 <HAL_GPIO_Init+0x10>
  }
}
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40010000 	.word	0x40010000
 8002ce0:	48000400 	.word	0x48000400
 8002ce4:	48000800 	.word	0x48000800
 8002ce8:	48000c00 	.word	0x48000c00
 8002cec:	48001000 	.word	0x48001000
 8002cf0:	40010400 	.word	0x40010400

08002cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
 8002d00:	4613      	mov	r3, r2
 8002d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d04:	787b      	ldrb	r3, [r7, #1]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d10:	e002      	b.n	8002d18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d12:	887a      	ldrh	r2, [r7, #2]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e08d      	b.n	8002e52 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d106      	bne.n	8002d50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7fe f8bc 	bl	8000ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2224      	movs	r2, #36	@ 0x24
 8002d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0201 	bic.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d74:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d84:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d107      	bne.n	8002d9e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d9a:	609a      	str	r2, [r3, #8]
 8002d9c:	e006      	b.n	8002dac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689a      	ldr	r2, [r3, #8]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002daa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d108      	bne.n	8002dc6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	e007      	b.n	8002dd6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dd4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002de4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002de8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68da      	ldr	r2, [r3, #12]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002df8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691a      	ldr	r2, [r3, #16]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69d9      	ldr	r1, [r3, #28]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a1a      	ldr	r2, [r3, #32]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 0201 	orr.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	4608      	mov	r0, r1
 8002e66:	4611      	mov	r1, r2
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	817b      	strh	r3, [r7, #10]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	813b      	strh	r3, [r7, #8]
 8002e72:	4613      	mov	r3, r2
 8002e74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b20      	cmp	r3, #32
 8002e80:	f040 80fd 	bne.w	800307e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <HAL_I2C_Mem_Read+0x34>
 8002e8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d105      	bne.n	8002e9c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e96:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0f1      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Mem_Read+0x4e>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e0ea      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002eb2:	f7ff f91d 	bl	80020f0 <HAL_GetTick>
 8002eb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2319      	movs	r3, #25
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 f95b 	bl	8003180 <I2C_WaitOnFlagUntilTimeout>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0d5      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2222      	movs	r2, #34	@ 0x22
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2240      	movs	r2, #64	@ 0x40
 8002ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6a3a      	ldr	r2, [r7, #32]
 8002eee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002efc:	88f8      	ldrh	r0, [r7, #6]
 8002efe:	893a      	ldrh	r2, [r7, #8]
 8002f00:	8979      	ldrh	r1, [r7, #10]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	9301      	str	r3, [sp, #4]
 8002f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 f8bf 	bl	8003090 <I2C_RequestMemoryRead>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0ad      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	2bff      	cmp	r3, #255	@ 0xff
 8002f2c:	d90e      	bls.n	8002f4c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	8979      	ldrh	r1, [r7, #10]
 8002f3c:	4b52      	ldr	r3, [pc, #328]	@ (8003088 <HAL_I2C_Mem_Read+0x22c>)
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fadf 	bl	8003508 <I2C_TransferConfig>
 8002f4a:	e00f      	b.n	8002f6c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	8979      	ldrh	r1, [r7, #10]
 8002f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003088 <HAL_I2C_Mem_Read+0x22c>)
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 face 	bl	8003508 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f72:	2200      	movs	r2, #0
 8002f74:	2104      	movs	r1, #4
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 f902 	bl	8003180 <I2C_WaitOnFlagUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e07c      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d034      	beq.n	800302c <HAL_I2C_Mem_Read+0x1d0>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d130      	bne.n	800302c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2180      	movs	r1, #128	@ 0x80
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 f8d3 	bl	8003180 <I2C_WaitOnFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e04d      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2bff      	cmp	r3, #255	@ 0xff
 8002fec:	d90e      	bls.n	800300c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	8979      	ldrh	r1, [r7, #10]
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f000 fa7f 	bl	8003508 <I2C_TransferConfig>
 800300a:	e00f      	b.n	800302c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301a:	b2da      	uxtb	r2, r3
 800301c:	8979      	ldrh	r1, [r7, #10]
 800301e:	2300      	movs	r3, #0
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 fa6e 	bl	8003508 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d19a      	bne.n	8002f6c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 f940 	bl	80032c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e01a      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2220      	movs	r2, #32
 8003050:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6859      	ldr	r1, [r3, #4]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_I2C_Mem_Read+0x230>)
 800305e:	400b      	ands	r3, r1
 8003060:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800307a:	2300      	movs	r3, #0
 800307c:	e000      	b.n	8003080 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800307e:	2302      	movs	r3, #2
  }
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	80002400 	.word	0x80002400
 800308c:	fe00e800 	.word	0xfe00e800

08003090 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af02      	add	r7, sp, #8
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	4608      	mov	r0, r1
 800309a:	4611      	mov	r1, r2
 800309c:	461a      	mov	r2, r3
 800309e:	4603      	mov	r3, r0
 80030a0:	817b      	strh	r3, [r7, #10]
 80030a2:	460b      	mov	r3, r1
 80030a4:	813b      	strh	r3, [r7, #8]
 80030a6:	4613      	mov	r3, r2
 80030a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	8979      	ldrh	r1, [r7, #10]
 80030b0:	4b20      	ldr	r3, [pc, #128]	@ (8003134 <I2C_RequestMemoryRead+0xa4>)
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2300      	movs	r3, #0
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fa26 	bl	8003508 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030bc:	69fa      	ldr	r2, [r7, #28]
 80030be:	69b9      	ldr	r1, [r7, #24]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f8b6 	bl	8003232 <I2C_WaitOnTXISFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e02c      	b.n	800312a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d105      	bne.n	80030e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030d6:	893b      	ldrh	r3, [r7, #8]
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	629a      	str	r2, [r3, #40]	@ 0x28
 80030e0:	e015      	b.n	800310e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030e2:	893b      	ldrh	r3, [r7, #8]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	69b9      	ldr	r1, [r7, #24]
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f89c 	bl	8003232 <I2C_WaitOnTXISFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e012      	b.n	800312a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003104:	893b      	ldrh	r3, [r7, #8]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2200      	movs	r2, #0
 8003116:	2140      	movs	r1, #64	@ 0x40
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 f831 	bl	8003180 <I2C_WaitOnFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	80002000 	.word	0x80002000

08003138 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b02      	cmp	r3, #2
 800314c:	d103      	bne.n	8003156 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2200      	movs	r2, #0
 8003154:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b01      	cmp	r3, #1
 8003162:	d007      	beq.n	8003174 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699a      	ldr	r2, [r3, #24]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f042 0201 	orr.w	r2, r2, #1
 8003172:	619a      	str	r2, [r3, #24]
  }
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003190:	e03b      	b.n	800320a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	6839      	ldr	r1, [r7, #0]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f8d6 	bl	8003348 <I2C_IsErrorOccurred>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e041      	b.n	800322a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031ac:	d02d      	beq.n	800320a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ae:	f7fe ff9f 	bl	80020f0 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d302      	bcc.n	80031c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d122      	bne.n	800320a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	4013      	ands	r3, r2
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	461a      	mov	r2, r3
 80031dc:	79fb      	ldrb	r3, [r7, #7]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d113      	bne.n	800320a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f043 0220 	orr.w	r2, r3, #32
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2220      	movs	r2, #32
 80031f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e00f      	b.n	800322a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699a      	ldr	r2, [r3, #24]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	4013      	ands	r3, r2
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	429a      	cmp	r2, r3
 8003218:	bf0c      	ite	eq
 800321a:	2301      	moveq	r3, #1
 800321c:	2300      	movne	r3, #0
 800321e:	b2db      	uxtb	r3, r3
 8003220:	461a      	mov	r2, r3
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	429a      	cmp	r2, r3
 8003226:	d0b4      	beq.n	8003192 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800323e:	e033      	b.n	80032a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	68b9      	ldr	r1, [r7, #8]
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 f87f 	bl	8003348 <I2C_IsErrorOccurred>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e031      	b.n	80032b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800325a:	d025      	beq.n	80032a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325c:	f7fe ff48 	bl	80020f0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	d302      	bcc.n	8003272 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d11a      	bne.n	80032a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b02      	cmp	r3, #2
 800327e:	d013      	beq.n	80032a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003284:	f043 0220 	orr.w	r2, r3, #32
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e007      	b.n	80032b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d1c4      	bne.n	8003240 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032cc:	e02f      	b.n	800332e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	68b9      	ldr	r1, [r7, #8]
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f838 	bl	8003348 <I2C_IsErrorOccurred>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e02d      	b.n	800333e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e2:	f7fe ff05 	bl	80020f0 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d302      	bcc.n	80032f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d11a      	bne.n	800332e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b20      	cmp	r3, #32
 8003304:	d013      	beq.n	800332e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330a:	f043 0220 	orr.w	r2, r3, #32
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e007      	b.n	800333e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b20      	cmp	r3, #32
 800333a:	d1c8      	bne.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08a      	sub	sp, #40	@ 0x28
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003354:	2300      	movs	r3, #0
 8003356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	f003 0310 	and.w	r3, r3, #16
 8003370:	2b00      	cmp	r3, #0
 8003372:	d068      	beq.n	8003446 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2210      	movs	r2, #16
 800337a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800337c:	e049      	b.n	8003412 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003384:	d045      	beq.n	8003412 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003386:	f7fe feb3 	bl	80020f0 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	429a      	cmp	r2, r3
 8003394:	d302      	bcc.n	800339c <I2C_IsErrorOccurred+0x54>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d13a      	bne.n	8003412 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033be:	d121      	bne.n	8003404 <I2C_IsErrorOccurred+0xbc>
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033c6:	d01d      	beq.n	8003404 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80033c8:	7cfb      	ldrb	r3, [r7, #19]
 80033ca:	2b20      	cmp	r3, #32
 80033cc:	d01a      	beq.n	8003404 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80033de:	f7fe fe87 	bl	80020f0 <HAL_GetTick>
 80033e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033e4:	e00e      	b.n	8003404 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033e6:	f7fe fe83 	bl	80020f0 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b19      	cmp	r3, #25
 80033f2:	d907      	bls.n	8003404 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	f043 0320 	orr.w	r3, r3, #32
 80033fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003402:	e006      	b.n	8003412 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b20      	cmp	r3, #32
 8003410:	d1e9      	bne.n	80033e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b20      	cmp	r3, #32
 800341e:	d003      	beq.n	8003428 <I2C_IsErrorOccurred+0xe0>
 8003420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0aa      	beq.n	800337e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800342c:	2b00      	cmp	r3, #0
 800342e:	d103      	bne.n	8003438 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2220      	movs	r2, #32
 8003436:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	f043 0304 	orr.w	r3, r3, #4
 800343e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00b      	beq.n	8003470 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003458:	6a3b      	ldr	r3, [r7, #32]
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003468:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00b      	beq.n	8003492 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	f043 0308 	orr.w	r3, r3, #8
 8003480:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800348a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00b      	beq.n	80034b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	f043 0302 	orr.w	r3, r3, #2
 80034a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80034b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01c      	beq.n	80034f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f7ff fe3b 	bl	8003138 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6859      	ldr	r1, [r3, #4]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003504 <I2C_IsErrorOccurred+0x1bc>)
 80034ce:	400b      	ands	r3, r1
 80034d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	431a      	orrs	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80034f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3728      	adds	r7, #40	@ 0x28
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	fe00e800 	.word	0xfe00e800

08003508 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003508:	b480      	push	{r7}
 800350a:	b087      	sub	sp, #28
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	607b      	str	r3, [r7, #4]
 8003512:	460b      	mov	r3, r1
 8003514:	817b      	strh	r3, [r7, #10]
 8003516:	4613      	mov	r3, r2
 8003518:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800351a:	897b      	ldrh	r3, [r7, #10]
 800351c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003520:	7a7b      	ldrb	r3, [r7, #9]
 8003522:	041b      	lsls	r3, r3, #16
 8003524:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003528:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	4313      	orrs	r3, r2
 8003532:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003536:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	0d5b      	lsrs	r3, r3, #21
 8003542:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <I2C_TransferConfig+0x60>)
 8003548:	430b      	orrs	r3, r1
 800354a:	43db      	mvns	r3, r3
 800354c:	ea02 0103 	and.w	r1, r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	430a      	orrs	r2, r1
 8003558:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800355a:	bf00      	nop
 800355c:	371c      	adds	r7, #28
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	03ff63ff 	.word	0x03ff63ff

0800356c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b20      	cmp	r3, #32
 8003580:	d138      	bne.n	80035f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800358c:	2302      	movs	r3, #2
 800358e:	e032      	b.n	80035f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2224      	movs	r2, #36	@ 0x24
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0201 	bic.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80035be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6819      	ldr	r1, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0201 	orr.w	r2, r2, #1
 80035de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035f0:	2300      	movs	r3, #0
 80035f2:	e000      	b.n	80035f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80035f4:	2302      	movs	r3, #2
  }
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr

08003602 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003602:	b480      	push	{r7}
 8003604:	b085      	sub	sp, #20
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b20      	cmp	r3, #32
 8003616:	d139      	bne.n	800368c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800361e:	2b01      	cmp	r3, #1
 8003620:	d101      	bne.n	8003626 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003622:	2302      	movs	r3, #2
 8003624:	e033      	b.n	800368e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2224      	movs	r2, #36	@ 0x24
 8003632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003654:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e000      	b.n	800368e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800368c:	2302      	movs	r3, #2
  }
}
 800368e:	4618      	mov	r0, r3
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b084      	sub	sp, #16
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e0b9      	b.n	8003820 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d106      	bne.n	80036c6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7fe fc4d 	bl	8001f60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2203      	movs	r2, #3
 80036ca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f003 f991 	bl	80069fa <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036d8:	2300      	movs	r3, #0
 80036da:	73fb      	strb	r3, [r7, #15]
 80036dc:	e03e      	b.n	800375c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036de:	7bfa      	ldrb	r2, [r7, #15]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	4413      	add	r3, r2
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	440b      	add	r3, r1
 80036ec:	3311      	adds	r3, #17
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036f2:	7bfa      	ldrb	r2, [r7, #15]
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	440b      	add	r3, r1
 8003700:	3310      	adds	r3, #16
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003706:	7bfa      	ldrb	r2, [r7, #15]
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	440b      	add	r3, r1
 8003714:	3313      	adds	r3, #19
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800371a:	7bfa      	ldrb	r2, [r7, #15]
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4413      	add	r3, r2
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	440b      	add	r3, r1
 8003728:	3320      	adds	r3, #32
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	4613      	mov	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	4413      	add	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	440b      	add	r3, r1
 800373c:	3324      	adds	r3, #36	@ 0x24
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	1c5a      	adds	r2, r3, #1
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	440b      	add	r3, r1
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003756:	7bfb      	ldrb	r3, [r7, #15]
 8003758:	3301      	adds	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	791b      	ldrb	r3, [r3, #4]
 8003760:	7bfa      	ldrb	r2, [r7, #15]
 8003762:	429a      	cmp	r2, r3
 8003764:	d3bb      	bcc.n	80036de <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003766:	2300      	movs	r3, #0
 8003768:	73fb      	strb	r3, [r7, #15]
 800376a:	e044      	b.n	80037f6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	440b      	add	r3, r1
 800377a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800377e:	2200      	movs	r2, #0
 8003780:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	440b      	add	r3, r1
 8003790:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003794:	7bfa      	ldrb	r2, [r7, #15]
 8003796:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003798:	7bfa      	ldrb	r2, [r7, #15]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	440b      	add	r3, r1
 80037a6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80037aa:	2200      	movs	r2, #0
 80037ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037ae:	7bfa      	ldrb	r2, [r7, #15]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	440b      	add	r3, r1
 80037bc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037c4:	7bfa      	ldrb	r2, [r7, #15]
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	4613      	mov	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	440b      	add	r3, r1
 80037d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037da:	7bfa      	ldrb	r2, [r7, #15]
 80037dc:	6879      	ldr	r1, [r7, #4]
 80037de:	4613      	mov	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	440b      	add	r3, r1
 80037e8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
 80037f2:	3301      	adds	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	791b      	ldrb	r3, [r3, #4]
 80037fa:	7bfa      	ldrb	r2, [r7, #15]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d3b5      	bcc.n	800376c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6818      	ldr	r0, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3304      	adds	r3, #4
 8003808:	e893 0006 	ldmia.w	r3, {r1, r2}
 800380c:	f003 f910 	bl	8006a30 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800382e:	af00      	add	r7, sp, #0
 8003830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003834:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003838:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800383a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800383e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d102      	bne.n	800384e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	f001 b823 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800384e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003852:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 817d 	beq.w	8003b5e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003864:	4bbc      	ldr	r3, [pc, #752]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 030c 	and.w	r3, r3, #12
 800386c:	2b04      	cmp	r3, #4
 800386e:	d00c      	beq.n	800388a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003870:	4bb9      	ldr	r3, [pc, #740]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b08      	cmp	r3, #8
 800387a:	d15c      	bne.n	8003936 <HAL_RCC_OscConfig+0x10e>
 800387c:	4bb6      	ldr	r3, [pc, #728]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003888:	d155      	bne.n	8003936 <HAL_RCC_OscConfig+0x10e>
 800388a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800388e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003896:	fa93 f3a3 	rbit	r3, r3
 800389a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800389e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a2:	fab3 f383 	clz	r3, r3
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	095b      	lsrs	r3, r3, #5
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d102      	bne.n	80038bc <HAL_RCC_OscConfig+0x94>
 80038b6:	4ba8      	ldr	r3, [pc, #672]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	e015      	b.n	80038e8 <HAL_RCC_OscConfig+0xc0>
 80038bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038c0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80038c8:	fa93 f3a3 	rbit	r3, r3
 80038cc:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80038d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038d4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80038d8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80038dc:	fa93 f3a3 	rbit	r3, r3
 80038e0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80038e4:	4b9c      	ldr	r3, [pc, #624]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80038e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80038ec:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80038f0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80038f4:	fa92 f2a2 	rbit	r2, r2
 80038f8:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80038fc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003900:	fab2 f282 	clz	r2, r2
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	f042 0220 	orr.w	r2, r2, #32
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	f002 021f 	and.w	r2, r2, #31
 8003910:	2101      	movs	r1, #1
 8003912:	fa01 f202 	lsl.w	r2, r1, r2
 8003916:	4013      	ands	r3, r2
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 811f 	beq.w	8003b5c <HAL_RCC_OscConfig+0x334>
 800391e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003922:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	f040 8116 	bne.w	8003b5c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	f000 bfaf 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003936:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800393a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003946:	d106      	bne.n	8003956 <HAL_RCC_OscConfig+0x12e>
 8003948:	4b83      	ldr	r3, [pc, #524]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a82      	ldr	r2, [pc, #520]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 800394e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	e036      	b.n	80039c4 <HAL_RCC_OscConfig+0x19c>
 8003956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10c      	bne.n	8003980 <HAL_RCC_OscConfig+0x158>
 8003966:	4b7c      	ldr	r3, [pc, #496]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a7b      	ldr	r2, [pc, #492]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 800396c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	4b79      	ldr	r3, [pc, #484]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a78      	ldr	r2, [pc, #480]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003978:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	e021      	b.n	80039c4 <HAL_RCC_OscConfig+0x19c>
 8003980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003984:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003990:	d10c      	bne.n	80039ac <HAL_RCC_OscConfig+0x184>
 8003992:	4b71      	ldr	r3, [pc, #452]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a70      	ldr	r2, [pc, #448]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003998:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800399c:	6013      	str	r3, [r2, #0]
 800399e:	4b6e      	ldr	r3, [pc, #440]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a6d      	ldr	r2, [pc, #436]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039a8:	6013      	str	r3, [r2, #0]
 80039aa:	e00b      	b.n	80039c4 <HAL_RCC_OscConfig+0x19c>
 80039ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a69      	ldr	r2, [pc, #420]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039b6:	6013      	str	r3, [r2, #0]
 80039b8:	4b67      	ldr	r3, [pc, #412]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a66      	ldr	r2, [pc, #408]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039c2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039c4:	4b64      	ldr	r3, [pc, #400]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	f023 020f 	bic.w	r2, r3, #15
 80039cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	495f      	ldr	r1, [pc, #380]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d059      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7fe fb7f 	bl	80020f0 <HAL_GetTick>
 80039f2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039f8:	f7fe fb7a 	bl	80020f0 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b64      	cmp	r3, #100	@ 0x64
 8003a06:	d902      	bls.n	8003a0e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	f000 bf43 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003a0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a12:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a16:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003a22:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a26:	fab3 f383 	clz	r3, r3
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	f043 0301 	orr.w	r3, r3, #1
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d102      	bne.n	8003a40 <HAL_RCC_OscConfig+0x218>
 8003a3a:	4b47      	ldr	r3, [pc, #284]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	e015      	b.n	8003a6c <HAL_RCC_OscConfig+0x244>
 8003a40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a44:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a48:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003a4c:	fa93 f3a3 	rbit	r3, r3
 8003a50:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003a54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a58:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003a5c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003a60:	fa93 f3a3 	rbit	r3, r3
 8003a64:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003a68:	4b3b      	ldr	r3, [pc, #236]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a70:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003a74:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003a78:	fa92 f2a2 	rbit	r2, r2
 8003a7c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003a80:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003a84:	fab2 f282 	clz	r2, r2
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	f042 0220 	orr.w	r2, r2, #32
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	f002 021f 	and.w	r2, r2, #31
 8003a94:	2101      	movs	r1, #1
 8003a96:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0ab      	beq.n	80039f8 <HAL_RCC_OscConfig+0x1d0>
 8003aa0:	e05d      	b.n	8003b5e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fe fb25 	bl	80020f0 <HAL_GetTick>
 8003aa6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aaa:	e00a      	b.n	8003ac2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aac:	f7fe fb20 	bl	80020f0 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b64      	cmp	r3, #100	@ 0x64
 8003aba:	d902      	bls.n	8003ac2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	f000 bee9 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003ac2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ac6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aca:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003ace:	fa93 f3a3 	rbit	r3, r3
 8003ad2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003ad6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ada:	fab3 f383 	clz	r3, r3
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	095b      	lsrs	r3, r3, #5
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	f043 0301 	orr.w	r3, r3, #1
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d102      	bne.n	8003af4 <HAL_RCC_OscConfig+0x2cc>
 8003aee:	4b1a      	ldr	r3, [pc, #104]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	e015      	b.n	8003b20 <HAL_RCC_OscConfig+0x2f8>
 8003af4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003af8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003b08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b0c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003b10:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b58 <HAL_RCC_OscConfig+0x330>)
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b24:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003b28:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003b2c:	fa92 f2a2 	rbit	r2, r2
 8003b30:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003b34:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003b38:	fab2 f282 	clz	r2, r2
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	f042 0220 	orr.w	r2, r2, #32
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	f002 021f 	and.w	r2, r2, #31
 8003b48:	2101      	movs	r1, #1
 8003b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4e:	4013      	ands	r3, r2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ab      	bne.n	8003aac <HAL_RCC_OscConfig+0x284>
 8003b54:	e003      	b.n	8003b5e <HAL_RCC_OscConfig+0x336>
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 817d 	beq.w	8003e6e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b74:	4ba6      	ldr	r3, [pc, #664]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00b      	beq.n	8003b98 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b80:	4ba3      	ldr	r3, [pc, #652]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 030c 	and.w	r3, r3, #12
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d172      	bne.n	8003c72 <HAL_RCC_OscConfig+0x44a>
 8003b8c:	4ba0      	ldr	r3, [pc, #640]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d16c      	bne.n	8003c72 <HAL_RCC_OscConfig+0x44a>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003baa:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bae:	fab3 f383 	clz	r3, r3
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	095b      	lsrs	r3, r3, #5
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	f043 0301 	orr.w	r3, r3, #1
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d102      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x3a0>
 8003bc2:	4b93      	ldr	r3, [pc, #588]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	e013      	b.n	8003bf0 <HAL_RCC_OscConfig+0x3c8>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bce:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003bd2:	fa93 f3a3 	rbit	r3, r3
 8003bd6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003bda:	2302      	movs	r3, #2
 8003bdc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003be0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003be4:	fa93 f3a3 	rbit	r3, r3
 8003be8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003bec:	4b88      	ldr	r3, [pc, #544]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003bf6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003bfa:	fa92 f2a2 	rbit	r2, r2
 8003bfe:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003c02:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003c06:	fab2 f282 	clz	r2, r2
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	f042 0220 	orr.w	r2, r2, #32
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	f002 021f 	and.w	r2, r2, #31
 8003c16:	2101      	movs	r1, #1
 8003c18:	fa01 f202 	lsl.w	r2, r1, r2
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <HAL_RCC_OscConfig+0x410>
 8003c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d002      	beq.n	8003c38 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f000 be2e 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c38:	4b75      	ldr	r3, [pc, #468]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	21f8      	movs	r1, #248	@ 0xf8
 8003c4e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c52:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003c56:	fa91 f1a1 	rbit	r1, r1
 8003c5a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003c5e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003c62:	fab1 f181 	clz	r1, r1
 8003c66:	b2c9      	uxtb	r1, r1
 8003c68:	408b      	lsls	r3, r1
 8003c6a:	4969      	ldr	r1, [pc, #420]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c70:	e0fd      	b.n	8003e6e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8088 	beq.w	8003d94 <HAL_RCC_OscConfig+0x56c>
 8003c84:	2301      	movs	r3, #1
 8003c86:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003c8e:	fa93 f3a3 	rbit	r3, r3
 8003c92:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003c96:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c9a:	fab3 f383 	clz	r3, r3
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ca4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	461a      	mov	r2, r3
 8003cac:	2301      	movs	r3, #1
 8003cae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb0:	f7fe fa1e 	bl	80020f0 <HAL_GetTick>
 8003cb4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb8:	e00a      	b.n	8003cd0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cba:	f7fe fa19 	bl	80020f0 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d902      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	f000 bde2 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003cda:	fa93 f3a3 	rbit	r3, r3
 8003cde:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003ce2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	095b      	lsrs	r3, r3, #5
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d102      	bne.n	8003d00 <HAL_RCC_OscConfig+0x4d8>
 8003cfa:	4b45      	ldr	r3, [pc, #276]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	e013      	b.n	8003d28 <HAL_RCC_OscConfig+0x500>
 8003d00:	2302      	movs	r3, #2
 8003d02:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d06:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003d0a:	fa93 f3a3 	rbit	r3, r3
 8003d0e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003d12:	2302      	movs	r3, #2
 8003d14:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003d18:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d1c:	fa93 f3a3 	rbit	r3, r3
 8003d20:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003d24:	4b3a      	ldr	r3, [pc, #232]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d28:	2202      	movs	r2, #2
 8003d2a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003d2e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003d32:	fa92 f2a2 	rbit	r2, r2
 8003d36:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003d3a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003d3e:	fab2 f282 	clz	r2, r2
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	f042 0220 	orr.w	r2, r2, #32
 8003d48:	b2d2      	uxtb	r2, r2
 8003d4a:	f002 021f 	and.w	r2, r2, #31
 8003d4e:	2101      	movs	r1, #1
 8003d50:	fa01 f202 	lsl.w	r2, r1, r2
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0af      	beq.n	8003cba <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	21f8      	movs	r1, #248	@ 0xf8
 8003d70:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d74:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003d78:	fa91 f1a1 	rbit	r1, r1
 8003d7c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003d80:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003d84:	fab1 f181 	clz	r1, r1
 8003d88:	b2c9      	uxtb	r1, r1
 8003d8a:	408b      	lsls	r3, r1
 8003d8c:	4920      	ldr	r1, [pc, #128]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]
 8003d92:	e06c      	b.n	8003e6e <HAL_RCC_OscConfig+0x646>
 8003d94:	2301      	movs	r3, #1
 8003d96:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003d9e:	fa93 f3a3 	rbit	r3, r3
 8003da2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003da6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003daa:	fab3 f383 	clz	r3, r3
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003db4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	461a      	mov	r2, r3
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f996 	bl	80020f0 <HAL_GetTick>
 8003dc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc8:	e00a      	b.n	8003de0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dca:	f7fe f991 	bl	80020f0 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d902      	bls.n	8003de0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	f000 bd5a 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003de0:	2302      	movs	r3, #2
 8003de2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003dea:	fa93 f3a3 	rbit	r3, r3
 8003dee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003df2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003df6:	fab3 f383 	clz	r3, r3
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	f043 0301 	orr.w	r3, r3, #1
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d104      	bne.n	8003e14 <HAL_RCC_OscConfig+0x5ec>
 8003e0a:	4b01      	ldr	r3, [pc, #4]	@ (8003e10 <HAL_RCC_OscConfig+0x5e8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	e015      	b.n	8003e3c <HAL_RCC_OscConfig+0x614>
 8003e10:	40021000 	.word	0x40021000
 8003e14:	2302      	movs	r3, #2
 8003e16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003e1e:	fa93 f3a3 	rbit	r3, r3
 8003e22:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003e26:	2302      	movs	r3, #2
 8003e28:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003e2c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e30:	fa93 f3a3 	rbit	r3, r3
 8003e34:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003e38:	4bc8      	ldr	r3, [pc, #800]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003e42:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003e46:	fa92 f2a2 	rbit	r2, r2
 8003e4a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003e4e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003e52:	fab2 f282 	clz	r2, r2
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	f042 0220 	orr.w	r2, r2, #32
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	f002 021f 	and.w	r2, r2, #31
 8003e62:	2101      	movs	r1, #1
 8003e64:	fa01 f202 	lsl.w	r2, r1, r2
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1ad      	bne.n	8003dca <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0308 	and.w	r3, r3, #8
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 8110 	beq.w	80040a4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d079      	beq.n	8003f88 <HAL_RCC_OscConfig+0x760>
 8003e94:	2301      	movs	r3, #1
 8003e96:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003e9e:	fa93 f3a3 	rbit	r3, r3
 8003ea2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eaa:	fab3 f383 	clz	r3, r3
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	4bab      	ldr	r3, [pc, #684]	@ (8004160 <HAL_RCC_OscConfig+0x938>)
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	461a      	mov	r2, r3
 8003eba:	2301      	movs	r3, #1
 8003ebc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ebe:	f7fe f917 	bl	80020f0 <HAL_GetTick>
 8003ec2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec6:	e00a      	b.n	8003ede <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ec8:	f7fe f912 	bl	80020f0 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d902      	bls.n	8003ede <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	f000 bcdb 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003ee8:	fa93 f3a3 	rbit	r3, r3
 8003eec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003ef8:	2202      	movs	r2, #2
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f00:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	fa93 f2a3 	rbit	r2, r3
 8003f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	fa93 f2a3 	rbit	r2, r3
 8003f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f32:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003f36:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f38:	4b88      	ldr	r3, [pc, #544]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 8003f3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f40:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003f44:	2102      	movs	r1, #2
 8003f46:	6019      	str	r1, [r3, #0]
 8003f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	fa93 f1a3 	rbit	r1, r3
 8003f56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003f5e:	6019      	str	r1, [r3, #0]
  return result;
 8003f60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f64:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	fab3 f383 	clz	r3, r3
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	f003 031f 	and.w	r3, r3, #31
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f80:	4013      	ands	r3, r2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0a0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x6a0>
 8003f86:	e08d      	b.n	80040a4 <HAL_RCC_OscConfig+0x87c>
 8003f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f8c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f90:	2201      	movs	r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	fa93 f2a3 	rbit	r2, r3
 8003fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003faa:	601a      	str	r2, [r3, #0]
  return result;
 8003fac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003fb4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fb6:	fab3 f383 	clz	r3, r3
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4b68      	ldr	r3, [pc, #416]	@ (8004160 <HAL_RCC_OscConfig+0x938>)
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fca:	f7fe f891 	bl	80020f0 <HAL_GetTick>
 8003fce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd2:	e00a      	b.n	8003fea <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fd4:	f7fe f88c 	bl	80020f0 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d902      	bls.n	8003fea <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	f000 bc55 	b.w	8004894 <HAL_RCC_OscConfig+0x106c>
 8003fea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	fa93 f2a3 	rbit	r2, r3
 8004004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004008:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004012:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004016:	2202      	movs	r2, #2
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	fa93 f2a3 	rbit	r2, r3
 8004028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004036:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800403a:	2202      	movs	r2, #2
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004042:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	fa93 f2a3 	rbit	r2, r3
 800404c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004050:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004054:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004056:	4b41      	ldr	r3, [pc, #260]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 8004058:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800405a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004062:	2102      	movs	r1, #2
 8004064:	6019      	str	r1, [r3, #0]
 8004066:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800406a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	fa93 f1a3 	rbit	r1, r3
 8004074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004078:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800407c:	6019      	str	r1, [r3, #0]
  return result;
 800407e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004082:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	fab3 f383 	clz	r3, r3
 800408c:	b2db      	uxtb	r3, r3
 800408e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f003 031f 	and.w	r3, r3, #31
 8004098:	2101      	movs	r1, #1
 800409a:	fa01 f303 	lsl.w	r3, r1, r3
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d197      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 81a1 	beq.w	80043fc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ba:	2300      	movs	r3, #0
 80040bc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c0:	4b26      	ldr	r3, [pc, #152]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d116      	bne.n	80040fa <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040cc:	4b23      	ldr	r3, [pc, #140]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 80040ce:	69db      	ldr	r3, [r3, #28]
 80040d0:	4a22      	ldr	r2, [pc, #136]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 80040d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040d6:	61d3      	str	r3, [r2, #28]
 80040d8:	4b20      	ldr	r3, [pc, #128]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80040e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ee:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80040f2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80040f4:	2301      	movs	r3, #1
 80040f6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004164 <HAL_RCC_OscConfig+0x93c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004102:	2b00      	cmp	r3, #0
 8004104:	d11a      	bne.n	800413c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004106:	4b17      	ldr	r3, [pc, #92]	@ (8004164 <HAL_RCC_OscConfig+0x93c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a16      	ldr	r2, [pc, #88]	@ (8004164 <HAL_RCC_OscConfig+0x93c>)
 800410c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004110:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004112:	f7fd ffed 	bl	80020f0 <HAL_GetTick>
 8004116:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411a:	e009      	b.n	8004130 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800411c:	f7fd ffe8 	bl	80020f0 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b64      	cmp	r3, #100	@ 0x64
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e3b1      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004130:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <HAL_RCC_OscConfig+0x93c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0ef      	beq.n	800411c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800413c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004140:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10d      	bne.n	8004168 <HAL_RCC_OscConfig+0x940>
 800414c:	4b03      	ldr	r3, [pc, #12]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4a02      	ldr	r2, [pc, #8]	@ (800415c <HAL_RCC_OscConfig+0x934>)
 8004152:	f043 0301 	orr.w	r3, r3, #1
 8004156:	6213      	str	r3, [r2, #32]
 8004158:	e03c      	b.n	80041d4 <HAL_RCC_OscConfig+0x9ac>
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	10908120 	.word	0x10908120
 8004164:	40007000 	.word	0x40007000
 8004168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800416c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10c      	bne.n	8004192 <HAL_RCC_OscConfig+0x96a>
 8004178:	4bc1      	ldr	r3, [pc, #772]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	4ac0      	ldr	r2, [pc, #768]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 800417e:	f023 0301 	bic.w	r3, r3, #1
 8004182:	6213      	str	r3, [r2, #32]
 8004184:	4bbe      	ldr	r3, [pc, #760]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	4abd      	ldr	r2, [pc, #756]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 800418a:	f023 0304 	bic.w	r3, r3, #4
 800418e:	6213      	str	r3, [r2, #32]
 8004190:	e020      	b.n	80041d4 <HAL_RCC_OscConfig+0x9ac>
 8004192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004196:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b05      	cmp	r3, #5
 80041a0:	d10c      	bne.n	80041bc <HAL_RCC_OscConfig+0x994>
 80041a2:	4bb7      	ldr	r3, [pc, #732]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	4ab6      	ldr	r2, [pc, #728]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041a8:	f043 0304 	orr.w	r3, r3, #4
 80041ac:	6213      	str	r3, [r2, #32]
 80041ae:	4bb4      	ldr	r3, [pc, #720]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041b0:	6a1b      	ldr	r3, [r3, #32]
 80041b2:	4ab3      	ldr	r2, [pc, #716]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041b4:	f043 0301 	orr.w	r3, r3, #1
 80041b8:	6213      	str	r3, [r2, #32]
 80041ba:	e00b      	b.n	80041d4 <HAL_RCC_OscConfig+0x9ac>
 80041bc:	4bb0      	ldr	r3, [pc, #704]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	4aaf      	ldr	r2, [pc, #700]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	6213      	str	r3, [r2, #32]
 80041c8:	4bad      	ldr	r3, [pc, #692]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	4aac      	ldr	r2, [pc, #688]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80041ce:	f023 0304 	bic.w	r3, r3, #4
 80041d2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 8081 	beq.w	80042e8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e6:	f7fd ff83 	bl	80020f0 <HAL_GetTick>
 80041ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ee:	e00b      	b.n	8004208 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041f0:	f7fd ff7e 	bl	80020f0 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004200:	4293      	cmp	r3, r2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e345      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
 8004208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800420c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004210:	2202      	movs	r2, #2
 8004212:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004218:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	fa93 f2a3 	rbit	r2, r3
 8004222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004226:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004230:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004234:	2202      	movs	r2, #2
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	fa93 f2a3 	rbit	r2, r3
 8004246:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800424a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800424e:	601a      	str	r2, [r3, #0]
  return result;
 8004250:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004254:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004258:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425a:	fab3 f383 	clz	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	095b      	lsrs	r3, r3, #5
 8004262:	b2db      	uxtb	r3, r3
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d102      	bne.n	8004274 <HAL_RCC_OscConfig+0xa4c>
 800426e:	4b84      	ldr	r3, [pc, #528]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	e013      	b.n	800429c <HAL_RCC_OscConfig+0xa74>
 8004274:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004278:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800427c:	2202      	movs	r2, #2
 800427e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004284:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	fa93 f2a3 	rbit	r2, r3
 800428e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004292:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	4b79      	ldr	r3, [pc, #484]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 800429a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042a0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80042a4:	2102      	movs	r1, #2
 80042a6:	6011      	str	r1, [r2, #0]
 80042a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80042b0:	6812      	ldr	r2, [r2, #0]
 80042b2:	fa92 f1a2 	rbit	r1, r2
 80042b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042ba:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80042be:	6011      	str	r1, [r2, #0]
  return result;
 80042c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042c4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80042c8:	6812      	ldr	r2, [r2, #0]
 80042ca:	fab2 f282 	clz	r2, r2
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	f002 021f 	and.w	r2, r2, #31
 80042da:	2101      	movs	r1, #1
 80042dc:	fa01 f202 	lsl.w	r2, r1, r2
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d084      	beq.n	80041f0 <HAL_RCC_OscConfig+0x9c8>
 80042e6:	e07f      	b.n	80043e8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e8:	f7fd ff02 	bl	80020f0 <HAL_GetTick>
 80042ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042f0:	e00b      	b.n	800430a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042f2:	f7fd fefd 	bl	80020f0 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004302:	4293      	cmp	r3, r2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e2c4      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
 800430a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800430e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004312:	2202      	movs	r2, #2
 8004314:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800431a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	fa93 f2a3 	rbit	r2, r3
 8004324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004328:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004336:	2202      	movs	r2, #2
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	fa93 f2a3 	rbit	r2, r3
 8004348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800434c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004350:	601a      	str	r2, [r3, #0]
  return result;
 8004352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004356:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800435a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800435c:	fab3 f383 	clz	r3, r3
 8004360:	b2db      	uxtb	r3, r3
 8004362:	095b      	lsrs	r3, r3, #5
 8004364:	b2db      	uxtb	r3, r3
 8004366:	f043 0302 	orr.w	r3, r3, #2
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d102      	bne.n	8004376 <HAL_RCC_OscConfig+0xb4e>
 8004370:	4b43      	ldr	r3, [pc, #268]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 8004372:	6a1b      	ldr	r3, [r3, #32]
 8004374:	e013      	b.n	800439e <HAL_RCC_OscConfig+0xb76>
 8004376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800437a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800437e:	2202      	movs	r2, #2
 8004380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004382:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004386:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	fa93 f2a3 	rbit	r2, r3
 8004390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004394:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	4b39      	ldr	r3, [pc, #228]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043a2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80043a6:	2102      	movs	r1, #2
 80043a8:	6011      	str	r1, [r2, #0]
 80043aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043ae:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	fa92 f1a2 	rbit	r1, r2
 80043b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043bc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80043c0:	6011      	str	r1, [r2, #0]
  return result;
 80043c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043c6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80043ca:	6812      	ldr	r2, [r2, #0]
 80043cc:	fab2 f282 	clz	r2, r2
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	f002 021f 	and.w	r2, r2, #31
 80043dc:	2101      	movs	r1, #1
 80043de:	fa01 f202 	lsl.w	r2, r1, r2
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d184      	bne.n	80042f2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043e8:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d105      	bne.n	80043fc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f0:	4b23      	ldr	r3, [pc, #140]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	4a22      	ldr	r2, [pc, #136]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 80043f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004400:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69db      	ldr	r3, [r3, #28]
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 8242 	beq.w	8004892 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800440e:	4b1c      	ldr	r3, [pc, #112]	@ (8004480 <HAL_RCC_OscConfig+0xc58>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	2b08      	cmp	r3, #8
 8004418:	f000 8213 	beq.w	8004842 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800441c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004420:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	2b02      	cmp	r3, #2
 800442a:	f040 8162 	bne.w	80046f2 <HAL_RCC_OscConfig+0xeca>
 800442e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004432:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004436:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800443a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004440:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	fa93 f2a3 	rbit	r2, r3
 800444a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004452:	601a      	str	r2, [r3, #0]
  return result;
 8004454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004458:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800445c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445e:	fab3 f383 	clz	r3, r3
 8004462:	b2db      	uxtb	r3, r3
 8004464:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004468:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	461a      	mov	r2, r3
 8004470:	2300      	movs	r3, #0
 8004472:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004474:	f7fd fe3c 	bl	80020f0 <HAL_GetTick>
 8004478:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800447c:	e00c      	b.n	8004498 <HAL_RCC_OscConfig+0xc70>
 800447e:	bf00      	nop
 8004480:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004484:	f7fd fe34 	bl	80020f0 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e1fd      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
 8004498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800449c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80044a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044aa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	fa93 f2a3 	rbit	r2, r3
 80044b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044b8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80044bc:	601a      	str	r2, [r3, #0]
  return result;
 80044be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044c2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80044c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044c8:	fab3 f383 	clz	r3, r3
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d102      	bne.n	80044e2 <HAL_RCC_OscConfig+0xcba>
 80044dc:	4bb0      	ldr	r3, [pc, #704]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	e027      	b.n	8004532 <HAL_RCC_OscConfig+0xd0a>
 80044e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044e6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80044ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	fa93 f2a3 	rbit	r2, r3
 80044fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004502:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004506:	601a      	str	r2, [r3, #0]
 8004508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004510:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800451a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	fa93 f2a3 	rbit	r2, r3
 8004524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004528:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	4b9c      	ldr	r3, [pc, #624]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004536:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800453a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800453e:	6011      	str	r1, [r2, #0]
 8004540:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004544:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	fa92 f1a2 	rbit	r1, r2
 800454e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004552:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004556:	6011      	str	r1, [r2, #0]
  return result;
 8004558:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800455c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004560:	6812      	ldr	r2, [r2, #0]
 8004562:	fab2 f282 	clz	r2, r2
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	f042 0220 	orr.w	r2, r2, #32
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	f002 021f 	and.w	r2, r2, #31
 8004572:	2101      	movs	r1, #1
 8004574:	fa01 f202 	lsl.w	r2, r1, r2
 8004578:	4013      	ands	r3, r2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d182      	bne.n	8004484 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800457e:	4b88      	ldr	r3, [pc, #544]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004596:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	430b      	orrs	r3, r1
 80045a0:	497f      	ldr	r1, [pc, #508]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	604b      	str	r3, [r1, #4]
 80045a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045aa:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80045ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80045b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045b8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	fa93 f2a3 	rbit	r2, r3
 80045c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80045ca:	601a      	str	r2, [r3, #0]
  return result;
 80045cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045d0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80045d4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045d6:	fab3 f383 	clz	r3, r3
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80045e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	461a      	mov	r2, r3
 80045e8:	2301      	movs	r3, #1
 80045ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ec:	f7fd fd80 	bl	80020f0 <HAL_GetTick>
 80045f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045f4:	e009      	b.n	800460a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045f6:	f7fd fd7b 	bl	80020f0 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e144      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
 800460a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800460e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004612:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004616:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800461c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	fa93 f2a3 	rbit	r2, r3
 8004626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800462a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800462e:	601a      	str	r2, [r3, #0]
  return result;
 8004630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004634:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004638:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800463a:	fab3 f383 	clz	r3, r3
 800463e:	b2db      	uxtb	r3, r3
 8004640:	095b      	lsrs	r3, r3, #5
 8004642:	b2db      	uxtb	r3, r3
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b01      	cmp	r3, #1
 800464c:	d102      	bne.n	8004654 <HAL_RCC_OscConfig+0xe2c>
 800464e:	4b54      	ldr	r3, [pc, #336]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	e027      	b.n	80046a4 <HAL_RCC_OscConfig+0xe7c>
 8004654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004658:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800465c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004660:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004666:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	fa93 f2a3 	rbit	r2, r3
 8004670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004674:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800467e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004682:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800468c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	fa93 f2a3 	rbit	r2, r3
 8004696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800469a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	4b3f      	ldr	r3, [pc, #252]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80046a8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80046ac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80046b0:	6011      	str	r1, [r2, #0]
 80046b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80046b6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80046ba:	6812      	ldr	r2, [r2, #0]
 80046bc:	fa92 f1a2 	rbit	r1, r2
 80046c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80046c4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80046c8:	6011      	str	r1, [r2, #0]
  return result;
 80046ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80046ce:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80046d2:	6812      	ldr	r2, [r2, #0]
 80046d4:	fab2 f282 	clz	r2, r2
 80046d8:	b2d2      	uxtb	r2, r2
 80046da:	f042 0220 	orr.w	r2, r2, #32
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	f002 021f 	and.w	r2, r2, #31
 80046e4:	2101      	movs	r1, #1
 80046e6:	fa01 f202 	lsl.w	r2, r1, r2
 80046ea:	4013      	ands	r3, r2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d082      	beq.n	80045f6 <HAL_RCC_OscConfig+0xdce>
 80046f0:	e0cf      	b.n	8004892 <HAL_RCC_OscConfig+0x106a>
 80046f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046f6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80046fa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80046fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004704:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	fa93 f2a3 	rbit	r2, r3
 800470e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004712:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004716:	601a      	str	r2, [r3, #0]
  return result;
 8004718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800471c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004720:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004722:	fab3 f383 	clz	r3, r3
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800472c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	461a      	mov	r2, r3
 8004734:	2300      	movs	r3, #0
 8004736:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004738:	f7fd fcda 	bl	80020f0 <HAL_GetTick>
 800473c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004740:	e009      	b.n	8004756 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004742:	f7fd fcd5 	bl	80020f0 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e09e      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
 8004756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800475a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800475e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004768:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	fa93 f2a3 	rbit	r2, r3
 8004772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004776:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800477a:	601a      	str	r2, [r3, #0]
  return result;
 800477c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004780:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004784:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004786:	fab3 f383 	clz	r3, r3
 800478a:	b2db      	uxtb	r3, r3
 800478c:	095b      	lsrs	r3, r3, #5
 800478e:	b2db      	uxtb	r3, r3
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b01      	cmp	r3, #1
 8004798:	d104      	bne.n	80047a4 <HAL_RCC_OscConfig+0xf7c>
 800479a:	4b01      	ldr	r3, [pc, #4]	@ (80047a0 <HAL_RCC_OscConfig+0xf78>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	e029      	b.n	80047f4 <HAL_RCC_OscConfig+0xfcc>
 80047a0:	40021000 	.word	0x40021000
 80047a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047a8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80047ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047b6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	fa93 f2a3 	rbit	r2, r3
 80047c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047c4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80047c8:	601a      	str	r2, [r3, #0]
 80047ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047ce:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80047d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047dc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	fa93 f2a3 	rbit	r2, r3
 80047e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047ea:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	4b2b      	ldr	r3, [pc, #172]	@ (80048a0 <HAL_RCC_OscConfig+0x1078>)
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047f8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80047fc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004800:	6011      	str	r1, [r2, #0]
 8004802:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004806:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	fa92 f1a2 	rbit	r1, r2
 8004810:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004814:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004818:	6011      	str	r1, [r2, #0]
  return result;
 800481a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800481e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	fab2 f282 	clz	r2, r2
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	f042 0220 	orr.w	r2, r2, #32
 800482e:	b2d2      	uxtb	r2, r2
 8004830:	f002 021f 	and.w	r2, r2, #31
 8004834:	2101      	movs	r1, #1
 8004836:	fa01 f202 	lsl.w	r2, r1, r2
 800483a:	4013      	ands	r3, r2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d180      	bne.n	8004742 <HAL_RCC_OscConfig+0xf1a>
 8004840:	e027      	b.n	8004892 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004842:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004846:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e01e      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004856:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <HAL_RCC_OscConfig+0x1078>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800485e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004862:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004866:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800486a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	429a      	cmp	r2, r3
 8004874:	d10b      	bne.n	800488e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004876:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800487a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800487e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004882:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000

080048a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b09e      	sub	sp, #120	@ 0x78
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e162      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048bc:	4b90      	ldr	r3, [pc, #576]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d910      	bls.n	80048ec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b8d      	ldr	r3, [pc, #564]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 0207 	bic.w	r2, r3, #7
 80048d2:	498b      	ldr	r1, [pc, #556]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b89      	ldr	r3, [pc, #548]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e14a      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f8:	4b82      	ldr	r3, [pc, #520]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	497f      	ldr	r1, [pc, #508]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	f000 80dc 	beq.w	8004ad0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d13c      	bne.n	800499a <HAL_RCC_ClockConfig+0xf6>
 8004920:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004924:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004926:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004928:	fa93 f3a3 	rbit	r3, r3
 800492c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800492e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004930:	fab3 f383 	clz	r3, r3
 8004934:	b2db      	uxtb	r3, r3
 8004936:	095b      	lsrs	r3, r3, #5
 8004938:	b2db      	uxtb	r3, r3
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b01      	cmp	r3, #1
 8004942:	d102      	bne.n	800494a <HAL_RCC_ClockConfig+0xa6>
 8004944:	4b6f      	ldr	r3, [pc, #444]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	e00f      	b.n	800496a <HAL_RCC_ClockConfig+0xc6>
 800494a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800494e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004950:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004952:	fa93 f3a3 	rbit	r3, r3
 8004956:	667b      	str	r3, [r7, #100]	@ 0x64
 8004958:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800495c:	663b      	str	r3, [r7, #96]	@ 0x60
 800495e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004960:	fa93 f3a3 	rbit	r3, r3
 8004964:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004966:	4b67      	ldr	r3, [pc, #412]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800496e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004970:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004972:	fa92 f2a2 	rbit	r2, r2
 8004976:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004978:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800497a:	fab2 f282 	clz	r2, r2
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	f042 0220 	orr.w	r2, r2, #32
 8004984:	b2d2      	uxtb	r2, r2
 8004986:	f002 021f 	and.w	r2, r2, #31
 800498a:	2101      	movs	r1, #1
 800498c:	fa01 f202 	lsl.w	r2, r1, r2
 8004990:	4013      	ands	r3, r2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d17b      	bne.n	8004a8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e0f3      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d13c      	bne.n	8004a1c <HAL_RCC_ClockConfig+0x178>
 80049a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049a6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049aa:	fa93 f3a3 	rbit	r3, r3
 80049ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80049b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b2:	fab3 f383 	clz	r3, r3
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	095b      	lsrs	r3, r3, #5
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d102      	bne.n	80049cc <HAL_RCC_ClockConfig+0x128>
 80049c6:	4b4f      	ldr	r3, [pc, #316]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	e00f      	b.n	80049ec <HAL_RCC_ClockConfig+0x148>
 80049cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049d4:	fa93 f3a3 	rbit	r3, r3
 80049d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049de:	643b      	str	r3, [r7, #64]	@ 0x40
 80049e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049e2:	fa93 f3a3 	rbit	r3, r3
 80049e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049e8:	4b46      	ldr	r3, [pc, #280]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 80049ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049f0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80049f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80049f4:	fa92 f2a2 	rbit	r2, r2
 80049f8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80049fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049fc:	fab2 f282 	clz	r2, r2
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	f042 0220 	orr.w	r2, r2, #32
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	f002 021f 	and.w	r2, r2, #31
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a12:	4013      	ands	r3, r2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d13a      	bne.n	8004a8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0b2      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a22:	fa93 f3a3 	rbit	r3, r3
 8004a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a2a:	fab3 f383 	clz	r3, r3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d102      	bne.n	8004a44 <HAL_RCC_ClockConfig+0x1a0>
 8004a3e:	4b31      	ldr	r3, [pc, #196]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	e00d      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1bc>
 8004a44:	2302      	movs	r3, #2
 8004a46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a50:	2302      	movs	r3, #2
 8004a52:	623b      	str	r3, [r7, #32]
 8004a54:	6a3b      	ldr	r3, [r7, #32]
 8004a56:	fa93 f3a3 	rbit	r3, r3
 8004a5a:	61fb      	str	r3, [r7, #28]
 8004a5c:	4b29      	ldr	r3, [pc, #164]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	2202      	movs	r2, #2
 8004a62:	61ba      	str	r2, [r7, #24]
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	fa92 f2a2 	rbit	r2, r2
 8004a6a:	617a      	str	r2, [r7, #20]
  return result;
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	fab2 f282 	clz	r2, r2
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	f042 0220 	orr.w	r2, r2, #32
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	f002 021f 	and.w	r2, r2, #31
 8004a7e:	2101      	movs	r1, #1
 8004a80:	fa01 f202 	lsl.w	r2, r1, r2
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e079      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f023 0203 	bic.w	r2, r3, #3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	491a      	ldr	r1, [pc, #104]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aa0:	f7fd fb26 	bl	80020f0 <HAL_GetTick>
 8004aa4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	e00a      	b.n	8004abe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa8:	f7fd fb22 	bl	80020f0 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e061      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004abe:	4b11      	ldr	r3, [pc, #68]	@ (8004b04 <HAL_RCC_ClockConfig+0x260>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f003 020c 	and.w	r2, r3, #12
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d1eb      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d214      	bcs.n	8004b08 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ade:	4b08      	ldr	r3, [pc, #32]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f023 0207 	bic.w	r2, r3, #7
 8004ae6:	4906      	ldr	r1, [pc, #24]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aee:	4b04      	ldr	r3, [pc, #16]	@ (8004b00 <HAL_RCC_ClockConfig+0x25c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d005      	beq.n	8004b08 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e040      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2de>
 8004b00:	40022000 	.word	0x40022000
 8004b04:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d008      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b14:	4b1d      	ldr	r3, [pc, #116]	@ (8004b8c <HAL_RCC_ClockConfig+0x2e8>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	491a      	ldr	r1, [pc, #104]	@ (8004b8c <HAL_RCC_ClockConfig+0x2e8>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d009      	beq.n	8004b46 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b32:	4b16      	ldr	r3, [pc, #88]	@ (8004b8c <HAL_RCC_ClockConfig+0x2e8>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4912      	ldr	r1, [pc, #72]	@ (8004b8c <HAL_RCC_ClockConfig+0x2e8>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b46:	f000 f829 	bl	8004b9c <HAL_RCC_GetSysClockFreq>
 8004b4a:	4601      	mov	r1, r0
 8004b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b8c <HAL_RCC_ClockConfig+0x2e8>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b54:	22f0      	movs	r2, #240	@ 0xf0
 8004b56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	fa92 f2a2 	rbit	r2, r2
 8004b5e:	60fa      	str	r2, [r7, #12]
  return result;
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	fab2 f282 	clz	r2, r2
 8004b66:	b2d2      	uxtb	r2, r2
 8004b68:	40d3      	lsrs	r3, r2
 8004b6a:	4a09      	ldr	r2, [pc, #36]	@ (8004b90 <HAL_RCC_ClockConfig+0x2ec>)
 8004b6c:	5cd3      	ldrb	r3, [r2, r3]
 8004b6e:	fa21 f303 	lsr.w	r3, r1, r3
 8004b72:	4a08      	ldr	r2, [pc, #32]	@ (8004b94 <HAL_RCC_ClockConfig+0x2f0>)
 8004b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004b76:	4b08      	ldr	r3, [pc, #32]	@ (8004b98 <HAL_RCC_ClockConfig+0x2f4>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fd fa74 	bl	8002068 <HAL_InitTick>
  
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3778      	adds	r7, #120	@ 0x78
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	08006adc 	.word	0x08006adc
 8004b94:	20000000 	.word	0x20000000
 8004b98:	20000004 	.word	0x20000004

08004b9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	60fb      	str	r3, [r7, #12]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	2300      	movs	r3, #0
 8004bac:	617b      	str	r3, [r7, #20]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x94>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f003 030c 	and.w	r3, r3, #12
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d002      	beq.n	8004bcc <HAL_RCC_GetSysClockFreq+0x30>
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d003      	beq.n	8004bd2 <HAL_RCC_GetSysClockFreq+0x36>
 8004bca:	e026      	b.n	8004c1a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bcc:	4b19      	ldr	r3, [pc, #100]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bce:	613b      	str	r3, [r7, #16]
      break;
 8004bd0:	e026      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	0c9b      	lsrs	r3, r3, #18
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	4a17      	ldr	r2, [pc, #92]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004bdc:	5cd3      	ldrb	r3, [r2, r3]
 8004bde:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004be0:	4b13      	ldr	r3, [pc, #76]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x94>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	4a14      	ldr	r2, [pc, #80]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004bea:	5cd3      	ldrb	r3, [r2, r3]
 8004bec:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d008      	beq.n	8004c0a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	fb02 f303 	mul.w	r3, r2, r3
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	e004      	b.n	8004c14 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	613b      	str	r3, [r7, #16]
      break;
 8004c18:	e002      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c1a:	4b06      	ldr	r3, [pc, #24]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c1c:	613b      	str	r3, [r7, #16]
      break;
 8004c1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c20:	693b      	ldr	r3, [r7, #16]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	371c      	adds	r7, #28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	007a1200 	.word	0x007a1200
 8004c38:	08006af4 	.word	0x08006af4
 8004c3c:	08006b04 	.word	0x08006b04
 8004c40:	003d0900 	.word	0x003d0900

08004c44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c48:	4b03      	ldr	r3, [pc, #12]	@ (8004c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	20000000 	.word	0x20000000

08004c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004c62:	f7ff ffef 	bl	8004c44 <HAL_RCC_GetHCLKFreq>
 8004c66:	4601      	mov	r1, r0
 8004c68:	4b0b      	ldr	r3, [pc, #44]	@ (8004c98 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c70:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004c74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	fa92 f2a2 	rbit	r2, r2
 8004c7c:	603a      	str	r2, [r7, #0]
  return result;
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	fab2 f282 	clz	r2, r2
 8004c84:	b2d2      	uxtb	r2, r2
 8004c86:	40d3      	lsrs	r3, r2
 8004c88:	4a04      	ldr	r2, [pc, #16]	@ (8004c9c <HAL_RCC_GetPCLK1Freq+0x40>)
 8004c8a:	5cd3      	ldrb	r3, [r2, r3]
 8004c8c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004c90:	4618      	mov	r0, r3
 8004c92:	3708      	adds	r7, #8
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	08006aec 	.word	0x08006aec

08004ca0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004ca6:	f7ff ffcd 	bl	8004c44 <HAL_RCC_GetHCLKFreq>
 8004caa:	4601      	mov	r1, r0
 8004cac:	4b0b      	ldr	r3, [pc, #44]	@ (8004cdc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004cb4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004cb8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	fa92 f2a2 	rbit	r2, r2
 8004cc0:	603a      	str	r2, [r7, #0]
  return result;
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	fab2 f282 	clz	r2, r2
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	40d3      	lsrs	r3, r2
 8004ccc:	4a04      	ldr	r2, [pc, #16]	@ (8004ce0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004cce:	5cd3      	ldrb	r3, [r2, r3]
 8004cd0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	40021000 	.word	0x40021000
 8004ce0:	08006aec 	.word	0x08006aec

08004ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b092      	sub	sp, #72	@ 0x48
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 80d4 	beq.w	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d08:	4b4e      	ldr	r3, [pc, #312]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0a:	69db      	ldr	r3, [r3, #28]
 8004d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10e      	bne.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d14:	4b4b      	ldr	r3, [pc, #300]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	4a4a      	ldr	r2, [pc, #296]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d1e:	61d3      	str	r3, [r2, #28]
 8004d20:	4b48      	ldr	r3, [pc, #288]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d28:	60bb      	str	r3, [r7, #8]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d32:	4b45      	ldr	r3, [pc, #276]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d118      	bne.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d3e:	4b42      	ldr	r3, [pc, #264]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a41      	ldr	r2, [pc, #260]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d48:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d4a:	f7fd f9d1 	bl	80020f0 <HAL_GetTick>
 8004d4e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d50:	e008      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d52:	f7fd f9cd 	bl	80020f0 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b64      	cmp	r3, #100	@ 0x64
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e12d      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d64:	4b38      	ldr	r3, [pc, #224]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0f0      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d70:	4b34      	ldr	r3, [pc, #208]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 8084 	beq.w	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d07c      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d90:	4b2c      	ldr	r3, [pc, #176]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d9e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	fa93 f3a3 	rbit	r3, r3
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004daa:	fab3 f383 	clz	r3, r3
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	461a      	mov	r2, r3
 8004db2:	4b26      	ldr	r3, [pc, #152]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	461a      	mov	r2, r3
 8004dba:	2301      	movs	r3, #1
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc6:	fa93 f3a3 	rbit	r3, r3
 8004dca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dce:	fab3 f383 	clz	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004dd8:	4413      	add	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	461a      	mov	r2, r3
 8004dde:	2300      	movs	r3, #0
 8004de0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004de2:	4a18      	ldr	r2, [pc, #96]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004de6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d04b      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df2:	f7fd f97d 	bl	80020f0 <HAL_GetTick>
 8004df6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df8:	e00a      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfa:	f7fd f979 	bl	80020f0 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e0d7      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004e10:	2302      	movs	r3, #2
 8004e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	623b      	str	r3, [r7, #32]
 8004e20:	6a3b      	ldr	r3, [r7, #32]
 8004e22:	fa93 f3a3 	rbit	r3, r3
 8004e26:	61fb      	str	r3, [r7, #28]
  return result;
 8004e28:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2a:	fab3 f383 	clz	r3, r3
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f043 0302 	orr.w	r3, r3, #2
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d108      	bne.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004e3e:	4b01      	ldr	r3, [pc, #4]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	e00d      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004e44:	40021000 	.word	0x40021000
 8004e48:	40007000 	.word	0x40007000
 8004e4c:	10908100 	.word	0x10908100
 8004e50:	2302      	movs	r3, #2
 8004e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	fa93 f3a3 	rbit	r3, r3
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	4b5a      	ldr	r3, [pc, #360]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	2202      	movs	r2, #2
 8004e62:	613a      	str	r2, [r7, #16]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	fa92 f2a2 	rbit	r2, r2
 8004e6a:	60fa      	str	r2, [r7, #12]
  return result;
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	fab2 f282 	clz	r2, r2
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e78:	b2d2      	uxtb	r2, r2
 8004e7a:	f002 021f 	and.w	r2, r2, #31
 8004e7e:	2101      	movs	r1, #1
 8004e80:	fa01 f202 	lsl.w	r2, r1, r2
 8004e84:	4013      	ands	r3, r2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0b7      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e8a:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	494c      	ldr	r1, [pc, #304]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d105      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ea4:	4b48      	ldr	r3, [pc, #288]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	4a47      	ldr	r2, [pc, #284]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004eaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ebc:	4b42      	ldr	r3, [pc, #264]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec0:	f023 0203 	bic.w	r2, r3, #3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	493f      	ldr	r1, [pc, #252]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d008      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004eda:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ede:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	4938      	ldr	r1, [pc, #224]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d008      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ef8:	4b33      	ldr	r3, [pc, #204]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	4930      	ldr	r1, [pc, #192]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d008      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f16:	4b2c      	ldr	r3, [pc, #176]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1a:	f023 0210 	bic.w	r2, r3, #16
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	4929      	ldr	r1, [pc, #164]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d008      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004f34:	4b24      	ldr	r3, [pc, #144]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f40:	4921      	ldr	r1, [pc, #132]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d008      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f52:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f56:	f023 0220 	bic.w	r2, r3, #32
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	491a      	ldr	r1, [pc, #104]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004f70:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	4912      	ldr	r1, [pc, #72]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	604b      	str	r3, [r1, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d008      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 8004f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	490b      	ldr	r1, [pc, #44]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d008      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fac:	4b06      	ldr	r3, [pc, #24]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb8:	4903      	ldr	r1, [pc, #12]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3748      	adds	r7, #72	@ 0x48
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	40021000 	.word	0x40021000

08004fcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e09d      	b.n	800511a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d108      	bne.n	8004ff8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fee:	d009      	beq.n	8005004 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	61da      	str	r2, [r3, #28]
 8004ff6:	e005      	b.n	8005004 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fc f8b6 	bl	8001190 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800503a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005044:	d902      	bls.n	800504c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005046:	2300      	movs	r3, #0
 8005048:	60fb      	str	r3, [r7, #12]
 800504a:	e002      	b.n	8005052 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800504c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005050:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800505a:	d007      	beq.n	800506c <HAL_SPI_Init+0xa0>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005064:	d002      	beq.n	800506c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800507c:	431a      	orrs	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	695b      	ldr	r3, [r3, #20]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050a4:	431a      	orrs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ae:	ea42 0103 	orr.w	r1, r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	0c1b      	lsrs	r3, r3, #16
 80050c8:	f003 0204 	and.w	r2, r3, #4
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d0:	f003 0310 	and.w	r3, r3, #16
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050da:	f003 0308 	and.w	r3, r3, #8
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80050e8:	ea42 0103 	orr.w	r1, r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69da      	ldr	r2, [r3, #28]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005108:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b082      	sub	sp, #8
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e041      	b.n	80051b8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b00      	cmp	r3, #0
 800513e:	d106      	bne.n	800514e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f7fc fbe5 	bl	8001918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3304      	adds	r3, #4
 800515e:	4619      	mov	r1, r3
 8005160:	4610      	mov	r0, r2
 8005162:	f000 fbbd 	bl	80058e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e041      	b.n	8005256 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d106      	bne.n	80051ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7fc fc9a 	bl	8001b20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	3304      	adds	r3, #4
 80051fc:	4619      	mov	r1, r3
 80051fe:	4610      	mov	r0, r2
 8005200:	f000 fb6e 	bl	80058e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d109      	bne.n	8005284 <HAL_TIM_PWM_Start+0x24>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b01      	cmp	r3, #1
 800527a:	bf14      	ite	ne
 800527c:	2301      	movne	r3, #1
 800527e:	2300      	moveq	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	e022      	b.n	80052ca <HAL_TIM_PWM_Start+0x6a>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	2b04      	cmp	r3, #4
 8005288:	d109      	bne.n	800529e <HAL_TIM_PWM_Start+0x3e>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b01      	cmp	r3, #1
 8005294:	bf14      	ite	ne
 8005296:	2301      	movne	r3, #1
 8005298:	2300      	moveq	r3, #0
 800529a:	b2db      	uxtb	r3, r3
 800529c:	e015      	b.n	80052ca <HAL_TIM_PWM_Start+0x6a>
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	2b08      	cmp	r3, #8
 80052a2:	d109      	bne.n	80052b8 <HAL_TIM_PWM_Start+0x58>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	bf14      	ite	ne
 80052b0:	2301      	movne	r3, #1
 80052b2:	2300      	moveq	r3, #0
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	e008      	b.n	80052ca <HAL_TIM_PWM_Start+0x6a>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	bf14      	ite	ne
 80052c4:	2301      	movne	r3, #1
 80052c6:	2300      	moveq	r3, #0
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e07c      	b.n	80053cc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d104      	bne.n	80052e2 <HAL_TIM_PWM_Start+0x82>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052e0:	e013      	b.n	800530a <HAL_TIM_PWM_Start+0xaa>
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2b04      	cmp	r3, #4
 80052e6:	d104      	bne.n	80052f2 <HAL_TIM_PWM_Start+0x92>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052f0:	e00b      	b.n	800530a <HAL_TIM_PWM_Start+0xaa>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d104      	bne.n	8005302 <HAL_TIM_PWM_Start+0xa2>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005300:	e003      	b.n	800530a <HAL_TIM_PWM_Start+0xaa>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2202      	movs	r2, #2
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2201      	movs	r2, #1
 8005310:	6839      	ldr	r1, [r7, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f000 fea2 	bl	800605c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a2d      	ldr	r2, [pc, #180]	@ (80053d4 <HAL_TIM_PWM_Start+0x174>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d009      	beq.n	8005336 <HAL_TIM_PWM_Start+0xd6>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a2c      	ldr	r2, [pc, #176]	@ (80053d8 <HAL_TIM_PWM_Start+0x178>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d004      	beq.n	8005336 <HAL_TIM_PWM_Start+0xd6>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a2a      	ldr	r2, [pc, #168]	@ (80053dc <HAL_TIM_PWM_Start+0x17c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d101      	bne.n	800533a <HAL_TIM_PWM_Start+0xda>
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <HAL_TIM_PWM_Start+0xdc>
 800533a:	2300      	movs	r3, #0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d007      	beq.n	8005350 <HAL_TIM_PWM_Start+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800534e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005358:	d01d      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a20      	ldr	r2, [pc, #128]	@ (80053e0 <HAL_TIM_PWM_Start+0x180>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d018      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a1e      	ldr	r2, [pc, #120]	@ (80053e4 <HAL_TIM_PWM_Start+0x184>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d013      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a1d      	ldr	r2, [pc, #116]	@ (80053e8 <HAL_TIM_PWM_Start+0x188>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00e      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1b      	ldr	r2, [pc, #108]	@ (80053ec <HAL_TIM_PWM_Start+0x18c>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d009      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a13      	ldr	r2, [pc, #76]	@ (80053d4 <HAL_TIM_PWM_Start+0x174>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d004      	beq.n	8005396 <HAL_TIM_PWM_Start+0x136>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a17      	ldr	r2, [pc, #92]	@ (80053f0 <HAL_TIM_PWM_Start+0x190>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d111      	bne.n	80053ba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2b06      	cmp	r3, #6
 80053a6:	d010      	beq.n	80053ca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0201 	orr.w	r2, r2, #1
 80053b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b8:	e007      	b.n	80053ca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f042 0201 	orr.w	r2, r2, #1
 80053c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40014000 	.word	0x40014000
 80053d8:	40014400 	.word	0x40014400
 80053dc:	40014800 	.word	0x40014800
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40000800 	.word	0x40000800
 80053e8:	40000c00 	.word	0x40000c00
 80053ec:	40001800 	.word	0x40001800
 80053f0:	40015c00 	.word	0x40015c00

080053f4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e041      	b.n	800548a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d106      	bne.n	8005420 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fc fb2c 	bl	8001a78 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	3304      	adds	r3, #4
 8005430:	4619      	mov	r1, r3
 8005432:	4610      	mov	r0, r2
 8005434:	f000 fa54 	bl	80058e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b086      	sub	sp, #24
 8005496:	af00      	add	r7, sp, #0
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800549e:	2300      	movs	r3, #0
 80054a0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e088      	b.n	80055c2 <HAL_TIM_IC_ConfigChannel+0x130>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d11b      	bne.n	80054f6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80054ce:	f000 fc07 	bl	8005ce0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	699a      	ldr	r2, [r3, #24]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 020c 	bic.w	r2, r2, #12
 80054e0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6999      	ldr	r1, [r3, #24]
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	619a      	str	r2, [r3, #24]
 80054f4:	e060      	b.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d11c      	bne.n	8005536 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800550c:	f000 fc85 	bl	8005e1a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	699a      	ldr	r2, [r3, #24]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800551e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6999      	ldr	r1, [r3, #24]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	021a      	lsls	r2, r3, #8
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	619a      	str	r2, [r3, #24]
 8005534:	e040      	b.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b08      	cmp	r3, #8
 800553a:	d11b      	bne.n	8005574 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800554c:	f000 fcd2 	bl	8005ef4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	69da      	ldr	r2, [r3, #28]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 020c 	bic.w	r2, r2, #12
 800555e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	69d9      	ldr	r1, [r3, #28]
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	689a      	ldr	r2, [r3, #8]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	61da      	str	r2, [r3, #28]
 8005572:	e021      	b.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b0c      	cmp	r3, #12
 8005578:	d11c      	bne.n	80055b4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800558a:	f000 fcef 	bl	8005f6c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69da      	ldr	r2, [r3, #28]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800559c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69d9      	ldr	r1, [r3, #28]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	021a      	lsls	r2, r3, #8
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	61da      	str	r2, [r3, #28]
 80055b2:	e001      	b.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
	...

080055cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055d8:	2300      	movs	r3, #0
 80055da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d101      	bne.n	80055ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055e6:	2302      	movs	r3, #2
 80055e8:	e0ae      	b.n	8005748 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b0c      	cmp	r3, #12
 80055f6:	f200 809f 	bhi.w	8005738 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005600 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005600:	08005635 	.word	0x08005635
 8005604:	08005739 	.word	0x08005739
 8005608:	08005739 	.word	0x08005739
 800560c:	08005739 	.word	0x08005739
 8005610:	08005675 	.word	0x08005675
 8005614:	08005739 	.word	0x08005739
 8005618:	08005739 	.word	0x08005739
 800561c:	08005739 	.word	0x08005739
 8005620:	080056b7 	.word	0x080056b7
 8005624:	08005739 	.word	0x08005739
 8005628:	08005739 	.word	0x08005739
 800562c:	08005739 	.word	0x08005739
 8005630:	080056f7 	.word	0x080056f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68b9      	ldr	r1, [r7, #8]
 800563a:	4618      	mov	r0, r3
 800563c:	f000 f9f6 	bl	8005a2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0208 	orr.w	r2, r2, #8
 800564e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699a      	ldr	r2, [r3, #24]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f022 0204 	bic.w	r2, r2, #4
 800565e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6999      	ldr	r1, [r3, #24]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	691a      	ldr	r2, [r3, #16]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	619a      	str	r2, [r3, #24]
      break;
 8005672:	e064      	b.n	800573e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68b9      	ldr	r1, [r7, #8]
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fa50 	bl	8005b20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800568e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	699a      	ldr	r2, [r3, #24]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800569e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6999      	ldr	r1, [r3, #24]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	021a      	lsls	r2, r3, #8
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	619a      	str	r2, [r3, #24]
      break;
 80056b4:	e043      	b.n	800573e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fa91 	bl	8005be4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69da      	ldr	r2, [r3, #28]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0208 	orr.w	r2, r2, #8
 80056d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69da      	ldr	r2, [r3, #28]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0204 	bic.w	r2, r2, #4
 80056e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69d9      	ldr	r1, [r3, #28]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	61da      	str	r2, [r3, #28]
      break;
 80056f4:	e023      	b.n	800573e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68b9      	ldr	r1, [r7, #8]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f000 faaf 	bl	8005c60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	69d9      	ldr	r1, [r3, #28]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	021a      	lsls	r2, r3, #8
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	61da      	str	r2, [r3, #28]
      break;
 8005736:	e002      	b.n	800573e <HAL_TIM_PWM_ConfigChannel+0x172>
      break;
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	75fb      	strb	r3, [r7, #23]
      break;
 800573c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005746:	7dfb      	ldrb	r3, [r7, #23]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3718      	adds	r7, #24
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIM_ConfigClockSource+0x1c>
 8005768:	2302      	movs	r3, #2
 800576a:	e0b4      	b.n	80058d6 <HAL_TIM_ConfigClockSource+0x186>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800578a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005792:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057a4:	d03e      	beq.n	8005824 <HAL_TIM_ConfigClockSource+0xd4>
 80057a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057aa:	f200 8087 	bhi.w	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057b2:	f000 8086 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x172>
 80057b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ba:	d87f      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057bc:	2b70      	cmp	r3, #112	@ 0x70
 80057be:	d01a      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0xa6>
 80057c0:	2b70      	cmp	r3, #112	@ 0x70
 80057c2:	d87b      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057c4:	2b60      	cmp	r3, #96	@ 0x60
 80057c6:	d050      	beq.n	800586a <HAL_TIM_ConfigClockSource+0x11a>
 80057c8:	2b60      	cmp	r3, #96	@ 0x60
 80057ca:	d877      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b50      	cmp	r3, #80	@ 0x50
 80057ce:	d03c      	beq.n	800584a <HAL_TIM_ConfigClockSource+0xfa>
 80057d0:	2b50      	cmp	r3, #80	@ 0x50
 80057d2:	d873      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b40      	cmp	r3, #64	@ 0x40
 80057d6:	d058      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x13a>
 80057d8:	2b40      	cmp	r3, #64	@ 0x40
 80057da:	d86f      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b30      	cmp	r3, #48	@ 0x30
 80057de:	d064      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057e0:	2b30      	cmp	r3, #48	@ 0x30
 80057e2:	d86b      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d060      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d867      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d05c      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057f0:	2b10      	cmp	r3, #16
 80057f2:	d05a      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057f4:	e062      	b.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005806:	f000 fc09 	bl	800601c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005818:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	609a      	str	r2, [r3, #8]
      break;
 8005822:	e04f      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005834:	f000 fbf2 	bl	800601c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689a      	ldr	r2, [r3, #8]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005846:	609a      	str	r2, [r3, #8]
      break;
 8005848:	e03c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005856:	461a      	mov	r2, r3
 8005858:	f000 fab0 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2150      	movs	r1, #80	@ 0x50
 8005862:	4618      	mov	r0, r3
 8005864:	f000 fbbf 	bl	8005fe6 <TIM_ITRx_SetConfig>
      break;
 8005868:	e02c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005876:	461a      	mov	r2, r3
 8005878:	f000 fb0c 	bl	8005e94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2160      	movs	r1, #96	@ 0x60
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fbaf 	bl	8005fe6 <TIM_ITRx_SetConfig>
      break;
 8005888:	e01c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005896:	461a      	mov	r2, r3
 8005898:	f000 fa90 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2140      	movs	r1, #64	@ 0x40
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fb9f 	bl	8005fe6 <TIM_ITRx_SetConfig>
      break;
 80058a8:	e00c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4619      	mov	r1, r3
 80058b4:	4610      	mov	r0, r2
 80058b6:	f000 fb96 	bl	8005fe6 <TIM_ITRx_SetConfig>
      break;
 80058ba:	e003      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	73fb      	strb	r3, [r7, #15]
      break;
 80058c0:	e000      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058f6:	d00f      	beq.n	8005918 <TIM_Base_SetConfig+0x38>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a42      	ldr	r2, [pc, #264]	@ (8005a04 <TIM_Base_SetConfig+0x124>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d00b      	beq.n	8005918 <TIM_Base_SetConfig+0x38>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a41      	ldr	r2, [pc, #260]	@ (8005a08 <TIM_Base_SetConfig+0x128>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d007      	beq.n	8005918 <TIM_Base_SetConfig+0x38>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a40      	ldr	r2, [pc, #256]	@ (8005a0c <TIM_Base_SetConfig+0x12c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d003      	beq.n	8005918 <TIM_Base_SetConfig+0x38>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a3f      	ldr	r2, [pc, #252]	@ (8005a10 <TIM_Base_SetConfig+0x130>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d108      	bne.n	800592a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	4313      	orrs	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005930:	d027      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a33      	ldr	r2, [pc, #204]	@ (8005a04 <TIM_Base_SetConfig+0x124>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d023      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a32      	ldr	r2, [pc, #200]	@ (8005a08 <TIM_Base_SetConfig+0x128>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d01f      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a31      	ldr	r2, [pc, #196]	@ (8005a0c <TIM_Base_SetConfig+0x12c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d01b      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a31      	ldr	r2, [pc, #196]	@ (8005a14 <TIM_Base_SetConfig+0x134>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d017      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a30      	ldr	r2, [pc, #192]	@ (8005a18 <TIM_Base_SetConfig+0x138>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d013      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a1c <TIM_Base_SetConfig+0x13c>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00f      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a2e      	ldr	r2, [pc, #184]	@ (8005a20 <TIM_Base_SetConfig+0x140>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00b      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a24 <TIM_Base_SetConfig+0x144>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d007      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2c      	ldr	r2, [pc, #176]	@ (8005a28 <TIM_Base_SetConfig+0x148>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d003      	beq.n	8005982 <TIM_Base_SetConfig+0xa2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a24      	ldr	r2, [pc, #144]	@ (8005a10 <TIM_Base_SetConfig+0x130>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d108      	bne.n	8005994 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <TIM_Base_SetConfig+0x140>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d007      	beq.n	80059d0 <TIM_Base_SetConfig+0xf0>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a18      	ldr	r2, [pc, #96]	@ (8005a24 <TIM_Base_SetConfig+0x144>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d003      	beq.n	80059d0 <TIM_Base_SetConfig+0xf0>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a17      	ldr	r2, [pc, #92]	@ (8005a28 <TIM_Base_SetConfig+0x148>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d103      	bne.n	80059d8 <TIM_Base_SetConfig+0xf8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	691a      	ldr	r2, [r3, #16]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d105      	bne.n	80059f6 <TIM_Base_SetConfig+0x116>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	f023 0201 	bic.w	r2, r3, #1
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	611a      	str	r2, [r3, #16]
  }
}
 80059f6:	bf00      	nop
 80059f8:	3714      	adds	r7, #20
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	40000400 	.word	0x40000400
 8005a08:	40000800 	.word	0x40000800
 8005a0c:	40000c00 	.word	0x40000c00
 8005a10:	40015c00 	.word	0x40015c00
 8005a14:	40001800 	.word	0x40001800
 8005a18:	40001c00 	.word	0x40001c00
 8005a1c:	40002000 	.word	0x40002000
 8005a20:	40014000 	.word	0x40014000
 8005a24:	40014400 	.word	0x40014400
 8005a28:	40014800 	.word	0x40014800

08005a2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b087      	sub	sp, #28
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	f023 0201 	bic.w	r2, r3, #1
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0303 	bic.w	r3, r3, #3
 8005a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f023 0302 	bic.w	r3, r3, #2
 8005a74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a24      	ldr	r2, [pc, #144]	@ (8005b14 <TIM_OC1_SetConfig+0xe8>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d007      	beq.n	8005a98 <TIM_OC1_SetConfig+0x6c>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a23      	ldr	r2, [pc, #140]	@ (8005b18 <TIM_OC1_SetConfig+0xec>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d003      	beq.n	8005a98 <TIM_OC1_SetConfig+0x6c>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a22      	ldr	r2, [pc, #136]	@ (8005b1c <TIM_OC1_SetConfig+0xf0>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d10c      	bne.n	8005ab2 <TIM_OC1_SetConfig+0x86>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f023 0308 	bic.w	r3, r3, #8
 8005a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f023 0304 	bic.w	r3, r3, #4
 8005ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a17      	ldr	r2, [pc, #92]	@ (8005b14 <TIM_OC1_SetConfig+0xe8>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d007      	beq.n	8005aca <TIM_OC1_SetConfig+0x9e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a16      	ldr	r2, [pc, #88]	@ (8005b18 <TIM_OC1_SetConfig+0xec>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d003      	beq.n	8005aca <TIM_OC1_SetConfig+0x9e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a15      	ldr	r2, [pc, #84]	@ (8005b1c <TIM_OC1_SetConfig+0xf0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d111      	bne.n	8005aee <TIM_OC1_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ad0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	621a      	str	r2, [r3, #32]
}
 8005b08:	bf00      	nop
 8005b0a:	371c      	adds	r7, #28
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr
 8005b14:	40014000 	.word	0x40014000
 8005b18:	40014400 	.word	0x40014400
 8005b1c:	40014800 	.word	0x40014800

08005b20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b087      	sub	sp, #28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	f023 0210 	bic.w	r2, r3, #16
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	021b      	lsls	r3, r3, #8
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f023 0320 	bic.w	r3, r3, #32
 8005b6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	011b      	lsls	r3, r3, #4
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	613b      	str	r3, [r7, #16]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a17      	ldr	r2, [pc, #92]	@ (8005bd8 <TIM_OC2_SetConfig+0xb8>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d007      	beq.n	8005b90 <TIM_OC2_SetConfig+0x70>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a16      	ldr	r2, [pc, #88]	@ (8005bdc <TIM_OC2_SetConfig+0xbc>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d003      	beq.n	8005b90 <TIM_OC2_SetConfig+0x70>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a15      	ldr	r2, [pc, #84]	@ (8005be0 <TIM_OC2_SetConfig+0xc0>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d10f      	bne.n	8005bb0 <TIM_OC2_SetConfig+0x90>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b96:	617b      	str	r3, [r7, #20]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	621a      	str	r2, [r3, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	40014000 	.word	0x40014000
 8005bdc:	40014400 	.word	0x40014400
 8005be0:	40014800 	.word	0x40014800

08005be4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0303 	bic.w	r3, r3, #3
 8005c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	021b      	lsls	r3, r3, #8
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	031b      	lsls	r3, r3, #12
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	621a      	str	r2, [r3, #32]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
	...

08005ce0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
 8005cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	f023 0201 	bic.w	r2, r3, #1
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0c:	d017      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	4a24      	ldr	r2, [pc, #144]	@ (8005da4 <TIM_TI1_SetConfig+0xc4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d013      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4a23      	ldr	r2, [pc, #140]	@ (8005da8 <TIM_TI1_SetConfig+0xc8>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00f      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	4a22      	ldr	r2, [pc, #136]	@ (8005dac <TIM_TI1_SetConfig+0xcc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00b      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	4a21      	ldr	r2, [pc, #132]	@ (8005db0 <TIM_TI1_SetConfig+0xd0>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d007      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	4a20      	ldr	r2, [pc, #128]	@ (8005db4 <TIM_TI1_SetConfig+0xd4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d003      	beq.n	8005d3e <TIM_TI1_SetConfig+0x5e>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	4a1f      	ldr	r2, [pc, #124]	@ (8005db8 <TIM_TI1_SetConfig+0xd8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d101      	bne.n	8005d42 <TIM_TI1_SetConfig+0x62>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <TIM_TI1_SetConfig+0x64>
 8005d42:	2300      	movs	r3, #0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d008      	beq.n	8005d5a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f023 0303 	bic.w	r3, r3, #3
 8005d4e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	e003      	b.n	8005d62 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f043 0301 	orr.w	r3, r3, #1
 8005d60:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f023 030a 	bic.w	r3, r3, #10
 8005d7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f003 030a 	and.w	r3, r3, #10
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	621a      	str	r2, [r3, #32]
}
 8005d96:	bf00      	nop
 8005d98:	371c      	adds	r7, #28
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00
 8005db0:	40001800 	.word	0x40001800
 8005db4:	40014000 	.word	0x40014000
 8005db8:	40015c00 	.word	0x40015c00

08005dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	f023 0201 	bic.w	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f023 030a 	bic.w	r3, r3, #10
 8005df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	621a      	str	r2, [r3, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	371c      	adds	r7, #28
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b087      	sub	sp, #28
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	60f8      	str	r0, [r7, #12]
 8005e22:	60b9      	str	r1, [r7, #8]
 8005e24:	607a      	str	r2, [r7, #4]
 8005e26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	f023 0210 	bic.w	r2, r3, #16
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	021b      	lsls	r3, r3, #8
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	031b      	lsls	r3, r3, #12
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e6c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	621a      	str	r2, [r3, #32]
}
 8005e88:	bf00      	nop
 8005e8a:	371c      	adds	r7, #28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f023 0210 	bic.w	r2, r3, #16
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	031b      	lsls	r3, r3, #12
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	011b      	lsls	r3, r3, #4
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	621a      	str	r2, [r3, #32]
}
 8005ee8:	bf00      	nop
 8005eea:	371c      	adds	r7, #28
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
 8005f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f023 0303 	bic.w	r3, r3, #3
 8005f20:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	011b      	lsls	r3, r3, #4
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005f44:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	621a      	str	r2, [r3, #32]
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	021b      	lsls	r3, r3, #8
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005faa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	031b      	lsls	r3, r3, #12
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005fbe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	031b      	lsls	r3, r3, #12
 8005fc4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	621a      	str	r2, [r3, #32]
}
 8005fda:	bf00      	nop
 8005fdc:	371c      	adds	r7, #28
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr

08005fe6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b085      	sub	sp, #20
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ffc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	4313      	orrs	r3, r2
 8006004:	f043 0307 	orr.w	r3, r3, #7
 8006008:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	609a      	str	r2, [r3, #8]
}
 8006010:	bf00      	nop
 8006012:	3714      	adds	r7, #20
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	60f8      	str	r0, [r7, #12]
 8006024:	60b9      	str	r1, [r7, #8]
 8006026:	607a      	str	r2, [r7, #4]
 8006028:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006036:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	021a      	lsls	r2, r3, #8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	431a      	orrs	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	4313      	orrs	r3, r2
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	4313      	orrs	r3, r2
 8006048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	609a      	str	r2, [r3, #8]
}
 8006050:	bf00      	nop
 8006052:	371c      	adds	r7, #28
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800605c:	b480      	push	{r7}
 800605e:	b087      	sub	sp, #28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f003 031f 	and.w	r3, r3, #31
 800606e:	2201      	movs	r2, #1
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a1a      	ldr	r2, [r3, #32]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	43db      	mvns	r3, r3
 800607e:	401a      	ands	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6a1a      	ldr	r2, [r3, #32]
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	f003 031f 	and.w	r3, r3, #31
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	fa01 f303 	lsl.w	r3, r1, r3
 8006094:	431a      	orrs	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
}
 800609a:	bf00      	nop
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
	...

080060a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d101      	bne.n	80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060bc:	2302      	movs	r3, #2
 80060be:	e055      	b.n	800616c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	60bb      	str	r3, [r7, #8]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006102:	d01d      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a1b      	ldr	r2, [pc, #108]	@ (8006178 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d018      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a1a      	ldr	r2, [pc, #104]	@ (800617c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d013      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a18      	ldr	r2, [pc, #96]	@ (8006180 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00e      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a17      	ldr	r2, [pc, #92]	@ (8006184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d009      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a15      	ldr	r2, [pc, #84]	@ (8006188 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d004      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a14      	ldr	r2, [pc, #80]	@ (800618c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d10c      	bne.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006146:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	4313      	orrs	r3, r2
 8006150:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	40000400 	.word	0x40000400
 800617c:	40000800 	.word	0x40000800
 8006180:	40000c00 	.word	0x40000c00
 8006184:	40001800 	.word	0x40001800
 8006188:	40014000 	.word	0x40014000
 800618c:	40015c00 	.word	0x40015c00

08006190 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800619a:	2300      	movs	r3, #0
 800619c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e03d      	b.n	8006228 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	4313      	orrs	r3, r2
 80061c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	4313      	orrs	r3, r2
 80061dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	4313      	orrs	r3, r2
 8006206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3714      	adds	r7, #20
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e040      	b.n	80062c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800624a:	2b00      	cmp	r3, #0
 800624c:	d106      	bne.n	800625c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fb fdb8 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2224      	movs	r2, #36	@ 0x24
 8006260:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f022 0201 	bic.w	r2, r2, #1
 8006270:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006276:	2b00      	cmp	r3, #0
 8006278:	d002      	beq.n	8006280 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f9a2 	bl	80065c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f825 	bl	80062d0 <UART_SetConfig>
 8006286:	4603      	mov	r3, r0
 8006288:	2b01      	cmp	r3, #1
 800628a:	d101      	bne.n	8006290 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e01b      	b.n	80062c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800629e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0201 	orr.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fa21 	bl	8006708 <UART_CheckIdleState>
 80062c6:	4603      	mov	r3, r0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	689a      	ldr	r2, [r3, #8]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	431a      	orrs	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80062fe:	f023 030c 	bic.w	r3, r3, #12
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6812      	ldr	r2, [r2, #0]
 8006306:	6979      	ldr	r1, [r7, #20]
 8006308:	430b      	orrs	r3, r1
 800630a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	430a      	orrs	r2, r1
 8006320:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	4313      	orrs	r3, r2
 8006330:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	430a      	orrs	r2, r1
 8006344:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a99      	ldr	r2, [pc, #612]	@ (80065b0 <UART_SetConfig+0x2e0>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d120      	bne.n	8006392 <UART_SetConfig+0xc2>
 8006350:	4b98      	ldr	r3, [pc, #608]	@ (80065b4 <UART_SetConfig+0x2e4>)
 8006352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006354:	f003 0303 	and.w	r3, r3, #3
 8006358:	2b03      	cmp	r3, #3
 800635a:	d817      	bhi.n	800638c <UART_SetConfig+0xbc>
 800635c:	a201      	add	r2, pc, #4	@ (adr r2, 8006364 <UART_SetConfig+0x94>)
 800635e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006362:	bf00      	nop
 8006364:	08006375 	.word	0x08006375
 8006368:	08006381 	.word	0x08006381
 800636c:	08006387 	.word	0x08006387
 8006370:	0800637b 	.word	0x0800637b
 8006374:	2301      	movs	r3, #1
 8006376:	77fb      	strb	r3, [r7, #31]
 8006378:	e061      	b.n	800643e <UART_SetConfig+0x16e>
 800637a:	2302      	movs	r3, #2
 800637c:	77fb      	strb	r3, [r7, #31]
 800637e:	e05e      	b.n	800643e <UART_SetConfig+0x16e>
 8006380:	2304      	movs	r3, #4
 8006382:	77fb      	strb	r3, [r7, #31]
 8006384:	e05b      	b.n	800643e <UART_SetConfig+0x16e>
 8006386:	2308      	movs	r3, #8
 8006388:	77fb      	strb	r3, [r7, #31]
 800638a:	e058      	b.n	800643e <UART_SetConfig+0x16e>
 800638c:	2310      	movs	r3, #16
 800638e:	77fb      	strb	r3, [r7, #31]
 8006390:	e055      	b.n	800643e <UART_SetConfig+0x16e>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a88      	ldr	r2, [pc, #544]	@ (80065b8 <UART_SetConfig+0x2e8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d124      	bne.n	80063e6 <UART_SetConfig+0x116>
 800639c:	4b85      	ldr	r3, [pc, #532]	@ (80065b4 <UART_SetConfig+0x2e4>)
 800639e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80063a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063a8:	d011      	beq.n	80063ce <UART_SetConfig+0xfe>
 80063aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063ae:	d817      	bhi.n	80063e0 <UART_SetConfig+0x110>
 80063b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063b4:	d011      	beq.n	80063da <UART_SetConfig+0x10a>
 80063b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063ba:	d811      	bhi.n	80063e0 <UART_SetConfig+0x110>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <UART_SetConfig+0xf8>
 80063c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063c4:	d006      	beq.n	80063d4 <UART_SetConfig+0x104>
 80063c6:	e00b      	b.n	80063e0 <UART_SetConfig+0x110>
 80063c8:	2300      	movs	r3, #0
 80063ca:	77fb      	strb	r3, [r7, #31]
 80063cc:	e037      	b.n	800643e <UART_SetConfig+0x16e>
 80063ce:	2302      	movs	r3, #2
 80063d0:	77fb      	strb	r3, [r7, #31]
 80063d2:	e034      	b.n	800643e <UART_SetConfig+0x16e>
 80063d4:	2304      	movs	r3, #4
 80063d6:	77fb      	strb	r3, [r7, #31]
 80063d8:	e031      	b.n	800643e <UART_SetConfig+0x16e>
 80063da:	2308      	movs	r3, #8
 80063dc:	77fb      	strb	r3, [r7, #31]
 80063de:	e02e      	b.n	800643e <UART_SetConfig+0x16e>
 80063e0:	2310      	movs	r3, #16
 80063e2:	77fb      	strb	r3, [r7, #31]
 80063e4:	e02b      	b.n	800643e <UART_SetConfig+0x16e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a74      	ldr	r2, [pc, #464]	@ (80065bc <UART_SetConfig+0x2ec>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d124      	bne.n	800643a <UART_SetConfig+0x16a>
 80063f0:	4b70      	ldr	r3, [pc, #448]	@ (80065b4 <UART_SetConfig+0x2e4>)
 80063f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80063f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80063fc:	d011      	beq.n	8006422 <UART_SetConfig+0x152>
 80063fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006402:	d817      	bhi.n	8006434 <UART_SetConfig+0x164>
 8006404:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006408:	d011      	beq.n	800642e <UART_SetConfig+0x15e>
 800640a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800640e:	d811      	bhi.n	8006434 <UART_SetConfig+0x164>
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <UART_SetConfig+0x14c>
 8006414:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006418:	d006      	beq.n	8006428 <UART_SetConfig+0x158>
 800641a:	e00b      	b.n	8006434 <UART_SetConfig+0x164>
 800641c:	2300      	movs	r3, #0
 800641e:	77fb      	strb	r3, [r7, #31]
 8006420:	e00d      	b.n	800643e <UART_SetConfig+0x16e>
 8006422:	2302      	movs	r3, #2
 8006424:	77fb      	strb	r3, [r7, #31]
 8006426:	e00a      	b.n	800643e <UART_SetConfig+0x16e>
 8006428:	2304      	movs	r3, #4
 800642a:	77fb      	strb	r3, [r7, #31]
 800642c:	e007      	b.n	800643e <UART_SetConfig+0x16e>
 800642e:	2308      	movs	r3, #8
 8006430:	77fb      	strb	r3, [r7, #31]
 8006432:	e004      	b.n	800643e <UART_SetConfig+0x16e>
 8006434:	2310      	movs	r3, #16
 8006436:	77fb      	strb	r3, [r7, #31]
 8006438:	e001      	b.n	800643e <UART_SetConfig+0x16e>
 800643a:	2310      	movs	r3, #16
 800643c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006446:	d15a      	bne.n	80064fe <UART_SetConfig+0x22e>
  {
    switch (clocksource)
 8006448:	7ffb      	ldrb	r3, [r7, #31]
 800644a:	2b08      	cmp	r3, #8
 800644c:	d827      	bhi.n	800649e <UART_SetConfig+0x1ce>
 800644e:	a201      	add	r2, pc, #4	@ (adr r2, 8006454 <UART_SetConfig+0x184>)
 8006450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006454:	08006479 	.word	0x08006479
 8006458:	08006481 	.word	0x08006481
 800645c:	08006489 	.word	0x08006489
 8006460:	0800649f 	.word	0x0800649f
 8006464:	0800648f 	.word	0x0800648f
 8006468:	0800649f 	.word	0x0800649f
 800646c:	0800649f 	.word	0x0800649f
 8006470:	0800649f 	.word	0x0800649f
 8006474:	08006497 	.word	0x08006497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006478:	f7fe fbf0 	bl	8004c5c <HAL_RCC_GetPCLK1Freq>
 800647c:	61b8      	str	r0, [r7, #24]
        break;
 800647e:	e013      	b.n	80064a8 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006480:	f7fe fc0e 	bl	8004ca0 <HAL_RCC_GetPCLK2Freq>
 8006484:	61b8      	str	r0, [r7, #24]
        break;
 8006486:	e00f      	b.n	80064a8 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006488:	4b4d      	ldr	r3, [pc, #308]	@ (80065c0 <UART_SetConfig+0x2f0>)
 800648a:	61bb      	str	r3, [r7, #24]
        break;
 800648c:	e00c      	b.n	80064a8 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800648e:	f7fe fb85 	bl	8004b9c <HAL_RCC_GetSysClockFreq>
 8006492:	61b8      	str	r0, [r7, #24]
        break;
 8006494:	e008      	b.n	80064a8 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800649a:	61bb      	str	r3, [r7, #24]
        break;
 800649c:	e004      	b.n	80064a8 <UART_SetConfig+0x1d8>
      default:
        pclk = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	77bb      	strb	r3, [r7, #30]
        break;
 80064a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d074      	beq.n	8006598 <UART_SetConfig+0x2c8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	005a      	lsls	r2, r3, #1
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d916      	bls.n	80064f8 <UART_SetConfig+0x228>
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d0:	d212      	bcs.n	80064f8 <UART_SetConfig+0x228>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f023 030f 	bic.w	r3, r3, #15
 80064da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	89fb      	ldrh	r3, [r7, #14]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	89fa      	ldrh	r2, [r7, #14]
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e04f      	b.n	8006598 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	77bb      	strb	r3, [r7, #30]
 80064fc:	e04c      	b.n	8006598 <UART_SetConfig+0x2c8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064fe:	7ffb      	ldrb	r3, [r7, #31]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d828      	bhi.n	8006556 <UART_SetConfig+0x286>
 8006504:	a201      	add	r2, pc, #4	@ (adr r2, 800650c <UART_SetConfig+0x23c>)
 8006506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650a:	bf00      	nop
 800650c:	08006531 	.word	0x08006531
 8006510:	08006539 	.word	0x08006539
 8006514:	08006541 	.word	0x08006541
 8006518:	08006557 	.word	0x08006557
 800651c:	08006547 	.word	0x08006547
 8006520:	08006557 	.word	0x08006557
 8006524:	08006557 	.word	0x08006557
 8006528:	08006557 	.word	0x08006557
 800652c:	0800654f 	.word	0x0800654f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006530:	f7fe fb94 	bl	8004c5c <HAL_RCC_GetPCLK1Freq>
 8006534:	61b8      	str	r0, [r7, #24]
        break;
 8006536:	e013      	b.n	8006560 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006538:	f7fe fbb2 	bl	8004ca0 <HAL_RCC_GetPCLK2Freq>
 800653c:	61b8      	str	r0, [r7, #24]
        break;
 800653e:	e00f      	b.n	8006560 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006540:	4b1f      	ldr	r3, [pc, #124]	@ (80065c0 <UART_SetConfig+0x2f0>)
 8006542:	61bb      	str	r3, [r7, #24]
        break;
 8006544:	e00c      	b.n	8006560 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006546:	f7fe fb29 	bl	8004b9c <HAL_RCC_GetSysClockFreq>
 800654a:	61b8      	str	r0, [r7, #24]
        break;
 800654c:	e008      	b.n	8006560 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800654e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006552:	61bb      	str	r3, [r7, #24]
        break;
 8006554:	e004      	b.n	8006560 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	77bb      	strb	r3, [r7, #30]
        break;
 800655e:	bf00      	nop
    }

    if (pclk != 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d018      	beq.n	8006598 <UART_SetConfig+0x2c8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	085a      	lsrs	r2, r3, #1
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	441a      	add	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	fbb2 f3f3 	udiv	r3, r2, r3
 8006578:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	2b0f      	cmp	r3, #15
 800657e:	d909      	bls.n	8006594 <UART_SetConfig+0x2c4>
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006586:	d205      	bcs.n	8006594 <UART_SetConfig+0x2c4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	b29a      	uxth	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60da      	str	r2, [r3, #12]
 8006592:	e001      	b.n	8006598 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80065a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3720      	adds	r7, #32
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	40013800 	.word	0x40013800
 80065b4:	40021000 	.word	0x40021000
 80065b8:	40004400 	.word	0x40004400
 80065bc:	40004800 	.word	0x40004800
 80065c0:	007a1200 	.word	0x007a1200

080065c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	f003 0308 	and.w	r3, r3, #8
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00a      	beq.n	80065ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006636:	f003 0304 	and.w	r3, r3, #4
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006658:	f003 0310 	and.w	r3, r3, #16
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00a      	beq.n	8006676 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667a:	f003 0320 	and.w	r3, r3, #32
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00a      	beq.n	8006698 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d01a      	beq.n	80066da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066c2:	d10a      	bne.n	80066da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	430a      	orrs	r2, r1
 80066d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	430a      	orrs	r2, r1
 80066fa:	605a      	str	r2, [r3, #4]
  }
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b098      	sub	sp, #96	@ 0x60
 800670c:	af02      	add	r7, sp, #8
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006718:	f7fb fcea 	bl	80020f0 <HAL_GetTick>
 800671c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0308 	and.w	r3, r3, #8
 8006728:	2b08      	cmp	r3, #8
 800672a:	d12e      	bne.n	800678a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800672c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006734:	2200      	movs	r2, #0
 8006736:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f88c 	bl	8006858 <UART_WaitOnFlagUntilTimeout>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d021      	beq.n	800678a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800675a:	653b      	str	r3, [r7, #80]	@ 0x50
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	461a      	mov	r2, r3
 8006762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006764:	647b      	str	r3, [r7, #68]	@ 0x44
 8006766:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800676a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800676c:	e841 2300 	strex	r3, r2, [r1]
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1e6      	bne.n	8006746 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2220      	movs	r2, #32
 800677c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e062      	b.n	8006850 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b04      	cmp	r3, #4
 8006796:	d149      	bne.n	800682c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006798:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067a0:	2200      	movs	r2, #0
 80067a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f856 	bl	8006858 <UART_WaitOnFlagUntilTimeout>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d03c      	beq.n	800682c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	623b      	str	r3, [r7, #32]
   return(result);
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	461a      	mov	r2, r3
 80067ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80067d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e6      	bne.n	80067b2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3308      	adds	r3, #8
 80067ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	e853 3f00 	ldrex	r3, [r3]
 80067f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0301 	bic.w	r3, r3, #1
 80067fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3308      	adds	r3, #8
 8006802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006804:	61fa      	str	r2, [r7, #28]
 8006806:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	69b9      	ldr	r1, [r7, #24]
 800680a:	69fa      	ldr	r2, [r7, #28]
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	617b      	str	r3, [r7, #20]
   return(result);
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e5      	bne.n	80067e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2220      	movs	r2, #32
 800681c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e011      	b.n	8006850 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2220      	movs	r2, #32
 8006830:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2220      	movs	r2, #32
 8006836:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3758      	adds	r7, #88	@ 0x58
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006868:	e04f      	b.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006870:	d04b      	beq.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006872:	f7fb fc3d 	bl	80020f0 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	69ba      	ldr	r2, [r7, #24]
 800687e:	429a      	cmp	r2, r3
 8006880:	d302      	bcc.n	8006888 <UART_WaitOnFlagUntilTimeout+0x30>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e04e      	b.n	800692a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	d037      	beq.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b80      	cmp	r3, #128	@ 0x80
 800689e:	d034      	beq.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	2b40      	cmp	r3, #64	@ 0x40
 80068a4:	d031      	beq.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	f003 0308 	and.w	r3, r3, #8
 80068b0:	2b08      	cmp	r3, #8
 80068b2:	d110      	bne.n	80068d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2208      	movs	r2, #8
 80068ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 f838 	bl	8006932 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2208      	movs	r2, #8
 80068c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e029      	b.n	800692a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068e4:	d111      	bne.n	800690a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 f81e 	bl	8006932 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2220      	movs	r2, #32
 80068fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e00f      	b.n	800692a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69da      	ldr	r2, [r3, #28]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	4013      	ands	r3, r2
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	429a      	cmp	r2, r3
 8006918:	bf0c      	ite	eq
 800691a:	2301      	moveq	r3, #1
 800691c:	2300      	movne	r3, #0
 800691e:	b2db      	uxtb	r3, r3
 8006920:	461a      	mov	r2, r3
 8006922:	79fb      	ldrb	r3, [r7, #7]
 8006924:	429a      	cmp	r2, r3
 8006926:	d0a0      	beq.n	800686a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3710      	adds	r7, #16
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006932:	b480      	push	{r7}
 8006934:	b095      	sub	sp, #84	@ 0x54
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006942:	e853 3f00 	ldrex	r3, [r3]
 8006946:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800694e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006958:	643b      	str	r3, [r7, #64]	@ 0x40
 800695a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800695e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e6      	bne.n	800693a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3308      	adds	r3, #8
 8006972:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	e853 3f00 	ldrex	r3, [r3]
 800697a:	61fb      	str	r3, [r7, #28]
   return(result);
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	f023 0301 	bic.w	r3, r3, #1
 8006982:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	3308      	adds	r3, #8
 800698a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800698c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800698e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006990:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006992:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006994:	e841 2300 	strex	r3, r2, [r1]
 8006998:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800699a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1e5      	bne.n	800696c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d118      	bne.n	80069da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	e853 3f00 	ldrex	r3, [r3]
 80069b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	f023 0310 	bic.w	r3, r3, #16
 80069bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069c6:	61bb      	str	r3, [r7, #24]
 80069c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ca:	6979      	ldr	r1, [r7, #20]
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	e841 2300 	strex	r3, r2, [r1]
 80069d2:	613b      	str	r3, [r7, #16]
   return(result);
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1e6      	bne.n	80069a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2220      	movs	r2, #32
 80069de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80069ee:	bf00      	nop
 80069f0:	3754      	adds	r7, #84	@ 0x54
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b085      	sub	sp, #20
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006a02:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006a06:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	43db      	mvns	r3, r3
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	4013      	ands	r3, r2
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	1d3b      	adds	r3, r7, #4
 8006a3a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <memset>:
 8006a6c:	4402      	add	r2, r0
 8006a6e:	4603      	mov	r3, r0
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d100      	bne.n	8006a76 <memset+0xa>
 8006a74:	4770      	bx	lr
 8006a76:	f803 1b01 	strb.w	r1, [r3], #1
 8006a7a:	e7f9      	b.n	8006a70 <memset+0x4>

08006a7c <__libc_init_array>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	4d0d      	ldr	r5, [pc, #52]	@ (8006ab4 <__libc_init_array+0x38>)
 8006a80:	4c0d      	ldr	r4, [pc, #52]	@ (8006ab8 <__libc_init_array+0x3c>)
 8006a82:	1b64      	subs	r4, r4, r5
 8006a84:	10a4      	asrs	r4, r4, #2
 8006a86:	2600      	movs	r6, #0
 8006a88:	42a6      	cmp	r6, r4
 8006a8a:	d109      	bne.n	8006aa0 <__libc_init_array+0x24>
 8006a8c:	4d0b      	ldr	r5, [pc, #44]	@ (8006abc <__libc_init_array+0x40>)
 8006a8e:	4c0c      	ldr	r4, [pc, #48]	@ (8006ac0 <__libc_init_array+0x44>)
 8006a90:	f000 f818 	bl	8006ac4 <_init>
 8006a94:	1b64      	subs	r4, r4, r5
 8006a96:	10a4      	asrs	r4, r4, #2
 8006a98:	2600      	movs	r6, #0
 8006a9a:	42a6      	cmp	r6, r4
 8006a9c:	d105      	bne.n	8006aaa <__libc_init_array+0x2e>
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa4:	4798      	blx	r3
 8006aa6:	3601      	adds	r6, #1
 8006aa8:	e7ee      	b.n	8006a88 <__libc_init_array+0xc>
 8006aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aae:	4798      	blx	r3
 8006ab0:	3601      	adds	r6, #1
 8006ab2:	e7f2      	b.n	8006a9a <__libc_init_array+0x1e>
 8006ab4:	08006b14 	.word	0x08006b14
 8006ab8:	08006b14 	.word	0x08006b14
 8006abc:	08006b14 	.word	0x08006b14
 8006ac0:	08006b18 	.word	0x08006b18

08006ac4 <_init>:
 8006ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac6:	bf00      	nop
 8006ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aca:	bc08      	pop	{r3}
 8006acc:	469e      	mov	lr, r3
 8006ace:	4770      	bx	lr

08006ad0 <_fini>:
 8006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad2:	bf00      	nop
 8006ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ad6:	bc08      	pop	{r3}
 8006ad8:	469e      	mov	lr, r3
 8006ada:	4770      	bx	lr
