<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84924224186</prism:url><dc:identifier>SCOPUS_ID:84924224186</dc:identifier><eid>2-s2.0-84924224186</eid><prism:doi>10.1007/s11265-013-0843-2</prism:doi><dc:title>Hardware Implementation of FAST Algorithm for Mobile Applications</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>1</citedby-count><prism:publicationName>Journal of Signal Processing Systems</prism:publicationName><dc:publisher>
                        Springer New York LLC
                        barbara.b.bertram@gsk.com
                    </dc:publisher><source-id>11400153333</source-id><prism:issn>19398115 19398018</prism:issn><prism:volume>79</prism:volume><prism:issueIdentifier>3</prism:issueIdentifier><prism:startingPage>247</prism:startingPage><prism:endingPage>256</prism:endingPage><prism:pageRange>247-256</prism:pageRange><prism:coverDate>2015-01-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="55826412400"><ce:initials>D.</ce:initials><ce:indexed-name>Soberl D.</ce:indexed-name><ce:surname>Šoberl</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šoberl D.</ce:indexed-name><ce:surname>Šoberl</ce:surname><ce:given-name>Domen</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55826412400</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng">
                        <publishercopyright>© 2013, Springer Science+Business Media New York.</publishercopyright>
                        <ce:para>Simple inexpensive cameras are often built in small devices such as mobile phones or mp3 players. Besides the usual image recording, other ways of their use have been proposed which usually involve intensive image processing. In such processing, corner detection is often found as a preliminary operation. Many corner detection algorithms have been introduced, but due to their computational complexity very few are suitable for real-time applications. One of novel approaches to corner detection is the so called FAST algorithm which is specially optimized for speed. However, on simple and slow devices even this algorithm can be too slow and energy consuming when executed on the in-built processor. In this paper we present hardware implementation of FAST algorithm, capable of processing images at constant speed of one pixel per clock. The results showed that nearly forty times faster corner detection could be achieved on mobile object detection and localization application, if the existing software detector is replaced by our hardware module.</ce:para>
                    </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84924224186" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84924224186&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84924224186&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"><affilname>Tržaška 25</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="55826412400"><ce:initials>D.</ce:initials><ce:indexed-name>Soberl D.</ce:indexed-name><ce:surname>Šoberl</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šoberl D.</ce:indexed-name><ce:surname>Šoberl</ce:surname><ce:given-name>Domen</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55826412400</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author><author seq="2" auid="35613179800"><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name><preferred-name><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/35613179800</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author><author seq="3" auid="7003317327"><ce:initials>A.</ce:initials><ce:indexed-name>Leonardis A.</ce:indexed-name><ce:surname>Leonardis</ce:surname><ce:given-name>Aleš</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Leonardis A.</ce:indexed-name><ce:surname>Leonardis</ce:surname><ce:given-name>Aleš</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7003317327</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author><author seq="4" auid="6507868503"><ce:initials>J.</ce:initials><ce:indexed-name>Krivic J.</ce:indexed-name><ce:surname>Krivic</ce:surname><ce:given-name>Jaka</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Krivic J.</ce:indexed-name><ce:surname>Krivic</ce:surname><ce:given-name>Jaka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6507868503</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author><author seq="5" auid="24470299300"><ce:initials>M.</ce:initials><ce:indexed-name>Moskon M.</ce:indexed-name><ce:surname>Moškon</ce:surname><ce:given-name>Miha</ce:given-name><preferred-name><ce:initials>M.</ce:initials><ce:indexed-name>Moškon M.</ce:indexed-name><ce:surname>Moškon</ce:surname><ce:given-name>Miha</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/24470299300</author-url><affiliation id="115905900" href="https://api.elsevier.com/content/affiliation/affiliation_id/115905900"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Corner detection</author-keyword><author-keyword>FAST-9</author-keyword><author-keyword>FPGA</author-keyword><author-keyword>Image feature</author-keyword><author-keyword>Image recognition</author-keyword></authkeywords><idxterms><mainterm weight="b" candidate="n">Corner detection</mainterm><mainterm weight="b" candidate="n">Fast algorithms</mainterm><mainterm weight="b" candidate="n">FAST-9</mainterm><mainterm weight="b" candidate="n">Hardware implementations</mainterm><mainterm weight="b" candidate="n">Hardware modules</mainterm><mainterm weight="b" candidate="n">Image features</mainterm><mainterm weight="b" candidate="n">Mobile applications</mainterm><mainterm weight="b" candidate="n">Real-time application</mainterm></idxterms><subject-areas><subject-area code="2207" abbrev="ENGI">Control and Systems Engineering</subject-area><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1711" abbrev="COMP">Signal Processing</subject-area><subject-area code="1710" abbrev="COMP">Information Systems</subject-area><subject-area code="2611" abbrev="MATH">Modeling and Simulation</subject-area><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="11" month="08" timestamp="2018-08-11T22:04:22.000022-04:00" year="2018"/><ait:date-sort day="01" month="01" year="2015"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2017 Elsevier B.V., All rights reserved.</copyright><itemidlist>
                    <ce:doi>10.1007/s11265-013-0843-2</ce:doi>
                    <itemid idtype="PUI">52745171</itemid>
                    <itemid idtype="CAR-ID">625245635</itemid>
                    <itemid idtype="CPX">20143600042727</itemid>
                    <itemid idtype="SCP">84924224186</itemid>
                    <itemid idtype="SGR">84924224186</itemid>
                </itemidlist><history>
                    <date-created day="07" month="04" timestamp="BST 08:18:34" year="2017"/>
                </history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords>
                        <author-keyword>Corner detection</author-keyword>
                        <author-keyword>FAST-9</author-keyword>
                        <author-keyword>FPGA</author-keyword>
                        <author-keyword>Image feature</author-keyword>
                        <author-keyword>Image recognition</author-keyword>
                    </author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Hardware Implementation of FAST Algorithm for Mobile Applications</titletext></citation-title><author-group><author auid="55826412400" seq="1" type="auth"><ce:initials>D.</ce:initials><ce:indexed-name>Soberl D.</ce:indexed-name><ce:surname>Šoberl</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name>
                            <ce:initials>D.</ce:initials>
                            <ce:indexed-name>Šoberl D.</ce:indexed-name>
                            <ce:surname>Šoberl</ce:surname>
                            <ce:given-name>Domen</ce:given-name>
                        </preferred-name></author><author auid="35613179800" seq="2" type="auth"><ce:initials>N.</ce:initials><ce:indexed-name>Zimic N.</ce:indexed-name><ce:surname>Zimic</ce:surname><ce:given-name>Nikolaj</ce:given-name><preferred-name>
                            <ce:initials>N.</ce:initials>
                            <ce:indexed-name>Zimic N.</ce:indexed-name>
                            <ce:surname>Zimic</ce:surname>
                            <ce:given-name>Nikolaj</ce:given-name>
                        </preferred-name></author><author auid="7003317327" seq="3" type="auth"><ce:initials>A.</ce:initials><ce:indexed-name>Leonardis A.</ce:indexed-name><ce:surname>Leonardis</ce:surname><ce:given-name>Aleš</ce:given-name><preferred-name>
                            <ce:initials>A.</ce:initials>
                            <ce:indexed-name>Leonardis A.</ce:indexed-name>
                            <ce:surname>Leonardis</ce:surname>
                            <ce:given-name>Aleš</ce:given-name>
                        </preferred-name></author><author auid="6507868503" seq="4" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Krivic J.</ce:indexed-name><ce:surname>Krivic</ce:surname><ce:given-name>Jaka</ce:given-name><preferred-name>
                            <ce:initials>J.</ce:initials>
                            <ce:indexed-name>Krivic J.</ce:indexed-name>
                            <ce:surname>Krivic</ce:surname>
                            <ce:given-name>Jaka</ce:given-name>
                        </preferred-name></author><author auid="24470299300" seq="5" type="auth"><ce:initials>M.</ce:initials><ce:indexed-name>Moskon M.</ce:indexed-name><ce:surname>Moškon</ce:surname><ce:given-name>Miha</ce:given-name><preferred-name>
                            <ce:initials>M.</ce:initials>
                            <ce:indexed-name>Moškon M.</ce:indexed-name>
                            <ce:surname>Moškon</ce:surname>
                            <ce:given-name>Miha</ce:given-name>
                        </preferred-name></author><affiliation afid="115905900" country="svn"><address-part>Tržaška c. 25</address-part><city>Ljubljana</city><postal-code>1000</postal-code><affiliation-id afid="115905900"/><country>Slovenia</country></affiliation></author-group><correspondence><person>
                        <ce:initials>D.</ce:initials>
                        <ce:indexed-name>Soberl D.</ce:indexed-name>
                        <ce:surname>Šoberl</ce:surname>
                        <ce:given-name>Domen</ce:given-name>
                    </person><affiliation country="svn"><address-part>Tržaška c. 25</address-part><city>Ljubljana</city><postal-code>1000</postal-code><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng">
                        <publishercopyright>© 2013, Springer Science+Business Media New York.</publishercopyright>
                        <ce:para>Simple inexpensive cameras are often built in small devices such as mobile phones or mp3 players. Besides the usual image recording, other ways of their use have been proposed which usually involve intensive image processing. In such processing, corner detection is often found as a preliminary operation. Many corner detection algorithms have been introduced, but due to their computational complexity very few are suitable for real-time applications. One of novel approaches to corner detection is the so called FAST algorithm which is specially optimized for speed. However, on simple and slow devices even this algorithm can be too slow and energy consuming when executed on the in-built processor. In this paper we present hardware implementation of FAST algorithm, capable of processing images at constant speed of one pixel per clock. The results showed that nearly forty times faster corner detection could be achieved on mobile object detection and localization application, if the existing software detector is replaced by our hardware module.</ce:para>
                    </abstract></abstracts><source country="usa" srcid="11400153333" type="j"><sourcetitle>Journal of Signal Processing Systems</sourcetitle><sourcetitle-abbrev>J. Signal Process Syst.</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">Journal of Signal Processing Systems</translated-sourcetitle><issn type="electronic">19398115</issn><issn type="print">19398018</issn><volisspag>
                        <voliss issue="3" volume="79"/>
                        <pagerange first="247" last="256"/>
                    </volisspag><publicationyear first="2015"/><publicationdate>
                        <year>2015</year>
                    <date-text xfab-added="true">2015</date-text></publicationdate><website>
                        <ce:e-address type="email">http://www.springerlink.com/content/1939-8018</ce:e-address>
                    </website><publisher>
                        <publishername>Springer New York LLC</publishername>
                        <ce:e-address type="email">barbara.b.bertram@gsk.com</ce:e-address>
                    </publisher></source><enhancement><classificationgroup><classifications type="CPXCLASS">
                            <classification>
                                <classification-code>605</classification-code>
                                <classification-description>Small Tools and Hardware</classification-description>
                            </classification>
                            <classification>
                                <classification-code>716</classification-code>
                                <classification-description>Electronic Equipment, Radar, Radio and Television</classification-description>
                            </classification>
                            <classification>
                                <classification-code>717</classification-code>
                                <classification-description>Electro-Optical Communication</classification-description>
                            </classification>
                            <classification>
                                <classification-code>718</classification-code>
                                <classification-description>Telephone and Other Line Communications</classification-description>
                            </classification>
                            <classification>
                                <classification-code>721.3</classification-code>
                                <classification-description>Computer Circuits</classification-description>
                            </classification>
                            <classification>
                                <classification-code>723</classification-code>
                                <classification-description>Computer Software, Data Handling and Applications</classification-description>
                            </classification>
                            <classification>
                                <classification-code>741</classification-code>
                                <classification-description>Light, Optics and Optical Devices</classification-description>
                            </classification>
                        </classifications><classifications type="FLXCLASS">
                            <classification>
                                <classification-code>902</classification-code>
                                <classification-description>FLUIDEX; Related Topics</classification-description>
                            </classification>
                        </classifications><classifications type="ASJC">
                            <classification>2207</classification>
                            <classification>2614</classification>
                            <classification>1711</classification>
                            <classification>1710</classification>
                            <classification>2611</classification>
                            <classification>1708</classification>
                        </classifications><classifications type="SUBJABBR"><classification>ENGI</classification><classification>MATH</classification><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="11">
                    <reference id="1">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Image convolution on fpgas: the implementation of a multi-fpga fifo structure. In Euromicro conference, 1998</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">84907742821</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>A.</ce:initials>
                                    <ce:indexed-name>Benedetti A.</ce:indexed-name>
                                    <ce:surname>Benedetti</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>A.</ce:initials>
                                    <ce:indexed-name>Prati A.</ce:indexed-name>
                                    <ce:surname>Prati</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>N.</ce:initials>
                                    <ce:indexed-name>Scarabottolo N.</ce:indexed-name>
                                    <ce:surname>Scarabottolo</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Proceedings 24th</ref-sourcetitle>
                            <ref-publicationyear first="1998"/>
                            <ref-volisspag>
                                <voliss volume="1"/>
                                <pagerange first="123" last="1300"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Benedetti, A., Prati, A., Scarabottolo, N. (1998). Image convolution on fpgas: the implementation of a multi-fpga fifo structure. In Euromicro conference, 1998. Proceedings 24th (Vol. 1, pp. 123–1300). doi:10.1109/EURMIC.1998.711786.</ref-fulltext>
                    </reference>
                    <reference id="2">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>A computational approach to edge detection. Pattern analysis and machine intelligence</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">0022808786</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>J.</ce:initials>
                                    <ce:indexed-name>Canny J.</ce:indexed-name>
                                    <ce:surname>Canny</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>IEEE Transactions on PAMI</ref-sourcetitle>
                            <ref-publicationyear first="1986"/>
                            <ref-volisspag>
                                <voliss issue="6" volume="8"/>
                                <pagerange first="679" last="698"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Canny, J. (1986). A computational approach to edge detection. Pattern analysis and machine intelligence. IEEE Transactions on PAMI, 8(6), 679–698. doi:10.1109/TPAMI.1986.4767851.</ref-fulltext>
                    </reference>
                    <reference id="3">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Pattern compression of fast corner detection for efficient hardware implementation</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">80455158169</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>K.</ce:initials>
                                    <ce:indexed-name>Dohi K.</ce:indexed-name>
                                    <ce:surname>Dohi</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>Y.</ce:initials>
                                    <ce:indexed-name>Yorita Y.</ce:indexed-name>
                                    <ce:surname>Yorita</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>Y.</ce:initials>
                                    <ce:indexed-name>Shibata Y.</ce:indexed-name>
                                    <ce:surname>Shibata</ce:surname>
                                </author>
                                <author seq="4">
                                    <ce:initials>K.</ce:initials>
                                    <ce:indexed-name>Oguri K.</ce:indexed-name>
                                    <ce:surname>Oguri</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>In Field programmable logic and applications (FPL), 2011 international conference on</ref-sourcetitle>
                            <ref-publicationyear first="2011"/>
                            <ref-volisspag>
                                <pagerange first="478" last="481"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Dohi, K., Yorita, Y., Shibata, Y., Oguri, K. (2011). Pattern compression of fast corner detection for efficient hardware implementation. In Field programmable logic and applications (FPL), 2011 international conference on (pp. 478–481). doi:10.1109/FPL.2011.94.</ref-fulltext>
                    </reference>
                    <reference id="4">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>A review of region-based image retrieval</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">77951255025</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>W.</ce:initials>
                                    <ce:indexed-name>Huang W.</ce:indexed-name>
                                    <ce:surname>Huang</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>Y.</ce:initials>
                                    <ce:indexed-name>Gao Y.</ce:indexed-name>
                                    <ce:surname>Gao</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>K.L.</ce:initials>
                                    <ce:indexed-name>Chan K.L.</ce:indexed-name>
                                    <ce:surname>Chan</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Journal of Signal Processing Systems</ref-sourcetitle>
                            <ref-publicationyear first="2010"/>
                            <ref-volisspag>
                                <voliss issue="2" volume="59"/>
                                <pagerange first="143" last="161"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Huang, W., Gao, Y., Chan, K.L. (2010). A review of region-based image retrieval. Journal of Signal Processing Systems, 59(2), 143–161. doi:10.1007/s11265-008-0294-3.</ref-fulltext>
                    </reference>
                    <reference id="5">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Hardware architecture to realize multi-layer image processing in real-time. In Industrial electronics society, 2007</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">49949095899</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>C.L.</ce:initials>
                                    <ce:indexed-name>Lu C.L.</ce:indexed-name>
                                    <ce:surname>Lu</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>L.C.</ce:initials>
                                    <ce:indexed-name>Fu L.C.</ce:indexed-name>
                                    <ce:surname>Fu</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>IECON 2007. 33rd annual conference of the IEEE</ref-sourcetitle>
                            <ref-publicationyear first="2007"/>
                            <ref-volisspag>
                                <pagerange first="2478" last="2483"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Lu, C.L., &amp; Fu, L.C. (2007). Hardware architecture to realize multi-layer image processing in real-time. In Industrial electronics society, 2007. IECON 2007. 33rd annual conference of the IEEE (pp. 2478–2483). doi:10.1109/IECON.2007.4460387.</ref-fulltext>
                    </reference>
                    <reference id="6">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Hyperlinking reality via camera phones</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">84924222275</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>D.</ce:initials>
                                    <ce:indexed-name>Omercevic D.</ce:indexed-name>
                                    <ce:surname>Omercevic</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>A.</ce:initials>
                                    <ce:indexed-name>Leonardis A.</ce:indexed-name>
                                    <ce:surname>Leonardis</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>In CHI ’09 extended abstracts on human factors in computing systems, CHI EA ’09</ref-sourcetitle>
                            <ref-publicationyear first="2009"/>
                            <ref-volisspag>
                                <pagerange first="3515" last="3516"/>
                            </ref-volisspag>
                            <ref-text>ACM, New York:</ref-text>
                        </ref-info>
                        <ref-fulltext>Omercevic, D., &amp; Leonardis, A. (2009). Hyperlinking reality via camera phones. In CHI ’09 extended abstracts on human factors in computing systems, CHI EA ’09 (pp. 3515–3516). New York: ACM. doi:10.1145/1520340.1520519.</ref-fulltext>
                    </reference>
                    <reference id="7">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Simd 2-d convolver for fast fpga-based image and video processors</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">84924222274</itemid>
                            </refd-itemidlist>
                            <ref-sourcetitle>In 2003 MAPLD technical program</ref-sourcetitle>
                            <ref-publicationyear first="2003"/>
                            <ref-text>Perri, S., Lanuzza, M., Corsonello, P., Cocorullo, G</ref-text>
                        </ref-info>
                        <ref-fulltext>Perri, S., Lanuzza, M., Corsonello, P., Cocorullo, G. (2003). Simd 2-d convolver for fast fpga-based image and video processors. In 2003 MAPLD technical program. September 9-11. Washington.</ref-fulltext>
                    </reference>
                    <reference id="8">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Fusing points and lines for high performance tracking</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">33745868550</itemid>
                            </refd-itemidlist>
                            <ref-sourcetitle>In International conference on computer vision</ref-sourcetitle>
                            <ref-publicationyear first="2005"/>
                            <ref-text>Rosten, E., &amp; Drummond, T, (pp. 1508–1515)</ref-text>
                        </ref-info>
                        <ref-fulltext>Rosten, E., &amp; Drummond, T. (2005). Fusing points and lines for high performance tracking. In International conference on computer vision (pp. 1508–1515): Springer.</ref-fulltext>
                    </reference>
                    <reference id="9">
                        <ref-info>
                            <refd-itemidlist>
                                <itemid idtype="SGR">84924222273</itemid>
                            </refd-itemidlist>
                            <ref-sourcetitle>Machine learning for high-speed corner detection In European conference on computer vision</ref-sourcetitle>
                            <ref-publicationyear first="2006"/>
                            <ref-text>Rosten, E., &amp; Drummond, T, (pp. 430–443)</ref-text>
                        </ref-info>
                        <ref-fulltext>Rosten, E., &amp; Drummond, T. (2006). Machine learning for high-speed corner detection In European conference on computer vision (pp. 430–443).</ref-fulltext>
                    </reference>
                    <reference id="10">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Faster and better: a machine learning approach to corner detection</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">84871610129</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>E.</ce:initials>
                                    <ce:indexed-name>Rosten E.</ce:indexed-name>
                                    <ce:surname>Rosten</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>R.</ce:initials>
                                    <ce:indexed-name>Porter R.</ce:indexed-name>
                                    <ce:surname>Porter</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>T.</ce:initials>
                                    <ce:indexed-name>Drummond T.</ce:indexed-name>
                                    <ce:surname>Drummond</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>IEEE Transactions Pattern Analysis and Machine Intelligence</ref-sourcetitle>
                            <ref-publicationyear first="2010"/>
                            <ref-volisspag>
                                <voliss volume="32"/>
                                <pagerange first="105" last="119"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Rosten, E., Porter, R., Drummond, T. (2010). Faster and better: a machine learning approach to corner detection. IEEE Transactions Pattern Analysis and Machine Intelligence, 32, 105–119. doi:10.1109/TPAMI.2008.275. arXiv:0810.2434.</ref-fulltext>
                    </reference>
                    <reference id="11">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Robust feature matching in 2.3s</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">70449558369</itemid>
                            </refd-itemidlist>
                            <ref-sourcetitle>In IEEE CVPR workshop on feature detectors and descriptors: the state of the art and beyond</ref-sourcetitle>
                            <ref-publicationyear first="2009"/>
                            <ref-text>Taylor, S., Rosten, E., Drummond, T</ref-text>
                        </ref-info>
                        <ref-fulltext>Taylor, S., Rosten, E., Drummond, T. (2009). Robust feature matching in 2.3s. In IEEE CVPR workshop on feature detectors and descriptors: the state of the art and beyond.</ref-fulltext>
                    </reference>
                </bibliography></tail></bibrecord></item></abstracts-retrieval-response>