===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.7815 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5481 ( 10.6%)    4.5481 ( 15.3%)  FIR Parser
   23.0933 ( 53.9%)   14.1060 ( 47.4%)  'firrtl.circuit' Pipeline
    2.7532 (  6.4%)    1.5839 (  5.3%)    'firrtl.module' Pipeline
    2.4570 (  5.7%)    1.4141 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2962 (  0.7%)    0.1698 (  0.6%)      LowerCHIRRTLPass
    0.3200 (  0.7%)    0.3200 (  1.1%)    InferWidths
    1.3373 (  3.1%)    1.3373 (  4.5%)    InferResets
    0.0876 (  0.2%)    0.0876 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0963 (  0.2%)    0.0963 (  0.3%)    PrefixModules
    1.4608 (  3.4%)    1.4608 (  4.9%)    LowerFIRRTLTypes
   10.6398 ( 24.9%)    5.8576 ( 19.7%)    'firrtl.module' Pipeline
    3.4687 (  8.1%)    1.8900 (  6.3%)      ExpandWhens
    0.1833 (  0.4%)    0.0985 (  0.3%)      RemoveResets
    6.9878 ( 16.3%)    3.8690 ( 13.0%)      Canonicalizer
    0.2969 (  0.7%)    0.2969 (  1.0%)    Inliner
    1.2447 (  2.9%)    1.2447 (  4.2%)    IMConstProp
    0.0455 (  0.1%)    0.0455 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.9642 (  6.9%)    1.5457 (  5.2%)    'firrtl.module' Pipeline
    2.9642 (  6.9%)    1.5457 (  5.2%)      Canonicalizer
    0.2130 (  0.5%)    0.2130 (  0.7%)    CreateSiFiveMetadata
    0.1383 (  0.3%)    0.1383 (  0.5%)    EmitOMIR
    0.0397 (  0.1%)    0.0397 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.3226 (  5.4%)    2.3226 (  7.8%)  LowerFIRRTLToHW
    1.5073 (  3.5%)    1.5073 (  5.1%)  HWMemSimImpl
    7.5977 ( 17.7%)    4.0376 ( 13.6%)  'hw.module' Pipeline
    0.1372 (  0.3%)    0.0724 (  0.2%)    HWCleanup
    2.3946 (  5.6%)    1.3044 (  4.4%)    CSE
    0.0054 (  0.0%)    0.0029 (  0.0%)      (A) DominanceInfo
    2.9244 (  6.8%)    1.4856 (  5.0%)    Canonicalizer
    0.0132 (  0.0%)    0.0069 (  0.0%)    HWLegalizeModules
    2.0734 (  4.8%)    1.1411 (  3.8%)    PrettifyVerilog
    3.2460 (  7.6%)    3.2460 ( 10.9%)  ExportVerilog
    0.0024 (  0.0%)    0.0024 (  0.0%)  Rest
   42.8064 (100.0%)   29.7815 (100.0%)  Total

{
  totalTime: 29.817,
  maxMemory: 898121728
}
