#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
# Start of session at: Mon Jan 13 15:36:15 2014
# Process ID: 24689
# Log file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_1/planAhead.log
# Journal file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/maxwell/GitHub/TrabajoSED/HexCounter/pa.fromNetlist.tcl
# create_project -name HexCounter -dir "/home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_1" -part xc3s200ft256-5
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.594 ; gain = 21.152
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/maxwell/GitHub/TrabajoSED/HexCounter/TOP_HEXCOUNTER.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/maxwell/GitHub/TrabajoSED/HexCounter} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "TOP_HEXCOUNTER.ucf" [current_fileset -constrset]
Adding file '/home/maxwell/GitHub/TrabajoSED/HexCounter/TOP_HEXCOUNTER.ucf' to fileset 'constrs_1'
# add_files [list {TOP_HEXCOUNTER.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-5
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP_HEXCOUNTER.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP_HEXCOUNTER.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   CLK_PRESCALER/Mcompar_count_cmp_lt0000_lut<10 : 0> on block TOP_HEXCOUNTER is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP_HEXCOUNTER.edif ...
ngc2edif: Total memory usage is 103916 kilobytes

Parsing EDIF File [./planAhead_run_1/HexCounter.data/cache/TOP_HEXCOUNTER_ngc_128ba213.edif]
Finished Parsing EDIF File [./planAhead_run_1/HexCounter.data/cache/TOP_HEXCOUNTER_ngc_128ba213.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [/home/maxwell/GitHub/TrabajoSED/HexCounter/TOP_HEXCOUNTER.ucf]
Finished Parsing UCF File [/home/maxwell/GitHub/TrabajoSED/HexCounter/TOP_HEXCOUNTER.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a5a81762
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2753.586 ; gain = 72.156
set_property iostandard LVCMOS33 [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property drive 12 [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property slew SLOW [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_pid24689.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 13 16:07:08 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
