Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 22 14:12:53 2023
| Host         : DESKTOP-8NRDOME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+----------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | A/eqOp           |                      |                1 |              2 |
|  clk_IBUF_BUFG | B/cnt_reg_rep[7] | I/cnt_rep[6]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | B/cnt_reg_rep[7] |                      |                7 |             16 |
|  clk_IBUF_BUFG | I/cnt_reg[15]_6  |                      |                6 |             48 |
|  clk_IBUF_BUFG |                  |                      |               14 |             52 |
+----------------+------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 8      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


