#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5611037e8340 .scope module, "cpu_tb" "cpu_tb" 2 5;
 .timescale -9 -10;
v0x561103824840_0 .var "clk", 0 0;
v0x561103824900_0 .var "clr", 0 0;
v0x5611038249c0_0 .net "led", 7 0, v0x5611038007e0_0;  1 drivers
v0x561103824a60_0 .var "switch", 7 0;
S_0x5611037e84d0 .scope module, "cpu1" "cpu" 2 12, 3 7 0, S_0x5611037e8340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "swiches";
    .port_info 2 /OUTPUT 8 "leds";
    .port_info 3 /INPUT 1 "clr";
v0x561103823c40_0 .net "actual_instruction", 5 0, v0x561103820990_0;  1 drivers
v0x561103823d20_0 .net "actual_program_counter", 4 0, v0x561103820490_0;  1 drivers
v0x561103823e30_0 .net "aku_en", 0 0, v0x56110381f920_0;  1 drivers
v0x561103823f60_0 .net "alu_operation_code", 2 0, v0x56110381fac0_0;  1 drivers
v0x561103824000_0 .net "clk", 0 0, v0x561103824840_0;  1 drivers
v0x5611038240a0_0 .net "clr", 0 0, v0x561103824900_0;  1 drivers
v0x561103824140_0 .net "leds", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x5611038241e0_0 .net "r0_en", 0 0, v0x56110381fbb0_0;  1 drivers
v0x561103824280_0 .net "r1_en", 0 0, v0x56110381fc70_0;  1 drivers
v0x5611038243b0_0 .net "r2_en", 0 0, v0x56110381fd80_0;  1 drivers
v0x561103824450_0 .net "r3_en", 0 0, v0x56110381fe40_0;  1 drivers
v0x5611038244f0_0 .net "reg_ad", 1 0, v0x56110381ff00_0;  1 drivers
v0x5611038245b0_0 .net "register_file_out", 7 0, v0x561103821430_0;  1 drivers
v0x561103824700_0 .net "swiches", 7 0, v0x561103824a60_0;  1 drivers
S_0x5611037e8660 .scope module, "block_operation1" "operation_block" 3 29, 4 7 0, S_0x5611037e84d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "operation_code";
    .port_info 1 /INPUT 1 "aku_enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "in_b";
    .port_info 4 /OUTPUT 8 "out_result";
v0x56110381edf0_0 .net "aku_enable", 0 0, v0x56110381f920_0;  alias, 1 drivers
v0x56110381eee0_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x56110381eff0_0 .net "flag_alu_in", 0 0, v0x56110381ea50_0;  1 drivers
v0x56110381f0e0_0 .net "flag_transport", 0 0, L_0x561103824b90;  1 drivers
v0x56110381f1d0_0 .net "in_b", 7 0, v0x561103821430_0;  alias, 1 drivers
v0x56110381f2c0_0 .net "operation_code", 2 0, v0x56110381fac0_0;  alias, 1 drivers
v0x56110381f360_0 .net "operation_result", 7 0, L_0x561103824b00;  1 drivers
v0x56110381f450_0 .net "out_result", 7 0, v0x5611038007e0_0;  alias, 1 drivers
S_0x5611037e0900 .scope module, "aku_unit" "aku" 4 20, 5 1 0, S_0x5611037e8660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x561103801800_0 .net "ce", 0 0, v0x56110381f920_0;  alias, 1 drivers
v0x561103801250_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x561103800ca0_0 .net "data_in", 7 0, L_0x561103824b00;  alias, 1 drivers
v0x5611038007e0_0 .var "data_out", 7 0;
E_0x5611037e7540 .event posedge, v0x561103801250_0;
S_0x56110381de90 .scope module, "alu_unit" "alu" 4 19, 6 3 0, S_0x5611037e8660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ci";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 3 "op";
    .port_info 4 /OUTPUT 8 "out";
    .port_info 5 /OUTPUT 1 "CY";
L_0x561103824b00 .functor BUFZ 8, v0x56110381e600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561103824b90 .functor BUFZ 1, v0x56110381e100_0, C4<0>, C4<0>, C4<0>;
v0x561103800240_0 .net "CY", 0 0, L_0x561103824b90;  alias, 1 drivers
v0x56110381e100_0 .var "CY1", 0 0;
v0x56110381e1c0_0 .net "Ci", 0 0, v0x56110381ea50_0;  alias, 1 drivers
v0x56110381e260_0 .net "a", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x56110381e350_0 .net "b", 7 0, v0x561103821430_0;  alias, 1 drivers
v0x56110381e460_0 .net "op", 2 0, v0x56110381fac0_0;  alias, 1 drivers
v0x56110381e540_0 .net "out", 7 0, L_0x561103824b00;  alias, 1 drivers
v0x56110381e600_0 .var "out1", 7 0;
v0x56110381e6c0_0 .var "sum", 8 0;
E_0x5611037e72b0/0 .event edge, v0x56110381e460_0, v0x5611038007e0_0, v0x56110381e350_0, v0x56110381e1c0_0;
E_0x5611037e72b0/1 .event edge, v0x56110381e6c0_0;
E_0x5611037e72b0 .event/or E_0x5611037e72b0/0, E_0x5611037e72b0/1;
S_0x56110381e860 .scope module, "carry_reg" "CY_reg" 4 21, 6 53 0, S_0x5611037e8660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "flag";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "CY";
v0x56110381ea50_0 .var "CY", 0 0;
v0x56110381eb20_0 .net "ce", 0 0, v0x56110381f920_0;  alias, 1 drivers
v0x56110381ebf0_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x56110381ecf0_0 .net "flag", 0 0, L_0x561103824b90;  alias, 1 drivers
S_0x56110381f5e0 .scope module, "id_block" "instruction_decoder" 3 28, 7 1 0, S_0x5611037e84d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "instruction";
    .port_info 1 /OUTPUT 3 "operation_code";
    .port_info 2 /OUTPUT 1 "r0_write_enable";
    .port_info 3 /OUTPUT 1 "r1_write_enable";
    .port_info 4 /OUTPUT 1 "r2_write_enable";
    .port_info 5 /OUTPUT 1 "r3_write_enable";
    .port_info 6 /OUTPUT 1 "aku_enable";
    .port_info 7 /OUTPUT 2 "register_addr";
v0x56110381f920_0 .var "aku_enable", 0 0;
v0x56110381f9e0_0 .net "instruction", 5 0, v0x561103820990_0;  alias, 1 drivers
v0x56110381fac0_0 .var "operation_code", 2 0;
v0x56110381fbb0_0 .var "r0_write_enable", 0 0;
v0x56110381fc70_0 .var "r1_write_enable", 0 0;
v0x56110381fd80_0 .var "r2_write_enable", 0 0;
v0x56110381fe40_0 .var "r3_write_enable", 0 0;
v0x56110381ff00_0 .var "register_addr", 1 0;
E_0x5611037e7790 .event edge, v0x56110381f9e0_0;
S_0x561103820130 .scope module, "program_counter" "pc" 3 26, 8 1 0, S_0x5611037e84d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /OUTPUT 5 "data";
v0x561103820310_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x5611038203d0_0 .net "clr", 0 0, v0x561103824900_0;  alias, 1 drivers
v0x561103820490_0 .var "data", 4 0;
S_0x5611038205d0 .scope module, "program_memory" "pm" 3 27, 9 1 0, S_0x5611037e84d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "adr";
    .port_info 1 /OUTPUT 6 "data";
v0x5611038207f0 .array "MEM", 0 31, 5 0;
v0x5611038208d0_0 .net "adr", 4 0, v0x561103820490_0;  alias, 1 drivers
v0x561103820990_0 .var "data", 5 0;
E_0x561103803290 .event edge, v0x561103820490_0;
S_0x561103820a50 .scope module, "register_file" "rf" 3 30, 10 4 0, S_0x5611037e84d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce0";
    .port_info 3 /INPUT 1 "ce1";
    .port_info 4 /INPUT 1 "ce2";
    .port_info 5 /INPUT 1 "ce3";
    .port_info 6 /INPUT 2 "addr";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /INPUT 8 "data_switch";
v0x561103822f00_0 .net "addr", 1 0, v0x56110381ff00_0;  alias, 1 drivers
v0x561103823030_0 .net "ce0", 0 0, v0x56110381fbb0_0;  alias, 1 drivers
v0x561103823140_0 .net "ce1", 0 0, v0x56110381fc70_0;  alias, 1 drivers
v0x561103823230_0 .net "ce2", 0 0, v0x56110381fd80_0;  alias, 1 drivers
v0x561103823320_0 .net "ce3", 0 0, v0x56110381fe40_0;  alias, 1 drivers
v0x561103823460_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x561103823500_0 .net "data_in", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x5611038235a0_0 .net "data_out", 7 0, v0x561103821430_0;  alias, 1 drivers
v0x561103823640_0 .net "data_switch", 7 0, v0x561103824a60_0;  alias, 1 drivers
v0x561103823700_0 .net "register_line0", 7 0, v0x561103821c10_0;  1 drivers
v0x5611038237a0_0 .net "register_line1", 7 0, v0x561103822200_0;  1 drivers
v0x5611038238b0_0 .net "register_line2", 7 0, v0x561103822750_0;  1 drivers
v0x5611038239c0_0 .net "register_line3", 7 0, v0x561103822d80_0;  1 drivers
S_0x561103820db0 .scope module, "multiplex" "multi" 10 27, 11 1 0, S_0x561103820a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /INPUT 2 "addr";
    .port_info 5 /OUTPUT 8 "choice";
v0x5611038210f0_0 .net "a", 7 0, v0x561103821c10_0;  alias, 1 drivers
v0x5611038211f0_0 .net "addr", 1 0, v0x56110381ff00_0;  alias, 1 drivers
v0x5611038212b0_0 .net "b", 7 0, v0x561103822200_0;  alias, 1 drivers
v0x561103821350_0 .net "c", 7 0, v0x561103822750_0;  alias, 1 drivers
v0x561103821430_0 .var "choice", 7 0;
v0x561103821590_0 .net "d", 7 0, v0x561103822d80_0;  alias, 1 drivers
E_0x561103821070 .event edge, v0x56110381ff00_0;
S_0x561103821770 .scope module, "register0" "register" 10 22, 12 1 0, S_0x561103820a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x561103821970_0 .net "ce", 0 0, v0x56110381fbb0_0;  alias, 1 drivers
v0x561103821a10_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x561103821b40_0 .net "data_in", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x561103821c10_0 .var "data_out", 7 0;
S_0x561103821d70 .scope module, "register1" "register" 10 23, 12 1 0, S_0x561103820a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x561103821f30_0 .net "ce", 0 0, v0x56110381fc70_0;  alias, 1 drivers
v0x561103822000_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x5611038220a0_0 .net "data_in", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x561103822200_0 .var "data_out", 7 0;
S_0x561103822360 .scope module, "register2" "register" 10 24, 12 1 0, S_0x561103820a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5611038224f0_0 .net "ce", 0 0, v0x56110381fd80_0;  alias, 1 drivers
v0x5611038225e0_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x561103822680_0 .net "data_in", 7 0, v0x5611038007e0_0;  alias, 1 drivers
v0x561103822750_0 .var "data_out", 7 0;
S_0x5611038228b0 .scope module, "register3" "register" 10 25, 12 1 0, S_0x561103820a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x561103822b50_0 .net "ce", 0 0, v0x56110381fe40_0;  alias, 1 drivers
v0x561103822c10_0 .net "clk", 0 0, v0x561103824840_0;  alias, 1 drivers
v0x561103822cb0_0 .net "data_in", 7 0, v0x561103824a60_0;  alias, 1 drivers
v0x561103822d80_0 .var "data_out", 7 0;
    .scope S_0x561103820130;
T_0 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x5611038203d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561103820490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561103820490_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561103820490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5611038205d0;
T_1 ;
    %pushi/vec4 60, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %pushi/vec4 60, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %pushi/vec4 60, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %pushi/vec4 60, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %pushi/vec4 31, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %pushi/vec4 27, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5611038207f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5611038205d0;
T_2 ;
    %wait E_0x561103803290;
    %load/vec4 v0x5611038208d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5611038207f0, 4;
    %assign/vec4 v0x561103820990_0, 0;
    %load/vec4 v0x5611038208d0_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 60, 0, 6;
    %assign/vec4 v0x561103820990_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56110381f5e0;
T_3 ;
    %wait E_0x5611037e7790;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56110381f920_0, 0;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x56110381fac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56110381fbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56110381fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56110381fd80_0, 0;
    %assign/vec4 v0x56110381fe40_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 4, 2, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 4, 2, 3;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56110381f920_0, 0;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x56110381ff00_0, 0;
T_3.0 ;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x56110381f9e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56110381fbb0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56110381fc70_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56110381fd80_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56110381fe40_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56110381de90;
T_4 ;
    %wait E_0x5611037e72b0;
    %load/vec4 v0x56110381e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v0x56110381e350_0;
    %assign/vec4 v0x56110381e600_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x56110381e260_0;
    %pad/u 9;
    %load/vec4 v0x56110381e350_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x56110381e1c0_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x56110381e6c0_0, 0;
    %load/vec4 v0x56110381e6c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56110381e600_0, 0;
    %load/vec4 v0x56110381e6c0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x56110381e100_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x56110381e260_0;
    %load/vec4 v0x56110381e350_0;
    %sub;
    %load/vec4 v0x56110381e1c0_0;
    %pad/u 8;
    %sub;
    %assign/vec4 v0x56110381e600_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x56110381e260_0;
    %load/vec4 v0x56110381e350_0;
    %and;
    %assign/vec4 v0x56110381e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56110381e100_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x56110381e260_0;
    %load/vec4 v0x56110381e350_0;
    %or;
    %assign/vec4 v0x56110381e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56110381e100_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56110381e260_0;
    %load/vec4 v0x56110381e350_0;
    %xor;
    %assign/vec4 v0x56110381e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56110381e100_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x56110381e260_0;
    %inv;
    %assign/vec4 v0x56110381e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56110381e100_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x56110381e350_0;
    %assign/vec4 v0x56110381e600_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5611037e0900;
T_5 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x561103801800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x561103800ca0_0;
    %assign/vec4 v0x5611038007e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56110381e860;
T_6 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x56110381eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56110381ecf0_0;
    %assign/vec4 v0x56110381ea50_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561103821770;
T_7 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x561103821970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561103821b40_0;
    %assign/vec4 v0x561103821c10_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561103821d70;
T_8 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x561103821f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5611038220a0_0;
    %assign/vec4 v0x561103822200_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561103822360;
T_9 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x5611038224f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561103822680_0;
    %assign/vec4 v0x561103822750_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5611038228b0;
T_10 ;
    %wait E_0x5611037e7540;
    %load/vec4 v0x561103822b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x561103822cb0_0;
    %assign/vec4 v0x561103822d80_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561103820db0;
T_11 ;
    %wait E_0x561103821070;
    %load/vec4 v0x5611038211f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5611038210f0_0;
    %assign/vec4 v0x561103821430_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5611038212b0_0;
    %assign/vec4 v0x561103821430_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x561103821350_0;
    %assign/vec4 v0x561103821430_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x561103821590_0;
    %assign/vec4 v0x561103821430_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5611037e8340;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561103824840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561103824900_0, 0, 1;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0x561103824a60_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561103824900_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5611037e8340;
T_13 ;
T_13.0 ;
    %delay 200, 0;
    %load/vec4 v0x561103824840_0;
    %inv;
    %store/vec4 v0x561103824840_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5611037e8340;
T_14 ;
    %vpi_call 2 27 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5611037e8340 {0 0 0};
    %vpi_call 2 29 "$dumpon" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./operation_block.v";
    "./aku.v";
    "./alu.v";
    "./instruction_decoder.v";
    "./pc.v";
    "./pm.v";
    "./rf.v";
    "./multi.v";
    "./register.v";
