{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715424773017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715424773028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:52:52 2024 " "Processing started: Sat May 11 18:52:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715424773028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424773028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wys_1780_6 -c wys_1780_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424773028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715424773604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715424773604 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "wys_1780_6_6.v " "Can't analyze file -- file wys_1780_6_6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1715424783191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_5 " "Found entity 1: wys_1780_6_5" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_4 " "Found entity 1: wys_1780_6_4" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_3 " "Found entity 1: wys_1780_6_3" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_2 " "Found entity 1: wys_1780_6_2" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_1 " "Found entity 1: wys_1780_6_1" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6 " "Found entity 1: wys_1780_6" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_wys_1780_6.v 1 1 " "Found 1 design units, including 1 entities, in source file test_wys_1780_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_vlg_tst " "Found entity 1: wys_1780_6_vlg_tst" {  } { { "test_wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/test_wys_1780_6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715424783203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wys_1780_6 " "Elaborating entity \"wys_1780_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715424783225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_1 wys_1780_6_1:u1 " "Elaborating entity \"wys_1780_6_1\" for hierarchy \"wys_1780_6_1:u1\"" {  } { { "wys_1780_6.v" "u1" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424783232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_2 wys_1780_6_2:u2 " "Elaborating entity \"wys_1780_6_2\" for hierarchy \"wys_1780_6_2:u2\"" {  } { { "wys_1780_6.v" "u2" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_3 wys_1780_6_3:u3 " "Elaborating entity \"wys_1780_6_3\" for hierarchy \"wys_1780_6_3:u3\"" {  } { { "wys_1780_6.v" "u3" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wys_1780_6_3.v(8) " "Verilog HDL Case Statement warning at wys_1780_6_3.v(8): incomplete case statement has no default case item" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y wys_1780_6_3.v(8) " "Verilog HDL Always Construct warning at wys_1780_6_3.v(8): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] wys_1780_6_3.v(8) " "Inferred latch for \"Y\[0\]\" at wys_1780_6_3.v(8)" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] wys_1780_6_3.v(8) " "Inferred latch for \"Y\[1\]\" at wys_1780_6_3.v(8)" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] wys_1780_6_3.v(8) " "Inferred latch for \"Y\[2\]\" at wys_1780_6_3.v(8)" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] wys_1780_6_3.v(8) " "Inferred latch for \"Y\[3\]\" at wys_1780_6_3.v(8)" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783233 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_4 wys_1780_6_4:u4 " "Elaborating entity \"wys_1780_6_4\" for hierarchy \"wys_1780_6_4:u4\"" {  } { { "wys_1780_6.v" "u4" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424783235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_5 wys_1780_6_5:u5 " "Elaborating entity \"wys_1780_6_5\" for hierarchy \"wys_1780_6_5:u5\"" {  } { { "wys_1780_6.v" "u5" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424783235 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wys_1780_6_5.v(4) " "Verilog HDL Case Statement warning at wys_1780_6_5.v(4): incomplete case statement has no default case item" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715424783236 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg wys_1780_6_5.v(4) " "Verilog HDL Always Construct warning at wys_1780_6_5.v(4): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715424783236 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] wys_1780_6_5.v(4) " "Inferred latch for \"seg\[0\]\" at wys_1780_6_5.v(4)" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783236 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] wys_1780_6_5.v(4) " "Inferred latch for \"seg\[1\]\" at wys_1780_6_5.v(4)" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783236 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] wys_1780_6_5.v(4) " "Inferred latch for \"seg\[2\]\" at wys_1780_6_5.v(4)" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424783236 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715424783514 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_3:u3\|Y\[1\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_3:u3\|Y\[1\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715424783517 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_3:u3\|Y\[2\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_3:u3\|Y\[2\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715424783517 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_5:u5\|seg\[2\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_5:u5\|seg\[2\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715424783517 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_5:u5\|seg\[1\] wys_1780_6_3:u3\|Y\[3\] " "Duplicate LATCH primitive \"wys_1780_6_5:u5\|seg\[1\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[3\]\"" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715424783517 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715424783517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_3:u3\|Y\[0\] " "Latch wys_1780_6_3:u3\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[1\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[1\]" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715424783517 ""}  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715424783517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_3:u3\|Y\[3\] " "Latch wys_1780_6_3:u3\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[0\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[0\]" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715424783517 ""}  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715424783517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_5:u5\|seg\[0\] " "Latch wys_1780_6_5:u5\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[0\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[0\]" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715424783517 ""}  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_5.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715424783517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715424783531 "|wys_1780_6|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715424783531 "|wys_1780_6|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715424783531 "|wys_1780_6|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715424783531 "|wys_1780_6|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715424783531 "|wys_1780_6|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715424783531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715424783592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715424784059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715424784059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715424784098 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715424784098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715424784098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715424784098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715424784108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:53:04 2024 " "Processing ended: Sat May 11 18:53:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715424784108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715424784108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715424784108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715424784108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715424785375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715424785386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:53:05 2024 " "Processing started: Sat May 11 18:53:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715424785386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715424785386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715424785386 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715424785545 ""}
{ "Info" "0" "" "Project  = wys_1780_6" {  } {  } 0 0 "Project  = wys_1780_6" 0 0 "Fitter" 0 0 1715424785546 ""}
{ "Info" "0" "" "Revision = wys_1780_6" {  } {  } 0 0 "Revision = wys_1780_6" 0 0 "Fitter" 0 0 1715424785546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715424785637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715424785637 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wys_1780_6 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"wys_1780_6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715424785643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715424785687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715424785687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715424785780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715424785786 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715424786072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715424786072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715424786072 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715424786072 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715424786074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715424786074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715424786074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715424786074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715424786074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715424786074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715424786075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715424786372 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wys_1780_6.sdc " "Synopsys Design Constraints File file not found: 'wys_1780_6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715424786372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715424786373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715424786374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715424786375 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715424786375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk_in~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[3\] " "Destination node wys_1780_6_1:u1\|CNT0\[3\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[4\] " "Destination node wys_1780_6_1:u1\|CNT0\[4\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[5\] " "Destination node wys_1780_6_1:u1\|CNT0\[5\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[6\] " "Destination node wys_1780_6_1:u1\|CNT0\[6\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[7\] " "Destination node wys_1780_6_1:u1\|CNT0\[7\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[8\] " "Destination node wys_1780_6_1:u1\|CNT0\[8\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[9\] " "Destination node wys_1780_6_1:u1\|CNT0\[9\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[11\] " "Destination node wys_1780_6_1:u1\|CNT0\[11\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[12\] " "Destination node wys_1780_6_1:u1\|CNT0\[12\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_1:u1\|CNT0\[13\] " "Destination node wys_1780_6_1:u1\|CNT0\[13\]" {  } { { "wys_1780_6_1.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_1.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1715424786382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715424786382 ""}  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715424786382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wys_1780_6_3:u3\|Mux4~0  " "Automatically promoted node wys_1780_6_3:u3\|Mux4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715424786382 ""}  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715424786382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715424786383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_2:u2\|co~0 " "Destination node wys_1780_6_2:u2\|co~0" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wys_1780_6_2:u2\|co~1 " "Destination node wys_1780_6_2:u2\|co~1" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6_2.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715424786383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715424786383 ""}  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_a6/wys_1780_6.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715424786383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715424786512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715424786513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715424786514 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715424786514 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715424786521 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715424786523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715424786821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715424786842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715424786849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715424787050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715424787050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715424787251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Quartusexperiment/wys_a6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715424787569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715424787569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715424787823 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715424787823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715424787829 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715424787917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715424787921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715424788018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715424788018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715424788134 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715424788422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartusexperiment/wys_a6/output_files/wys_1780_6.fit.smsg " "Generated suppressed messages file E:/Quartusexperiment/wys_a6/output_files/wys_1780_6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715424788585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5483 " "Peak virtual memory: 5483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715424788798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:53:08 2024 " "Processing ended: Sat May 11 18:53:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715424788798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715424788798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715424788798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715424788798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715424789836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715424789844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:53:09 2024 " "Processing started: Sat May 11 18:53:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715424789844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715424789844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715424789844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715424790094 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715424790308 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715424790320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715424790422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:53:10 2024 " "Processing ended: Sat May 11 18:53:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715424790422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715424790422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715424790422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715424790422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715424791017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715424791638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715424791647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:53:11 2024 " "Processing started: Sat May 11 18:53:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715424791647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715424791647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wys_1780_6 -c wys_1780_6 " "Command: quartus_sta wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715424791647 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715424791807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715424792135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715424792135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792186 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715424792329 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wys_1780_6.sdc " "Synopsys Design Constraints File file not found: 'wys_1780_6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715424792389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792389 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715424792390 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wys_1780_6_2:u2\|co\[0\] wys_1780_6_2:u2\|co\[0\] " "create_clock -period 1.000 -name wys_1780_6_2:u2\|co\[0\] wys_1780_6_2:u2\|co\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715424792390 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wys_1780_6_1:u1\|CNT0\[10\] wys_1780_6_1:u1\|CNT0\[10\] " "create_clock -period 1.000 -name wys_1780_6_1:u1\|CNT0\[10\] wys_1780_6_1:u1\|CNT0\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715424792390 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715424792390 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715424792391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715424792392 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715424792392 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715424792399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715424792412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715424792412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.155 " "Worst-case setup slack is -4.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155             -79.007 clk_in  " "   -4.155             -79.007 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800              -6.622 wys_1780_6_2:u2\|co\[0\]  " "   -2.800              -6.622 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351              -2.628 wys_1780_6_1:u1\|CNT0\[10\]  " "   -1.351              -2.628 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 wys_1780_6_1:u1\|CNT0\[10\]  " "    0.005               0.000 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 clk_in  " "    0.746               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.917               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.740 clk_in  " "   -3.000             -32.740 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 wys_1780_6_1:u1\|CNT0\[10\]  " "   -1.487              -2.974 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.335               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715424792459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715424792474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715424792604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715424792643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715424792649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715424792649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.781 " "Worst-case setup slack is -3.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781             -72.034 clk_in  " "   -3.781             -72.034 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619              -6.027 wys_1780_6_2:u2\|co\[0\]  " "   -2.619              -6.027 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218              -2.360 wys_1780_6_1:u1\|CNT0\[10\]  " "   -1.218              -2.360 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.040 " "Worst-case hold slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 wys_1780_6_1:u1\|CNT0\[10\]  " "   -0.040              -0.040 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 clk_in  " "    0.695               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.971               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.740 clk_in  " "   -3.000             -32.740 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 wys_1780_6_1:u1\|CNT0\[10\]  " "   -1.487              -2.974 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.287               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792662 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715424792698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715424792774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715424792776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715424792776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.188 " "Worst-case setup slack is -1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188             -21.727 clk_in  " "   -1.188             -21.727 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -2.074 wys_1780_6_2:u2\|co\[0\]  " "   -0.833              -2.074 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 wys_1780_6_1:u1\|CNT0\[10\]  " "    0.080               0.000 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 wys_1780_6_1:u1\|CNT0\[10\]  " "    0.028               0.000 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.266               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk_in  " "    0.296               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715424792787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.743 clk_in  " "   -3.000             -23.743 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 wys_1780_6_1:u1\|CNT0\[10\]  " "   -1.000              -2.000 wys_1780_6_1:u1\|CNT0\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 wys_1780_6_2:u2\|co\[0\]  " "    0.459               0.000 wys_1780_6_2:u2\|co\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715424792790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715424792790 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715424793090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715424793090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715424793123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:53:13 2024 " "Processing ended: Sat May 11 18:53:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715424793123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715424793123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715424793123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715424793123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715424794149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715424794157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:53:14 2024 " "Processing started: Sat May 11 18:53:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715424794157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715424794157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715424794157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715424794663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_8_1200mv_85c_slow.vo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_8_1200mv_85c_slow.vo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_8_1200mv_0c_slow.vo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_8_1200mv_0c_slow.vo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_min_1200mv_0c_fast.vo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_min_1200mv_0c_fast.vo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6.vo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6.vo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_8_1200mv_85c_v_slow.sdo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_8_1200mv_85c_v_slow.sdo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_8_1200mv_0c_v_slow.sdo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_8_1200mv_0c_v_slow.sdo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_min_1200mv_0c_v_fast.sdo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_min_1200mv_0c_v_fast.sdo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wys_1780_6_v.sdo E:/Quartusexperiment/wys_a6/simulation/modelsim/ simulation " "Generated file wys_1780_6_v.sdo in folder \"E:/Quartusexperiment/wys_a6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715424794892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715424794915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:53:14 2024 " "Processing ended: Sat May 11 18:53:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715424794915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715424794915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715424794915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715424794915 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715424795522 ""}
