###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:41:15 2026
#  Design:            picorv32
#  Command:           report_timing -late  -max_paths 100 > $report_dir/routing_report/timing_post_PnR_late.txt
###############################################################
Path 1: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.725
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.036 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.513 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.700 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.912 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.159 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.529 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.787 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.054 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.382 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.930 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.350 |    3.336 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.825 |    3.811 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.419 |    4.404 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.307 |   4.725 |    4.711 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.725 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.724
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.034 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.516 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.703 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.914 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.162 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.532 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.789 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.057 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.383 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.534 |    2.522 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.789 |    2.778 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.994 |    2.982 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.433 |   3.427 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.856 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.396 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.724 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.724 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.705
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.017 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.533 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.720 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.931 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.179 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.549 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.806 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.074 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.401 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.950 | 
     | g130203__4733    | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.347 |    3.353 | 
     | g130030__7098    | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.751 |    3.756 | 
     | g129969__9945    | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.392 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.705 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.705 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.697
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.545 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.731 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.943 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.190 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.560 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.818 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.085 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.413 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.577 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.939 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.076 |    3.092 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.483 |   3.559 |    3.575 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.400 |   3.958 |    3.975 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.401 |    4.417 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.296 |   4.697 |    4.713 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.697 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.677
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |   -0.003 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.547 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.733 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.945 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.192 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.292 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.467 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.539 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.898 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.291 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.534 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.899 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.424 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.677 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.677 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.720
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.023 |    0.002 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.409 |   0.385 |    0.410 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.189 |   0.575 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.662 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.777 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.896 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.993 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.144 |    1.169 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.233 |    1.258 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.340 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.475 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.546 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.772 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.897 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.036 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.230 |    2.255 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.353 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.499 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.578 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.846 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.951 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.024 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.146 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.241 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.379 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.459 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.652 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.775 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.956 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.076 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.195 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.298 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.493 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.590 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.720 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.720 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.261
+ Phase Shift                   5.000
= Required Time                 4.744
- Arrival Time                  4.718
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.004 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.491 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.838 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.067 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.151 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.274 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.346 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.465 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.554 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.668 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.726 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.026 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.239 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.362 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.567 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.649 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.711 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.791 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.849 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.978 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.102 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.246 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.423 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.505 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.652 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.737 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.865 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.940 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.026 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.090 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.311 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.215 |   4.501 |    4.527 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.101 |   4.602 |    4.628 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.116 |   4.718 |    4.744 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.718 |    4.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.254
+ Phase Shift                   5.000
= Required Time                 4.753
- Arrival Time                  4.726
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.002 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.413 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.622 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.867 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    0.985 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.112 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.252 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.322 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.447 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.535 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.648 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.867 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    1.984 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.152 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.279 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.385 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.461 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.543 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.637 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.779 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    2.949 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.097 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.254 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.425 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.583 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.740 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.853 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    3.952 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.075 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.190 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.121 |   4.284 |    4.311 | 
     | add_1942_26_g2     | A ^ -> Y v   | XOR2XL    | 0.219 |   4.503 |    4.530 | 
     | g133686            | B v -> Y ^   | NAND2XL   | 0.075 |   4.578 |    4.605 | 
     | g129916__1705      | C0 ^ -> Y v  | OAI211X1  | 0.148 |   4.726 |    4.753 | 
     | reg_op1_reg[31]    | D0 v         | SMDFFHQX1 | 0.000 |   4.726 |    4.753 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.643
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.009 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.559 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.745 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.957 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.204 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.574 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.099 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.427 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.975 | 
     | g130193__1617    | B1 v -> Y ^ | AOI222XL  | 0.369 |   3.313 |    3.344 | 
     | g130020__4319    | D ^ -> Y v  | NAND4BXL  | 0.447 |   3.761 |    3.791 | 
     | g129959__5122    | A2 v -> Y ^ | OAI31X1   | 0.572 |   4.333 |    4.363 | 
     | g129898__9315    | C ^ -> Y v  | NAND4XL   | 0.310 |   4.643 |    4.673 | 
     | reg_op1_reg[15]  | D0 v        | SMDFFHQX1 | 0.000 |   4.643 |    4.673 | 
     +-------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.219
+ Phase Shift                   5.000
= Required Time                 4.786
- Arrival Time                  4.750
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.015 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.501 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.848 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.077 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.162 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.284 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.356 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.475 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.564 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.678 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.737 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.841 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.037 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.250 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.373 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.486 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.578 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.660 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.722 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.802 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.859 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.989 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.112 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.257 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.341 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.434 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.515 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.663 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.748 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.875 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.951 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.036 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.100 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.211 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.322 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.109 |   4.395 |    4.431 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.139 |   4.533 |    4.570 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.080 |   4.613 |    4.649 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.137 |   4.750 |    4.786 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.750 |    4.786 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mem_do_rinst_reg/CK 
Endpoint:   mem_do_rinst_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.021
- Setup                         0.295
+ Phase Shift                   5.000
= Required Time                 4.685
- Arrival Time                  4.639
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]       | CK ^         |           |       |  -0.024 |    0.021 | 
     | reg_op1_reg[1]       | CK ^ -> Q ^  | SMDFFHQX4 | 0.370 |   0.346 |    0.391 | 
     | FE_OFC110_pcpi_rs1_1 | A ^ -> Y ^   | CLKBUFX6  | 0.181 |   0.527 |    0.572 | 
     | FE_OFC111_pcpi_rs1_1 | A ^ -> Y v   | INVX1     | 0.122 |   0.649 |    0.694 | 
     | g134063              | A v -> Y ^   | NOR2X1    | 0.237 |   0.886 |    0.932 | 
     | g132610              | A1 ^ -> Y v  | OAI21XL   | 0.124 |   1.010 |    1.056 | 
     | g132366              | A1N v -> Y v | OAI2BB1X1 | 0.143 |   1.153 |    1.199 | 
     | g132354              | C v -> Y ^   | NAND3XL   | 0.077 |   1.231 |    1.276 | 
     | g131806              | A2 ^ -> Y v  | AOI31X1   | 0.116 |   1.347 |    1.392 | 
     | g131291              | B v -> Y ^   | NOR2XL    | 0.130 |   1.477 |    1.522 | 
     | g131211              | A1 ^ -> Y v  | OAI21X1   | 0.093 |   1.570 |    1.615 | 
     | g130292__2883        | A1 v -> Y ^  | AOI21X1   | 0.122 |   1.691 |    1.737 | 
     | g130105__8428        | A1 ^ -> Y v  | OAI211X1  | 0.136 |   1.827 |    1.873 | 
     | g130033__5115        | C0 v -> Y ^  | OAI211X1  | 0.091 |   1.918 |    1.963 | 
     | g129975__5477        | D ^ -> Y v   | NAND4BX1  | 0.177 |   2.095 |    2.141 | 
     | g129952__8428        | C0 v -> Y ^  | OAI211X1  | 0.139 |   2.235 |    2.280 | 
     | g129927__9945        | D ^ -> Y v   | NAND4XL   | 0.219 |   2.453 |    2.499 | 
     | g129897__6161        | A1 v -> Y ^  | AOI21X1   | 0.154 |   2.608 |    2.653 | 
     | g129875__4733        | A1 ^ -> Y v  | OAI211X1  | 0.227 |   2.835 |    2.880 | 
     | g129863__7482        | A2 v -> Y ^  | AOI31X1   | 0.190 |   3.025 |    3.071 | 
     | g129862__5115        | A1 ^ -> Y v  | OAI211X1  | 0.151 |   3.176 |    3.222 | 
     | g129861__1881        | B v -> Y ^   | NAND2XL   | 0.126 |   3.302 |    3.348 | 
     | g129860__6131        | A1N ^ -> Y ^ | OAI2BB1X1 | 0.176 |   3.478 |    3.523 | 
     | g129858__8246        | S0 ^ -> Y v  | MX2X1     | 0.218 |   3.696 |    3.741 | 
     | g129856__1705        | C0 v -> Y ^  | AOI211XL  | 0.173 |   3.869 |    3.914 | 
     | FE_OFC123_n_2752     | A ^ -> Y v   | INVX1     | 0.149 |   4.018 |    4.063 | 
     | FE_OFC124_n_2752     | A v -> Y ^   | CLKINVX1  | 0.161 |   4.179 |    4.225 | 
     | g134388              | B ^ -> Y v   | NOR2BX1   | 0.088 |   4.268 |    4.313 | 
     | g76046               | AN v -> Y v  | NAND2BX1  | 0.145 |   4.413 |    4.458 | 
     | g35                  | S1 v -> Y ^  | MX3X1     | 0.226 |   4.639 |    4.685 | 
     | mem_do_rinst_reg     | D ^          | SDFFQX1   | 0.000 |   4.639 |    4.685 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.674
- Arrival Time                  4.610
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.042 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.592 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.778 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.990 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.238 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.607 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.865 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.132 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.460 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.624 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.987 | 
     | g130522          | B1 v -> Y ^ | AOI22X1   | 0.171 |   3.094 |    3.158 | 
     | g130108__3680    | B ^ -> Y v  | NAND4X1   | 0.519 |   3.614 |    3.677 | 
     | g130019__6260    | AN v -> Y v | NAND4BXL  | 0.336 |   3.949 |    4.013 | 
     | g129958__1705    | A2 v -> Y ^ | OAI31X1   | 0.358 |   4.308 |    4.371 | 
     | g129902__1666    | C ^ -> Y v  | NAND4XL   | 0.303 |   4.610 |    4.674 | 
     | reg_op1_reg[14]  | D0 v        | SMDFFHQX1 | 0.000 |   4.610 |    4.674 | 
     +-------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.205
+ Phase Shift                   5.000
= Required Time                 4.802
- Arrival Time                  4.738
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.072 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.459 |   0.467 |    0.531 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.259 |   0.726 |    0.790 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.127 |   0.853 |    0.917 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    0.991 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.105 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.084 |   1.126 |    1.190 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.111 |   1.237 |    1.301 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.107 |   1.344 |    1.408 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.431 |    1.494 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.082 |   1.512 |    1.576 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.091 |   1.603 |    1.667 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.078 |   1.681 |    1.745 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.092 |   1.773 |    1.836 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.106 |   1.879 |    1.943 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.089 |   1.968 |    2.031 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.105 |   2.073 |    2.137 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.081 |   2.154 |    2.218 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.136 |   2.290 |    2.354 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.154 |   2.444 |    2.507 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.114 |   2.558 |    2.622 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.131 |   2.689 |    2.753 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.079 |   2.768 |    2.832 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.162 |   2.929 |    2.993 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.137 |   3.066 |    3.130 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.178 |    3.242 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.119 |   3.297 |    3.361 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.390 |    3.454 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.131 |   3.522 |    3.585 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.142 |   3.664 |    3.728 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.139 |   3.803 |    3.867 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.099 |   3.902 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.084 |   3.986 |    4.050 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.164 |   4.150 |    4.214 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.117 |   4.267 |    4.331 | 
     | sub_1313_38_Y_add_1313_58_g1514           | A1 v -> Y ^ | OAI21X1  | 0.098 |   4.365 |    4.429 | 
     | sub_1313_38_Y_add_1313_58_g2              | A ^ -> Y ^  | XNOR2XL  | 0.189 |   4.554 |    4.618 | 
     | g75604__4319                              | B1 ^ -> Y v | AOI221X1 | 0.107 |   4.661 |    4.725 | 
     | g75589                                    | A v -> Y ^  | CLKINVX1 | 0.077 |   4.738 |    4.802 | 
     | alu_out_q_reg[31]                         | D ^         | SDFFHQX1 | 0.000 |   4.738 |    4.802 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin reg_op1_reg[3]/CK 
Endpoint:   reg_op1_reg[3]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.021
- Setup                         0.300
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  4.611
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.046 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.596 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.782 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.994 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.241 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.611 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.869 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.136 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.462 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.464 |    2.532 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.798 |    2.866 | 
     | g130367__7098    | B0 v -> Y ^ | AOI22XL   | 0.232 |   3.030 |    3.098 | 
     | g130075__6260    | D ^ -> Y v  | NAND4XL   | 0.311 |   3.342 |    3.409 | 
     | g130008__6161    | AN v -> Y v | NAND4BXL  | 0.407 |   3.749 |    3.816 | 
     | g129935__5107    | A2 v -> Y ^ | OAI31X1   | 0.554 |   4.302 |    4.370 | 
     | g129926__9315    | D ^ -> Y v  | NAND4XL   | 0.309 |   4.611 |    4.679 | 
     | reg_op1_reg[3]   | D0 v        | SMDFFHQX1 | 0.000 |   4.611 |    4.679 | 
     +-------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.642
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.047 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.597 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.784 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.995 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.243 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.613 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.870 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.138 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.465 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.169 |   2.565 |    2.634 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.332 |   2.898 |    2.967 | 
     | g130692          | B1 v -> Y ^ | AOI22X1   | 0.206 |   3.104 |    3.173 | 
     | g130144__1881    | A ^ -> Y v  | NAND4XL   | 0.413 |   3.517 |    3.586 | 
     | g130031__6131    | AN v -> Y v | NAND4BXL  | 0.388 |   3.905 |    3.974 | 
     | g129970__2883    | A2 v -> Y ^ | OAI31X1   | 0.439 |   4.344 |    4.413 | 
     | g129909__4319    | C ^ -> Y v  | NAND4XL   | 0.298 |   4.642 |    4.711 | 
     | reg_op1_reg[26]  | D0 v        | SMDFFHQX1 | 0.000 |   4.642 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.024
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.677
- Arrival Time                  4.608
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.047 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.597 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.784 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.995 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.243 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.613 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.870 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.138 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.464 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.464 |    2.533 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.798 |    2.867 | 
     | g130340__6131    | B0 v -> Y ^ | AOI22XL   | 0.268 |   3.066 |    3.135 | 
     | g130069__1666    | D ^ -> Y v  | NAND4XL   | 0.359 |   3.425 |    3.494 | 
     | g130006__7482    | AN v -> Y v | NAND4BXL  | 0.381 |   3.806 |    3.875 | 
     | g129937__4319    | A2 v -> Y ^ | OAI31X1   | 0.507 |   4.313 |    4.382 | 
     | g129924__4733    | D ^ -> Y v  | NAND4XL   | 0.295 |   4.608 |    4.677 | 
     | reg_op1_reg[1]   | D0 v        | SMDFFHQX4 | 0.000 |   4.608 |    4.677 | 
     +-------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.686
- Arrival Time                  4.610
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.054 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.604 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.790 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.002 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.250 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.619 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.877 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.145 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.472 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.169 |   2.565 |    2.641 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.332 |   2.898 |    2.974 | 
     | g130290__9315    | B0 v -> Y ^ | AOI22XL   | 0.261 |   3.158 |    3.234 | 
     | g130084__5122    | A ^ -> Y v  | NAND4X1   | 0.327 |   3.485 |    3.561 | 
     | g130011__2883    | AN v -> Y v | NAND4BXL  | 0.423 |   3.908 |    3.984 | 
     | g129932__6417    | A2 v -> Y ^ | OAI31X1   | 0.431 |   4.339 |    4.415 | 
     | g129923__7482    | D ^ -> Y v  | NAND4XL   | 0.271 |   4.610 |    4.686 | 
     | reg_op1_reg[6]   | D0 v        | SMDFFHQX1 | 0.000 |   4.610 |    4.686 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin reg_op1_reg[7]/CK 
Endpoint:   reg_op1_reg[7]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.297
+ Phase Shift                   5.000
= Required Time                 4.681
- Arrival Time                  4.604
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.055 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.605 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.791 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.003 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.250 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.620 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.878 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.145 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.473 | 
     | g134390          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.636 | 
     | FE_OFC136_n_43   | A v -> Y v  | BUFX3     | 0.355 |   2.914 |    2.991 | 
     | g130185__2398    | A1 v -> Y ^ | AOI222XL  | 0.364 |   3.278 |    3.354 | 
     | g130012__2346    | D ^ -> Y v  | NAND4BXL  | 0.524 |   3.802 |    3.879 | 
     | g129931__7410    | A2 v -> Y ^ | OAI31X1   | 0.517 |   4.319 |    4.396 | 
     | g129928__2883    | D ^ -> Y v  | NAND4XL   | 0.285 |   4.604 |    4.681 | 
     | reg_op1_reg[7]   | D0 v        | SMDFFHQX1 | 0.000 |   4.604 |    4.681 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.613
- Arrival Time                  4.533
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.057 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.437 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.588 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.712 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.018 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.264 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.430 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.573 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.689 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.828 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.941 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.063 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.177 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.331 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.597 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.710 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.802 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.898 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.017 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.161 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.264 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.371 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.492 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.628 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.722 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.857 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.946 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.155 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.600 | 
     | cpuregs_reg[16][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.613 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.613
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.057 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.588 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.712 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.018 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.264 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.430 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.573 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.828 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.941 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.177 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.331 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.710 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.802 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.161 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.264 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.371 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.492 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.628 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.722 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.857 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.155 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.600 | 
     | cpuregs_reg[22][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.613 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.613
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.057 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.018 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.573 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.828 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.941 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.331 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.802 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.161 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.264 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.371 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.722 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.857 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.600 | 
     | cpuregs_reg[20][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.613 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.057 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.018 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.573 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.828 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.941 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.331 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.264 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.371 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.722 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.600 | 
     | cpuregs_reg[31][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.018 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.573 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.829 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.942 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.332 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.265 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.371 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.722 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.601 | 
     | cpuregs_reg[26][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.867 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.019 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.122 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.574 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.829 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.942 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.332 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.447 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.265 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.372 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.723 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.601 | 
     | cpuregs_reg[25][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.868 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.019 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.123 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.574 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.829 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.942 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.332 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.448 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.265 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.372 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.723 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.601 | 
     | cpuregs_reg[27][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.438 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.868 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.019 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.123 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.574 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.690 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.829 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.942 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.064 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.332 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.448 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.598 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.899 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.018 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.265 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.372 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.723 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.947 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.601 | 
     | cpuregs_reg[24][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.614
- Arrival Time                  4.533
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.058 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.439 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.589 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.713 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.868 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.019 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.123 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.265 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.431 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.574 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.691 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.829 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.942 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.065 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.178 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.332 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.448 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.599 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.711 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.803 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.900 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.019 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.162 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.265 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.372 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.493 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.629 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.723 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.858 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.948 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.156 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.601 | 
     | cpuregs_reg[29][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.614 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.533
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.439 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.868 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.123 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.691 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.065 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.448 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.599 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.900 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.019 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.948 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[21][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.533
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.439 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.691 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.065 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.599 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.900 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.019 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.948 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[30][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.533
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.439 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.691 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.065 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.599 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.900 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.019 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.948 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[28][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.533 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.532
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.440 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.692 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.066 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.600 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.901 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.020 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.949 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[23][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.532 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.532
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.440 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.692 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.066 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.600 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.901 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.020 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.949 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[19][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.532 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.532
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.440 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.692 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.066 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.600 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.901 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.020 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.949 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[18][31] | D0 ^        | SMDFFHQX1 | 0.013 |   4.532 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.532
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.059 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.440 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.590 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.714 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.020 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.266 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.432 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.575 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.692 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.830 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.943 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.066 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.179 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.333 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.600 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.712 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.804 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.901 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.020 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.163 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.266 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.373 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.494 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.630 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.724 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.859 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.949 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.157 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.602 | 
     | cpuregs_reg[17][31] | D1 ^        | SMDFFHQX1 | 0.013 |   4.532 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  4.531
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.060 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.440 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.591 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.715 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.869 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.021 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.124 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.267 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.433 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.576 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.692 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.831 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.944 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.066 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.180 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.334 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.449 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.600 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.713 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.805 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.901 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.020 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.164 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.267 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.374 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.495 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.631 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.725 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.860 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.949 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.158 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.603 | 
     | cpuregs_reg[15][31] | D0 ^        | SMDFFHQX1 | 0.012 |   4.531 |    4.615 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.628
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.064 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.613 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.800 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.012 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.259 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.629 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.887 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.154 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.482 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.646 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    3.008 | 
     | g130673          | B1 v -> Y ^ | AOI22X1   | 0.188 |   3.111 |    3.196 | 
     | g130140__5122    | B ^ -> Y v  | NAND4XL   | 0.703 |   3.814 |    3.899 | 
     | g129968__9315    | A1 v -> Y ^ | OAI31X2   | 0.521 |   4.335 |    4.420 | 
     | g129912__6783    | C ^ -> Y v  | NAND4XL   | 0.293 |   4.628 |    4.713 | 
     | reg_op1_reg[24]  | D0 v        | SMDFFHQX1 | 0.000 |   4.628 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin reg_op1_reg[23]/CK 
Endpoint:   reg_op1_reg[23]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.625
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |    0.065 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.615 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.802 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.013 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.261 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.631 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.888 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.156 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.292 |    2.379 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.467 |    2.555 | 
     | g131213           | B ^ -> Y v  | NOR2BX1   | 0.063 |   2.530 |    2.617 | 
     | FE_OFC34_n_1476   | A v -> Y v  | CLKBUFX3  | 0.354 |   2.884 |    2.972 | 
     | g130652           | B0 v -> Y ^ | AOI22XL   | 0.213 |   3.097 |    3.184 | 
     | g130135__6783     | A ^ -> Y v  | NAND4XL   | 0.561 |   3.658 |    3.746 | 
     | g129967__6161     | A0 v -> Y ^ | OAI31X1   | 0.644 |   4.303 |    4.390 | 
     | g129911__5526     | C ^ -> Y v  | NAND4X1   | 0.323 |   4.625 |    4.712 | 
     | reg_op1_reg[23]   | D0 v        | SMDFFHQX1 | 0.000 |   4.625 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin reg_op1_reg[5]/CK 
Endpoint:   reg_op1_reg[5]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.021
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.688
- Arrival Time                  4.597
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.069 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.619 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.805 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.017 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.265 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.634 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.892 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.159 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.487 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.169 |   2.565 |    2.656 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.332 |   2.898 |    2.988 | 
     | g130395__7098    | B0 v -> Y ^ | AOI22XL   | 0.198 |   3.095 |    3.186 | 
     | g130081__1617    | A ^ -> Y v  | NAND4XL   | 0.462 |   3.558 |    3.648 | 
     | g130010__9945    | AN v -> Y v | NAND4BXL  | 0.391 |   3.949 |    4.040 | 
     | g129933__5477    | A2 v -> Y ^ | OAI31X1   | 0.380 |   4.329 |    4.420 | 
     | g129920__6131    | D ^ -> Y v  | NAND4XL   | 0.268 |   4.597 |    4.688 | 
     | reg_op1_reg[5]   | D0 v        | SMDFFHQX1 | 0.000 |   4.597 |    4.688 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin cpuregs_reg[12][31]/CK 
Endpoint:   cpuregs_reg[12][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.530
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.067 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.448 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.599 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.723 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.877 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.028 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.132 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.275 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.441 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.583 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.700 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.838 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.951 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.074 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.188 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.341 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.457 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.608 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.721 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.813 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.909 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.028 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.172 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.274 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.381 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.503 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.639 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.732 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.868 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.957 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.166 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.610 | 
     | cpuregs_reg[12][31] | D0 ^        | SMDFFHQX1 | 0.010 |   4.530 |    4.621 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.530
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.067 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.448 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.599 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.723 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.877 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.028 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.132 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.275 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.441 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.583 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.700 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.838 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.951 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.074 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.188 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.341 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.457 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.608 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.721 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.813 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.909 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.028 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.172 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.274 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.381 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.503 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.639 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.732 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.868 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.957 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.166 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.610 | 
     | cpuregs_reg[1][31] | D1 ^        | SMDFFHQX1 | 0.010 |   4.530 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.529
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.068 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.449 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.599 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.723 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.878 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.029 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.133 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.275 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.441 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.584 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.701 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.839 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.952 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.075 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.188 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.342 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.458 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.609 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.722 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.813 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.910 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.029 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.172 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.275 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.382 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.503 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.639 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.733 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.868 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.958 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.167 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.611 | 
     | cpuregs_reg[2][31] | D0 ^        | SMDFFHQX1 | 0.010 |   4.529 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.529
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.068 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.449 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.600 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.723 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.878 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.029 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.133 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.275 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.441 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.584 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.701 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.839 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.952 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.075 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.188 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.342 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.458 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.609 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.722 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.813 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.910 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.029 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.172 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.275 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.382 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.503 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.639 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.733 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.868 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.958 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.167 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.611 | 
     | cpuregs_reg[3][31] | D1 ^        | SMDFFHQX1 | 0.009 |   4.529 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin cpuregs_reg[4][31]/CK 
Endpoint:   cpuregs_reg[4][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.529
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.068 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.449 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.600 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.724 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.878 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.029 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.133 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.276 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.442 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.584 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.701 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.839 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.952 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.075 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.189 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.342 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.458 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.609 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.722 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.814 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.910 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.029 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.173 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.275 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.382 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.504 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.640 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.733 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.869 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.958 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.167 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.611 | 
     | cpuregs_reg[4][31] | D0 ^        | SMDFFHQX1 | 0.009 |   4.529 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.528
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.069 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.449 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.600 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.724 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.879 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.030 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.134 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.276 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.442 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.585 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.701 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.840 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.953 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.075 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.189 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.343 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.459 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.609 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.722 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.814 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.910 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.029 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.173 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.276 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.383 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.504 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.640 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.734 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.869 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.958 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.167 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.612 | 
     | cpuregs_reg[14][31] | D0 ^        | SMDFFHQX1 | 0.009 |   4.528 |    4.621 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin cpuregs_reg[8][31]/CK 
Endpoint:   cpuregs_reg[8][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.528
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.069 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.449 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.600 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.724 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.879 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.030 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.134 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.276 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.442 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.585 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.701 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.840 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.953 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.075 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.189 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.343 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.459 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.609 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.722 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.814 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.910 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.029 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.173 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.276 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.383 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.504 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.640 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.734 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.869 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.958 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.167 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.612 | 
     | cpuregs_reg[8][31] | D1 ^        | SMDFFHQX1 | 0.009 |   4.528 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin cpuregs_reg[9][31]/CK 
Endpoint:   cpuregs_reg[9][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.528
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.450 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.601 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.725 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.879 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.030 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.134 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.277 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.443 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.585 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.702 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.076 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.190 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.459 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.610 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.723 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.911 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.030 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.383 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.505 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.641 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.734 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.959 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.168 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[9][31] | D1 ^        | SMDFFHQX1 | 0.008 |   4.528 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.527
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.451 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.601 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.725 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.880 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.031 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.135 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.277 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.443 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.586 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.703 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.077 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.190 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.460 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.611 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.912 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.031 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.384 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.505 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.641 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.735 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.960 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[13][31] | D1 ^        | SMDFFHQX1 | 0.008 |   4.527 |    4.621 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin cpuregs_reg[5][31]/CK 
Endpoint:   cpuregs_reg[5][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.527
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.451 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.602 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.725 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.880 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.031 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.135 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.277 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.443 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.586 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.703 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.077 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.190 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.460 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.611 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.912 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.031 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.384 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.505 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.641 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.735 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.960 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[5][31] | D1 ^        | SMDFFHQX1 | 0.007 |   4.527 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.527
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.451 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.602 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.726 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.880 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.031 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.135 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.278 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.444 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.586 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.703 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.077 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.191 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.460 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.611 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.912 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.031 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.384 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.506 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.642 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.735 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.960 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[10][31] | D0 ^        | SMDFFHQX1 | 0.007 |   4.527 |    4.621 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.527
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.451 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.602 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.726 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.880 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.031 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.135 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.278 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.444 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.586 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.703 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.077 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.191 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.460 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.611 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.912 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.031 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.384 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.506 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.642 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.735 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.960 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[7][31] | D0 ^        | SMDFFHQX1 | 0.007 |   4.527 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.527
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.070 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.451 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.602 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.726 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.880 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.031 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.135 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.278 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.444 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.586 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.703 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.841 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.954 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.077 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.191 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.344 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.460 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.611 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.815 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.912 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.031 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.174 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.277 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.384 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.506 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.642 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.735 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.870 | 
     | add_1390_30_g480   | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.960 | 
     | add_1390_30_g555   | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910            | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.613 | 
     | cpuregs_reg[6][31] | D0 ^        | SMDFFHQX1 | 0.007 |   4.527 |    4.621 | 
     +---------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 4.621
- Arrival Time                  4.526
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.452 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.602 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.726 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.881 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.032 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.136 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.278 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.444 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.587 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.704 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.842 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.955 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.078 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.191 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.345 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.461 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.612 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.724 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.816 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.913 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.032 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.175 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.278 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.385 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.506 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.642 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.736 | 
     | add_1390_30_g483    | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.871 | 
     | add_1390_30_g480    | B ^ -> Y v  | NAND2X2   | 0.089 |   3.866 |    3.961 | 
     | add_1390_30_g555    | B v -> Y ^  | XNOR2XL   | 0.209 |   4.075 |    4.169 | 
     | g132910             | A1 ^ -> Y ^ | AO22X4    | 0.445 |   4.520 |    4.614 | 
     | cpuregs_reg[11][31] | D1 ^        | SMDFFHQX1 | 0.006 |   4.526 |    4.621 | 
     +----------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin reg_op1_reg[30]/CK 
Endpoint:   reg_op1_reg[30]/D0   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.315
+ Phase Shift                   5.000
= Required Time                 4.691
- Arrival Time                  4.593
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.073 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.484 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.693 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.938 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    1.056 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.183 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.323 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.393 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.518 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.606 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.719 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.938 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    2.055 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.223 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.350 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.456 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.532 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.614 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.708 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.850 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    3.020 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.168 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.325 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.496 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.654 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.811 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.924 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    4.023 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.146 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.261 | 
     | add_1942_26_g2734  | A v -> Y ^   | XNOR2XL   | 0.234 |   4.396 |    4.494 | 
     | g133711            | B ^ -> Y v   | NAND2XL   | 0.101 |   4.497 |    4.595 | 
     | g129919__7098      | C0 v -> Y ^  | OAI211X1  | 0.096 |   4.593 |    4.691 | 
     | reg_op1_reg[30]    | D0 ^         | SMDFFHQX1 | 0.000 |   4.593 |    4.691 | 
     +----------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin reg_op1_reg[22]/CK 
Endpoint:   reg_op1_reg[22]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.714
- Arrival Time                  4.612
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.080 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.630 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.816 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.028 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.276 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.645 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.903 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.170 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.498 | 
     | g131202          | B v -> Y v  | AND2X1    | 0.169 |   2.565 |    2.667 | 
     | FE_OFC182_n_1479 | A v -> Y v  | BUFX4     | 0.332 |   2.898 |    3.000 | 
     | g130645          | B1 v -> Y ^ | AOI22X1   | 0.214 |   3.112 |    3.214 | 
     | g130134__5526    | A ^ -> Y v  | NAND4XL   | 0.705 |   3.817 |    3.919 | 
     | g129966__4733    | A1 v -> Y ^ | OAI31X2   | 0.496 |   4.313 |    4.414 | 
     | g129910__8428    | C ^ -> Y v  | NAND4XL   | 0.299 |   4.612 |    4.714 | 
     | reg_op1_reg[22]  | D0 v        | SMDFFHQX1 | 0.000 |   4.612 |    4.714 | 
     +-------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin reg_out_reg[27]/CK 
Endpoint:   reg_out_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.740
- Arrival Time                  4.638
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | mem_valid_reg   | CK ^         |           |       |   0.002 |    0.104 | 
     | mem_valid_reg   | CK ^ -> Q ^  | SDFFQX1   | 0.419 |   0.420 |    0.522 | 
     | g75984__5526    | B ^ -> Y v   | NAND2X1   | 0.651 |   1.071 |    1.173 | 
     | FE_OFC47_n_3642 | A v -> Y v   | BUFX2     | 0.594 |   1.665 |    1.767 | 
     | g75713__1705    | A0N v -> Y v | OAI2BB1X1 | 0.460 |   2.125 |    2.227 | 
     | g75689__7482    | AN v -> Y v  | NAND2BX1  | 0.540 |   2.665 |    2.767 | 
     | g75656__4733    | B0 v -> Y ^  | AOI21X1   | 0.383 |   3.048 |    3.150 | 
     | g75643__6783    | B ^ -> Y v   | NAND2X1   | 0.516 |   3.565 |    3.667 | 
     | g75639          | A v -> Y ^   | INVX1     | 0.244 |   3.808 |    3.910 | 
     | g75633__7410    | B0 ^ -> Y v  | AOI31X2   | 0.236 |   4.044 |    4.146 | 
     | g75629          | A v -> Y ^   | CLKINVX1  | 0.212 |   4.256 |    4.358 | 
     | g75612__1617    | C0 ^ -> Y v  | AOI211XL  | 0.213 |   4.469 |    4.571 | 
     | g75605__8428    | A0 v -> Y ^  | AOI21X1   | 0.169 |   4.638 |    4.740 | 
     | reg_out_reg[27] | D ^          | SDFFQX1   | 0.000 |   4.638 |    4.740 | 
     +-------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin latched_branch_reg/CK 
Endpoint:   latched_branch_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.246
+ Phase Shift                   5.000
= Required Time                 4.733
- Arrival Time                  4.628
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]       | CK ^         |           |       |  -0.024 |    0.080 | 
     | reg_op1_reg[1]       | CK ^ -> Q ^  | SMDFFHQX4 | 0.370 |   0.346 |    0.450 | 
     | FE_OFC110_pcpi_rs1_1 | A ^ -> Y ^   | CLKBUFX6  | 0.181 |   0.527 |    0.631 | 
     | FE_OFC111_pcpi_rs1_1 | A ^ -> Y v   | INVX1     | 0.122 |   0.649 |    0.753 | 
     | g134063              | A v -> Y ^   | NOR2X1    | 0.237 |   0.886 |    0.991 | 
     | g132610              | A1 ^ -> Y v  | OAI21XL   | 0.124 |   1.010 |    1.115 | 
     | g132366              | A1N v -> Y v | OAI2BB1X1 | 0.143 |   1.153 |    1.258 | 
     | g132354              | C v -> Y ^   | NAND3XL   | 0.077 |   1.231 |    1.335 | 
     | g131806              | A2 ^ -> Y v  | AOI31X1   | 0.116 |   1.347 |    1.451 | 
     | g131291              | B v -> Y ^   | NOR2XL    | 0.130 |   1.477 |    1.581 | 
     | g131211              | A1 ^ -> Y v  | OAI21X1   | 0.093 |   1.570 |    1.674 | 
     | g130292__2883        | A1 v -> Y ^  | AOI21X1   | 0.122 |   1.691 |    1.796 | 
     | g130105__8428        | A1 ^ -> Y v  | OAI211X1  | 0.136 |   1.827 |    1.932 | 
     | g130033__5115        | C0 v -> Y ^  | OAI211X1  | 0.091 |   1.918 |    2.022 | 
     | g129975__5477        | D ^ -> Y v   | NAND4BX1  | 0.177 |   2.095 |    2.200 | 
     | g129952__8428        | C0 v -> Y ^  | OAI211X1  | 0.139 |   2.235 |    2.339 | 
     | g129927__9945        | D ^ -> Y v   | NAND4XL   | 0.219 |   2.453 |    2.558 | 
     | g129897__6161        | A1 v -> Y ^  | AOI21X1   | 0.154 |   2.608 |    2.712 | 
     | g129875__4733        | A1 ^ -> Y v  | OAI211X1  | 0.227 |   2.835 |    2.939 | 
     | g129863__7482        | A2 v -> Y ^  | AOI31X1   | 0.190 |   3.025 |    3.130 | 
     | g129862__5115        | A1 ^ -> Y v  | OAI211X1  | 0.151 |   3.176 |    3.281 | 
     | g129861__1881        | B v -> Y ^   | NAND2XL   | 0.126 |   3.302 |    3.407 | 
     | g129860__6131        | A1N ^ -> Y ^ | OAI2BB1X1 | 0.176 |   3.478 |    3.582 | 
     | g129858__8246        | S0 ^ -> Y v  | MX2X1     | 0.218 |   3.696 |    3.800 | 
     | g129856__1705        | C0 v -> Y ^  | AOI211XL  | 0.173 |   3.869 |    3.973 | 
     | FE_OFC123_n_2752     | A ^ -> Y v   | INVX1     | 0.149 |   4.018 |    4.122 | 
     | FE_OFC124_n_2752     | A v -> Y ^   | CLKINVX1  | 0.161 |   4.179 |    4.284 | 
     | g129849__3680        | B1 ^ -> Y v  | OAI222XL  | 0.200 |   4.379 |    4.483 | 
     | g129843__4319        | A v -> Y ^   | MXI2XL    | 0.176 |   4.556 |    4.660 | 
     | g129841__5107        | B ^ -> Y v   | NOR2XL    | 0.073 |   4.628 |    4.733 | 
     | latched_branch_reg   | D v          | SDFFX4    | 0.000 |   4.628 |    4.733 | 
     +------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin reg_op1_reg[2]/CK 
Endpoint:   reg_op1_reg[2]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.021
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  4.573
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.084 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.634 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.821 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.032 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.280 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.650 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.907 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.175 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.501 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.534 |    2.640 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.789 |    2.896 | 
     | g130353__5477    | B0 v -> Y ^ | AOI22XL   | 0.237 |   3.026 |    3.132 | 
     | g130072__5477    | C ^ -> Y v  | NAND4XL   | 0.313 |   3.340 |    3.446 | 
     | g130007__4733    | AN v -> Y v | NAND4BXL  | 0.412 |   3.751 |    3.857 | 
     | g129936__6260    | A2 v -> Y ^ | OAI31X1   | 0.519 |   4.270 |    4.376 | 
     | g129925__6161    | D ^ -> Y v  | NAND4XL   | 0.303 |   4.573 |    4.679 | 
     | reg_op1_reg[2]   | D0 v        | SMDFFHQX1 | 0.000 |   4.573 |    4.679 | 
     +-------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin reg_op1_reg[18]/CK 
Endpoint:   reg_op1_reg[18]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.606
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.085 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.634 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.821 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.033 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.280 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.650 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.908 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.175 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.503 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.667 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    3.029 | 
     | g130589          | B1 v -> Y ^ | AOI22X1   | 0.191 |   3.114 |    3.220 | 
     | g130122__9945    | B ^ -> Y v  | NAND4XL   | 0.589 |   3.703 |    3.809 | 
     | g129962__6131    | A1 v -> Y ^ | OAI31X1   | 0.595 |   4.298 |    4.404 | 
     | g129906__2398    | C ^ -> Y v  | NAND4XL   | 0.308 |   4.606 |    4.712 | 
     | reg_op1_reg[18]  | D0 v        | SMDFFHQX1 | 0.000 |   4.606 |    4.712 | 
     +-------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.199
+ Phase Shift                   5.000
= Required Time                 4.807
- Arrival Time                  4.693
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.122 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.459 |   0.467 |    0.580 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.259 |   0.726 |    0.839 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.127 |   0.853 |    0.967 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    1.040 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.155 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.084 |   1.126 |    1.239 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.111 |   1.237 |    1.350 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.107 |   1.344 |    1.457 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.431 |    1.544 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.082 |   1.512 |    1.625 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.091 |   1.603 |    1.716 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.078 |   1.681 |    1.794 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.092 |   1.773 |    1.886 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.106 |   1.879 |    1.992 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.089 |   1.968 |    2.081 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.105 |   2.073 |    2.186 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.081 |   2.154 |    2.267 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.136 |   2.290 |    2.403 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.154 |   2.444 |    2.557 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.114 |   2.558 |    2.671 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.131 |   2.689 |    2.802 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.079 |   2.768 |    2.881 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.162 |   2.929 |    3.043 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.137 |   3.066 |    3.179 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.178 |    3.291 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.119 |   3.297 |    3.411 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.390 |    3.504 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.131 |   3.522 |    3.635 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.142 |   3.664 |    3.777 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.139 |   3.803 |    3.916 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.099 |   3.902 |    4.015 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.084 |   3.986 |    4.099 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.164 |   4.150 |    4.263 | 
     | sub_1313_38_Y_add_1313_58_g1517           | A1 ^ -> Y v | AOI21X2  | 0.117 |   4.267 |    4.380 | 
     | sub_1313_38_Y_add_1313_58_g1835           | A v -> Y ^  | XOR2XL   | 0.242 |   4.509 |    4.623 | 
     | g75603__6260                              | B1 ^ -> Y v | AOI221X1 | 0.093 |   4.603 |    4.716 | 
     | FE_OFC179_n_3047                          | A v -> Y ^  | INVX1    | 0.091 |   4.693 |    4.807 | 
     | alu_out_q_reg[30]                         | D ^         | SDFFHQX1 | 0.000 |   4.693 |    4.807 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin cpuregs_reg[29][29]/CK 
Endpoint:   cpuregs_reg[29][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.581
- Arrival Time                  4.464
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.093 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.474 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.624 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.748 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.903 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.054 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.158 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.300 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.466 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.609 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.726 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.864 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.977 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.100 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.213 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.367 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.483 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.634 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.746 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.838 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.935 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.054 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.197 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.300 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.407 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.528 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.664 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.758 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.854 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.021 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.565 | 
     | cpuregs_reg[29][29] | D1 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.581 | 
     +----------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin cpuregs_reg[20][29]/CK 
Endpoint:   cpuregs_reg[20][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  4.464
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.094 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.474 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.625 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.749 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.055 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.301 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.467 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.610 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.726 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.865 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.978 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.100 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.214 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.368 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.634 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.747 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.839 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.935 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.054 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.198 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.301 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.408 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.529 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.665 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.759 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.855 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.022 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.565 | 
     | cpuregs_reg[20][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.582 | 
     +----------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.475 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.055 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.610 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.727 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.101 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.936 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.055 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.408 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.759 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.855 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.566 | 
     | cpuregs_reg[18][29] | D0 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin cpuregs_reg[17][29]/CK 
Endpoint:   cpuregs_reg[17][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.475 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.055 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.610 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.727 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.101 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.936 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.055 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.408 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.759 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.855 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.566 | 
     | cpuregs_reg[17][29] | D1 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.475 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.727 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.101 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.936 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.055 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.566 | 
     | cpuregs_reg[22][29] | D0 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin cpuregs_reg[21][29]/CK 
Endpoint:   cpuregs_reg[21][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.475 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.727 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.101 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.936 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.055 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.566 | 
     | cpuregs_reg[21][29] | D1 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.475 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.904 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.159 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.727 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.101 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.484 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.936 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.055 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.566 | 
     | cpuregs_reg[19][29] | D1 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin cpuregs_reg[24][29]/CK 
Endpoint:   cpuregs_reg[24][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.635 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.748 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[24][29] | D1 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin cpuregs_reg[16][29]/CK 
Endpoint:   cpuregs_reg[16][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.626 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.750 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.302 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.468 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.215 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.530 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.666 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[16][29] | D1 ^        | SMDFFHQX1 | 0.017 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin cpuregs_reg[28][29]/CK 
Endpoint:   cpuregs_reg[28][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[28][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.840 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.199 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[23][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.465
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.095 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.056 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.611 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.866 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.979 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.369 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.302 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.409 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.760 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.856 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.023 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[15][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.465 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.464
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[30][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin cpuregs_reg[25][29]/CK 
Endpoint:   cpuregs_reg[25][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.464
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.476 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.905 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.160 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.728 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.102 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.485 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.636 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.937 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.056 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.567 | 
     | cpuregs_reg[25][29] | D1 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.464
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.477 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.906 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.161 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.729 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.103 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.486 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.637 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.749 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.938 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.057 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.568 | 
     | cpuregs_reg[26][29] | D0 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.463
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.477 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.627 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.751 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.906 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.161 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.303 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.469 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.729 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.103 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.216 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.486 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.637 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.750 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.938 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.057 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.531 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.667 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.568 | 
     | cpuregs_reg[31][29] | D0 ^        | SMDFFHQX1 | 0.015 |   4.463 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.464
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.477 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.628 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.752 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.906 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.161 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.304 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.470 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.729 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.103 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.217 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.486 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.637 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.750 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.938 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.057 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.532 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.668 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.568 | 
     | cpuregs_reg[27][29] | D1 ^        | SMDFFHQX1 | 0.016 |   4.464 |    4.583 | 
     +----------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin cpuregs_reg[13][29]/CK 
Endpoint:   cpuregs_reg[13][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  4.463
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.096 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.477 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.628 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.752 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.906 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.057 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.161 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.304 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.470 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.612 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.729 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.867 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.980 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.103 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.217 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.370 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.486 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.637 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.750 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.841 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.938 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.057 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.200 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.303 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.410 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.532 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.668 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.761 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.857 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.024 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.568 | 
     | cpuregs_reg[13][29] | D1 ^        | SMDFFHQX1 | 0.015 |   4.463 |    4.582 | 
     +----------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.462
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.098 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.479 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.630 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.753 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.908 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.059 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.163 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.305 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.471 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.614 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.731 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.869 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.982 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.105 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.218 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.372 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.488 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.639 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.752 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.843 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.940 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.059 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.202 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.305 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.412 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.533 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.669 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.763 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.859 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.026 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.570 | 
     | cpuregs_reg[14][29] | D0 ^        | SMDFFHQX1 | 0.014 |   4.462 |    4.584 | 
     +----------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin cpuregs_reg[12][29]/CK 
Endpoint:   cpuregs_reg[12][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.462
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.099 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.479 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.630 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.754 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.908 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.059 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.163 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.306 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.472 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.614 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.731 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.869 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.983 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.105 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.219 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.372 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.488 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.639 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.752 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.844 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.940 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.059 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.203 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.305 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.412 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.534 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.670 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.763 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.859 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.027 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.570 | 
     | cpuregs_reg[12][29] | D0 ^        | SMDFFHQX1 | 0.014 |   4.462 |    4.584 | 
     +----------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin cpuregs_reg[4][29]/CK 
Endpoint:   cpuregs_reg[4][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.461
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.099 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.480 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.630 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.754 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.909 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.060 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.164 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.306 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.472 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.615 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.732 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.870 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.983 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.106 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.219 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.373 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.489 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.640 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.753 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.844 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.941 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.060 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.203 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.306 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.413 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.534 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.670 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.764 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.860 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.027 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.571 | 
     | cpuregs_reg[4][29] | D0 ^        | SMDFFHQX1 | 0.013 |   4.461 |    4.584 | 
     +---------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.461
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.099 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.480 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.631 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.755 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.909 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.060 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.164 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.307 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.473 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.615 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.732 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.870 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.983 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.106 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.220 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.373 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.489 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.640 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.753 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.844 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.941 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.060 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.203 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.306 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.413 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.535 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.671 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.764 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.860 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.027 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.571 | 
     | cpuregs_reg[1][29] | D1 ^        | SMDFFHQX1 | 0.013 |   4.461 |    4.584 | 
     +---------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.461
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.100 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.480 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.631 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.755 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.909 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.060 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.164 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.307 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.473 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.615 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.732 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.871 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.984 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.106 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.220 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.374 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.489 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.640 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.753 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.845 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.941 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.060 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.204 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.307 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.413 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.535 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.671 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.764 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.860 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.028 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.571 | 
     | cpuregs_reg[3][29] | D1 ^        | SMDFFHQX1 | 0.013 |   4.461 |    4.584 | 
     +---------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin cpuregs_reg[5][29]/CK 
Endpoint:   cpuregs_reg[5][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.460
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.101 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.481 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.632 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.756 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.910 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.061 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.165 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.308 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.474 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.616 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.733 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.872 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.985 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.107 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.221 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.375 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.490 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.641 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.754 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.846 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.942 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.061 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.205 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.308 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.414 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.536 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.672 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.765 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.861 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.029 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.572 | 
     | cpuregs_reg[5][29] | D1 ^        | SMDFFHQX1 | 0.012 |   4.460 |    4.584 | 
     +---------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin cpuregs_reg[8][29]/CK 
Endpoint:   cpuregs_reg[8][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.461
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.107 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.487 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.638 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.762 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.916 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.068 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.171 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.314 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.480 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.623 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.739 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.878 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.991 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.113 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.227 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.381 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.496 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.647 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.760 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.852 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.948 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.067 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.211 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.314 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.421 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.542 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.678 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.772 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.868 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.035 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.578 | 
     | cpuregs_reg[8][29] | D1 ^        | SMDFFHQX1 | 0.012 |   4.461 |    4.591 | 
     +---------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.648 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[2][29] | D0 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +---------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.648 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[10][29] | D0 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +----------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.648 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[7][29] | D0 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +---------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537    | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535    | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533    | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531    | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529    | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527    | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525    | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523    | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521    | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519    | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517    | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515    | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513    | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511    | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509    | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507    | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.649 | 
     | add_1390_30_g505    | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503    | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501    | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499    | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497    | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495    | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493    | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491    | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489    | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486    | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482    | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911             | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128    | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[11][29] | D1 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +----------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin cpuregs_reg[9][29]/CK 
Endpoint:   cpuregs_reg[9][29]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.649 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[9][29] | D1 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +---------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.010
- Setup                         0.419
+ Phase Shift                   5.000
= Required Time                 4.591
- Arrival Time                  4.459
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.108 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.489 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.639 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.763 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.918 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.069 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.173 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.315 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.481 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.624 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.741 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.879 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    1.992 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.115 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.228 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.382 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.498 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.649 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.761 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.853 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.950 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.069 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.212 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.315 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.422 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.543 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.679 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.773 | 
     | add_1390_30_g482   | A1 v -> Y ^ | AOI21X1   | 0.096 |   3.737 |    3.869 | 
     | g132911            | A1 ^ -> Y ^ | AO22X1    | 0.167 |   3.905 |    4.036 | 
     | FE_OFC139_n_1128   | A ^ -> Y ^  | BUFX2     | 0.544 |   4.448 |    4.580 | 
     | cpuregs_reg[6][29] | D0 ^        | SMDFFHQX1 | 0.011 |   4.459 |    4.591 | 
     +---------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.246
+ Phase Shift                   5.000
= Required Time                 4.732
- Arrival Time                  4.596
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]       | CK ^         |           |       |  -0.024 |    0.112 | 
     | reg_op1_reg[1]       | CK ^ -> Q ^  | SMDFFHQX4 | 0.370 |   0.346 |    0.482 | 
     | FE_OFC110_pcpi_rs1_1 | A ^ -> Y ^   | CLKBUFX6  | 0.181 |   0.527 |    0.663 | 
     | FE_OFC111_pcpi_rs1_1 | A ^ -> Y v   | INVX1     | 0.122 |   0.649 |    0.785 | 
     | g134063              | A v -> Y ^   | NOR2X1    | 0.237 |   0.886 |    1.022 | 
     | g132610              | A1 ^ -> Y v  | OAI21XL   | 0.124 |   1.010 |    1.147 | 
     | g132366              | A1N v -> Y v | OAI2BB1X1 | 0.143 |   1.153 |    1.290 | 
     | g132354              | C v -> Y ^   | NAND3XL   | 0.077 |   1.231 |    1.367 | 
     | g131806              | A2 ^ -> Y v  | AOI31X1   | 0.116 |   1.347 |    1.483 | 
     | g131291              | B v -> Y ^   | NOR2XL    | 0.130 |   1.477 |    1.613 | 
     | g131211              | A1 ^ -> Y v  | OAI21X1   | 0.093 |   1.570 |    1.706 | 
     | g130292__2883        | A1 v -> Y ^  | AOI21X1   | 0.122 |   1.691 |    1.828 | 
     | g130105__8428        | A1 ^ -> Y v  | OAI211X1  | 0.136 |   1.827 |    1.964 | 
     | g130033__5115        | C0 v -> Y ^  | OAI211X1  | 0.091 |   1.918 |    2.054 | 
     | g129975__5477        | D ^ -> Y v   | NAND4BX1  | 0.177 |   2.095 |    2.232 | 
     | g129952__8428        | C0 v -> Y ^  | OAI211X1  | 0.139 |   2.235 |    2.371 | 
     | g129927__9945        | D ^ -> Y v   | NAND4XL   | 0.219 |   2.453 |    2.589 | 
     | g129897__6161        | A1 v -> Y ^  | AOI21X1   | 0.154 |   2.608 |    2.744 | 
     | g129875__4733        | A1 ^ -> Y v  | OAI211X1  | 0.227 |   2.835 |    2.971 | 
     | g129863__7482        | A2 v -> Y ^  | AOI31X1   | 0.190 |   3.025 |    3.161 | 
     | g129862__5115        | A1 ^ -> Y v  | OAI211X1  | 0.151 |   3.176 |    3.312 | 
     | g129861__1881        | B v -> Y ^   | NAND2XL   | 0.126 |   3.302 |    3.438 | 
     | g129860__6131        | A1N ^ -> Y ^ | OAI2BB1X1 | 0.176 |   3.478 |    3.614 | 
     | g129858__8246        | S0 ^ -> Y v  | MX2X1     | 0.218 |   3.696 |    3.832 | 
     | g129856__1705        | C0 v -> Y ^  | AOI211XL  | 0.173 |   3.869 |    4.005 | 
     | FE_OFC123_n_2752     | A ^ -> Y v   | INVX1     | 0.149 |   4.018 |    4.154 | 
     | g129853__2802        | B v -> Y ^   | NAND2XL   | 0.134 |   4.152 |    4.288 | 
     | g129850__1617        | D ^ -> Y v   | NAND4XL   | 0.213 |   4.365 |    4.501 | 
     | g129844__8428        | B v -> Y ^   | MXI2XL    | 0.158 |   4.523 |    4.659 | 
     | g129840__2398        | B ^ -> Y v   | NOR2XL    | 0.073 |   4.596 |    4.732 | 
     | latched_store_reg    | D v          | SDFFQX4   | 0.000 |   4.596 |    4.732 | 
     +------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin reg_out_reg[28]/CK 
Endpoint:   reg_out_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.256
+ Phase Shift                   5.000
= Required Time                 4.749
- Arrival Time                  4.609
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | mem_valid_reg   | CK ^         |           |       |   0.002 |    0.142 | 
     | mem_valid_reg   | CK ^ -> Q ^  | SDFFQX1   | 0.419 |   0.420 |    0.560 | 
     | g75984__5526    | B ^ -> Y v   | NAND2X1   | 0.651 |   1.071 |    1.211 | 
     | FE_OFC47_n_3642 | A v -> Y v   | BUFX2     | 0.594 |   1.665 |    1.805 | 
     | g75713__1705    | A0N v -> Y v | OAI2BB1X1 | 0.460 |   2.125 |    2.265 | 
     | g75689__7482    | AN v -> Y v  | NAND2BX1  | 0.540 |   2.665 |    2.805 | 
     | g75656__4733    | B0 v -> Y ^  | AOI21X1   | 0.383 |   3.048 |    3.189 | 
     | g75643__6783    | B ^ -> Y v   | NAND2X1   | 0.516 |   3.565 |    3.705 | 
     | g75639          | A v -> Y ^   | INVX1     | 0.244 |   3.808 |    3.948 | 
     | g75633__7410    | B0 ^ -> Y v  | AOI31X2   | 0.236 |   4.044 |    4.184 | 
     | g75629          | A v -> Y ^   | CLKINVX1  | 0.212 |   4.256 |    4.396 | 
     | g75617__7098    | C0 ^ -> Y v  | AOI211XL  | 0.199 |   4.455 |    4.595 | 
     | g75591__4733    | A0 v -> Y ^  | AOI21X1   | 0.154 |   4.609 |    4.749 | 
     | reg_out_reg[28] | D ^          | SDFFQX1   | 0.000 |   4.609 |    4.749 | 
     +-------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin reg_op1_reg[21]/CK 
Endpoint:   reg_op1_reg[21]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.712
- Arrival Time                  4.565
= Slack Time                    0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |    0.125 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.674 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.861 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    1.073 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.320 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.690 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.948 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.215 | 
     | g131268           | C v -> Y ^  | NAND3X1   | 0.104 |   2.172 |    2.318 | 
     | FE_OCPC192_n_1428 | A ^ -> Y ^  | CLKBUFX3  | 0.178 |   2.350 |    2.496 | 
     | g131196           | B ^ -> Y v  | NOR2BX1   | 0.053 |   2.402 |    2.549 | 
     | FE_OFC134_n_1485  | A v -> Y v  | BUFX2     | 0.471 |   2.873 |    3.020 | 
     | g130626           | A1 v -> Y ^ | AOI22X1   | 0.227 |   3.101 |    3.247 | 
     | g130130__5107     | D ^ -> Y v  | NAND4XL   | 0.671 |   3.772 |    3.918 | 
     | g129965__7482     | A0 v -> Y ^ | OAI31X1   | 0.489 |   4.260 |    4.407 | 
     | g129914__1617     | C ^ -> Y v  | NAND4XL   | 0.305 |   4.565 |    4.712 | 
     | reg_op1_reg[21]   | D0 v        | SMDFFHQX1 | 0.000 |   4.565 |    4.712 | 
     +--------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.326
+ Phase Shift                   5.000
= Required Time                 4.681
- Arrival Time                  4.526
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                       |             |          |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+---------+----------| 
     | count_cycle_reg[1]    | CK ^        |          |       |  -0.023 |    0.131 | 
     | count_cycle_reg[1]    | CK ^ -> Q ^ | SDFFQX1  | 0.362 |   0.339 |    0.493 | 
     | inc_add_1506_40_g1204 | A ^ -> Y v  | NAND2XL  | 0.207 |   0.546 |    0.700 | 
     | inc_add_1506_40_g1186 | B v -> Y ^  | NOR2XL   | 0.241 |   0.787 |    0.942 | 
     | inc_add_1506_40_g1183 | B ^ -> Y v  | NAND2XL  | 0.280 |   1.067 |    1.221 | 
     | inc_add_1506_40_g1179 | B v -> Y ^  | NOR2BX1  | 0.195 |   1.262 |    1.417 | 
     | inc_add_1506_40_g1176 | C ^ -> Y ^  | AND3X1   | 0.269 |   1.530 |    1.685 | 
     | inc_add_1506_40_g1173 | AN ^ -> Y ^ | NOR2BX1  | 0.266 |   1.796 |    1.951 | 
     | inc_add_1506_40_g1170 | D ^ -> Y v  | NAND4BX1 | 0.347 |   2.143 |    2.298 | 
     | inc_add_1506_40_g1167 | D v -> Y ^  | NOR4BX1  | 0.335 |   2.479 |    2.633 | 
     | inc_add_1506_40_g1157 | AN ^ -> Y ^ | NOR2BX1  | 0.250 |   2.728 |    2.883 | 
     | inc_add_1506_40_g1147 | AN ^ -> Y ^ | NOR2BX1  | 0.254 |   2.982 |    3.137 | 
     | inc_add_1506_40_g1144 | AN ^ -> Y ^ | NOR3BX1  | 0.326 |   3.309 |    3.463 | 
     | inc_add_1506_40_g1134 | AN ^ -> Y ^ | NOR2BX1  | 0.248 |   3.556 |    3.711 | 
     | inc_add_1506_40_g1119 | AN ^ -> Y ^ | NOR2BX1  | 0.213 |   3.769 |    3.924 | 
     | inc_add_1506_40_g1107 | B ^ -> Y v  | NAND2XL  | 0.183 |   3.952 |    4.107 | 
     | inc_add_1506_40_g1077 | B v -> Y ^  | NOR2XL   | 0.226 |   4.178 |    4.333 | 
     | inc_add_1506_40_g1049 | B ^ -> Y v  | NAND2XL  | 0.209 |   4.387 |    4.542 | 
     | inc_add_1506_40_g1039 | A1 v -> Y ^ | OAI21X1  | 0.139 |   4.526 |    4.681 | 
     | count_cycle_reg[59]   | D ^         | SDFFTRX1 | 0.000 |   4.526 |    4.681 | 
     +-----------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin reg_next_pc_reg[29]/CK 
Endpoint:   reg_next_pc_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.203
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.642
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.137 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.624 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.971 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.200 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.284 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.407 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.479 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.598 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.687 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.801 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.859 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.963 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.159 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.372 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.495 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.609 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.700 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.782 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.844 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.924 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.982 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    3.111 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.235 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.379 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.463 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.556 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.638 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.785 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.870 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.998 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    4.073 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.159 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.223 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.333 | 
     | add_1642_33_Y_add_1633_32_g2665 | A ^ -> Y v   | XOR2XL    | 0.211 |   4.386 |    4.545 | 
     | g132874                         | C0 v -> Y ^  | AOI222XL  | 0.200 |   4.586 |    4.745 | 
     | FE_OFC178_n_1023                | A ^ -> Y v   | INVX1     | 0.056 |   4.642 |    4.801 | 
     | reg_next_pc_reg[29]             | D v          | SDFFQX1   | 0.000 |   4.642 |    4.801 | 
     +-----------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.257
+ Phase Shift                   5.000
= Required Time                 4.749
- Arrival Time                  4.588
= Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.024
     = Beginpoint Arrival Time       -0.024
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     | reg_pc_reg[1]               | CK ^        |          |       |  -0.024 |    0.136 | 
     | reg_pc_reg[1]               | CK ^ -> Q ^ | SDFFHQX4 | 0.377 |   0.353 |    0.514 | 
     | add_1879_23_g1428           | B ^ -> Y v  | NAND2X1  | 0.143 |   0.496 |    0.657 | 
     | add_1879_23_g1353           | A v -> Y ^  | NOR2X1   | 0.106 |   0.602 |    0.763 | 
     | add_1879_23_g1349           | B ^ -> Y v  | NOR2BX1  | 0.079 |   0.681 |    0.842 | 
     | add_1879_23_g1344           | A1 v -> Y ^ | OAI21X2  | 0.128 |   0.809 |    0.970 | 
     | add_1879_23_g1343           | B ^ -> Y v  | NAND2X1  | 0.115 |   0.924 |    1.085 | 
     | add_1879_23_g1340           | C0 v -> Y ^ | OAI211X2 | 0.092 |   1.017 |    1.178 | 
     | FE_OFC177_add_1879_23_n_842 | A ^ -> Y v  | INVX2    | 0.069 |   1.086 |    1.246 | 
     | add_1879_23_g1335           | A1 v -> Y ^ | OAI21X2  | 0.130 |   1.215 |    1.376 | 
     | add_1879_23_g1330           | A1 ^ -> Y v | AOI21X2  | 0.122 |   1.338 |    1.499 | 
     | add_1879_23_g1328           | C v -> Y ^  | NOR3X2   | 0.157 |   1.494 |    1.655 | 
     | add_1879_23_g1323           | A1 ^ -> Y v | AOI211X2 | 0.158 |   1.653 |    1.814 | 
     | add_1879_23_g1315           | B v -> Y ^  | NOR2X1   | 0.155 |   1.808 |    1.969 | 
     | add_1879_23_g1311           | A1 ^ -> Y v | AOI21X1  | 0.153 |   1.961 |    2.122 | 
     | add_1879_23_g1305           | A1 v -> Y v | OA21XL   | 0.213 |   2.174 |    2.335 | 
     | add_1879_23_g1301           | A1 v -> Y ^ | OAI21X2  | 0.147 |   2.321 |    2.482 | 
     | add_1879_23_g1300           | A ^ -> Y v  | CLKINVX2 | 0.066 |   2.387 |    2.548 | 
     | add_1879_23_g1299           | C v -> Y ^  | NOR3X1   | 0.152 |   2.539 |    2.700 | 
     | add_1879_23_g1296           | B ^ -> Y v  | NAND2X1  | 0.105 |   2.644 |    2.805 | 
     | add_1879_23_g1294           | C0 v -> Y ^ | OAI211X1 | 0.140 |   2.783 |    2.944 | 
     | add_1879_23_g1287           | B ^ -> Y v  | NAND2BX2 | 0.112 |   2.895 |    3.056 | 
     | add_1879_23_g1283           | B v -> Y ^  | NOR2X1   | 0.129 |   3.024 |    3.185 | 
     | add_1879_23_g1278           | A1 ^ -> Y v | OAI21X1  | 0.097 |   3.121 |    3.282 | 
     | add_1879_23_g1273           | A1 v -> Y ^ | AOI21X1  | 0.103 |   3.224 |    3.385 | 
     | add_1879_23_g1271           | B ^ -> Y v  | NOR2BX1  | 0.082 |   3.306 |    3.467 | 
     | add_1879_23_g1268           | B v -> Y ^  | NOR2X1   | 0.117 |   3.423 |    3.584 | 
     | add_1879_23_g1265           | A1 ^ -> Y v | AOI21X1  | 0.173 |   3.596 |    3.757 | 
     | add_1879_23_g1260           | A1 v -> Y ^ | OAI21X2  | 0.155 |   3.752 |    3.912 | 
     | add_1879_23_g1257           | A1 ^ -> Y v | AOI21X1  | 0.162 |   3.913 |    4.074 | 
     | add_1879_23_g1254           | A1 v -> Y ^ | OAI21X2  | 0.151 |   4.064 |    4.225 | 
     | add_1879_23_g1251           | A1 ^ -> Y v | AOI21X2  | 0.108 |   4.172 |    4.333 | 
     | add_1879_23_g2              | A v -> Y ^  | XNOR2XL  | 0.211 |   4.384 |    4.545 | 
     | g75981__4319                | B ^ -> Y v  | NAND2XL  | 0.097 |   4.480 |    4.641 | 
     | g75593__9315                | A1 v -> Y ^ | AOI21X1  | 0.108 |   4.588 |    4.749 | 
     | reg_out_reg[30]             | D ^         | SDFFQX1  | 0.000 |   4.588 |    4.749 | 
     +-----------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin alu_out_q_reg[29]/CK 
Endpoint:   alu_out_q_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.289
+ Phase Shift                   5.000
= Required Time                 4.716
- Arrival Time                  4.553
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                           |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+----------+-------+---------+----------| 
     | reg_op2_reg[0]                            | CK ^        |          |       |   0.008 |    0.171 | 
     | reg_op2_reg[0]                            | CK ^ -> Q ^ | SDFFQX4  | 0.459 |   0.467 |    0.630 | 
     | g134436                                   | S0 ^ -> Y v | MX2X1    | 0.259 |   0.726 |    0.889 | 
     | sub_1313_38_Y_add_1313_58_g1669           | A1 v -> Y ^ | OAI21X1  | 0.127 |   0.853 |    1.016 | 
     | sub_1313_38_Y_add_1313_58_g1619           | A ^ -> Y v  | CLKINVX1 | 0.073 |   0.927 |    1.090 | 
     | sub_1313_38_Y_add_1313_58_g1617           | A1 v -> Y ^ | OAI21X1  | 0.115 |   1.042 |    1.205 | 
     | sub_1313_38_Y_add_1313_58_g1615           | A ^ -> Y v  | CLKINVX1 | 0.084 |   1.126 |    1.289 | 
     | sub_1313_38_Y_add_1313_58_g1613           | A1 v -> Y ^ | OAI21X2  | 0.111 |   1.237 |    1.400 | 
     | sub_1313_38_Y_add_1313_58_g1611           | B ^ -> Y v  | NAND2BX1 | 0.107 |   1.344 |    1.507 | 
     | sub_1313_38_Y_add_1313_58_g1609           | B v -> Y ^  | NAND2X2  | 0.087 |   1.431 |    1.593 | 
     | sub_1313_38_Y_add_1313_58_g1608           | B ^ -> Y v  | NAND2X1  | 0.082 |   1.512 |    1.675 | 
     | sub_1313_38_Y_add_1313_58_g1605           | B v -> Y ^  | NAND2BX1 | 0.091 |   1.603 |    1.766 | 
     | sub_1313_38_Y_add_1313_58_g1601           | B ^ -> Y v  | NAND2BX1 | 0.078 |   1.681 |    1.844 | 
     | sub_1313_38_Y_add_1313_58_g1600           | B v -> Y ^  | NAND2X1  | 0.092 |   1.773 |    1.936 | 
     | sub_1313_38_Y_add_1313_58_g1597           | B ^ -> Y v  | NAND2BX1 | 0.106 |   1.879 |    2.042 | 
     | sub_1313_38_Y_add_1313_58_g1594           | B v -> Y ^  | NAND2X2  | 0.089 |   1.968 |    2.131 | 
     | sub_1313_38_Y_add_1313_58_g1592           | B ^ -> Y v  | NAND2X1  | 0.105 |   2.073 |    2.236 | 
     | sub_1313_38_Y_add_1313_58_g1590           | C0 v -> Y ^ | OAI211X2 | 0.081 |   2.154 |    2.317 | 
     | sub_1313_38_Y_add_1313_58_g1584           | B ^ -> Y v  | NAND2BX1 | 0.136 |   2.290 |    2.453 | 
     | sub_1313_38_Y_add_1313_58_g1578           | A1 v -> Y ^ | OAI211X2 | 0.154 |   2.444 |    2.607 | 
     | sub_1313_38_Y_add_1313_58_g1570           | A1 ^ -> Y v | AOI21X1  | 0.114 |   2.558 |    2.721 | 
     | sub_1313_38_Y_add_1313_58_g1567           | A1 v -> Y ^ | OAI21X1  | 0.131 |   2.689 |    2.852 | 
     | FE_OFC174_sub_1313_38_Y_add_1313_58_n_957 | A ^ -> Y v  | INVX2    | 0.079 |   2.768 |    2.931 | 
     | sub_1313_38_Y_add_1313_58_g1565           | B v -> Y ^  | NOR2X1   | 0.162 |   2.929 |    3.092 | 
     | sub_1313_38_Y_add_1313_58_g1552           | A1 ^ -> Y v | OAI211X2 | 0.137 |   3.066 |    3.229 | 
     | sub_1313_38_Y_add_1313_58_g1545           | A1 v -> Y ^ | AOI21X1  | 0.112 |   3.178 |    3.341 | 
     | sub_1313_38_Y_add_1313_58_g1540           | A1 ^ -> Y v | OAI21X1  | 0.119 |   3.297 |    3.460 | 
     | sub_1313_38_Y_add_1313_58_g1538           | B v -> Y ^  | NAND2X2  | 0.093 |   3.390 |    3.553 | 
     | sub_1313_38_Y_add_1313_58_g1536           | B ^ -> Y v  | NAND2BX1 | 0.131 |   3.522 |    3.685 | 
     | sub_1313_38_Y_add_1313_58_g1533           | A1 v -> Y ^ | OAI21X2  | 0.142 |   3.664 |    3.827 | 
     | sub_1313_38_Y_add_1313_58_g1528           | A1 ^ -> Y v | AOI21X2  | 0.139 |   3.803 |    3.966 | 
     | sub_1313_38_Y_add_1313_58_g1526           | B v -> Y ^  | NOR2X1   | 0.099 |   3.902 |    4.065 | 
     | sub_1313_38_Y_add_1313_58_g1523           | B ^ -> Y v  | NOR2BX1  | 0.084 |   3.986 |    4.149 | 
     | sub_1313_38_Y_add_1313_58_g1520           | A1 v -> Y ^ | OAI21X1  | 0.164 |   4.150 |    4.313 | 
     | sub_1313_38_Y_add_1313_58_g1836           | A ^ -> Y ^  | XNOR2XL  | 0.204 |   4.354 |    4.517 | 
     | g75602__5107                              | B1 ^ -> Y v | AOI221X1 | 0.105 |   4.459 |    4.621 | 
     | g75587                                    | A v -> Y ^  | INVXL    | 0.094 |   4.553 |    4.716 | 
     | alu_out_q_reg[29]                         | D ^         | SDFFQX1  | 0.000 |   4.553 |    4.716 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin reg_out_reg[29]/CK 
Endpoint:   reg_out_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.255
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.586
= Slack Time                    0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | mem_valid_reg   | CK ^         |           |       |   0.002 |    0.166 | 
     | mem_valid_reg   | CK ^ -> Q ^  | SDFFQX1   | 0.419 |   0.420 |    0.584 | 
     | g75984__5526    | B ^ -> Y v   | NAND2X1   | 0.651 |   1.071 |    1.235 | 
     | FE_OFC47_n_3642 | A v -> Y v   | BUFX2     | 0.594 |   1.665 |    1.829 | 
     | g75713__1705    | A0N v -> Y v | OAI2BB1X1 | 0.460 |   2.125 |    2.289 | 
     | g75689__7482    | AN v -> Y v  | NAND2BX1  | 0.540 |   2.665 |    2.829 | 
     | g75656__4733    | B0 v -> Y ^  | AOI21X1   | 0.383 |   3.048 |    3.212 | 
     | g75643__6783    | B ^ -> Y v   | NAND2X1   | 0.516 |   3.565 |    3.728 | 
     | g75639          | A v -> Y ^   | INVX1     | 0.244 |   3.808 |    3.972 | 
     | g75633__7410    | B0 ^ -> Y v  | AOI31X2   | 0.236 |   4.044 |    4.208 | 
     | g75629          | A v -> Y ^   | CLKINVX1  | 0.212 |   4.256 |    4.420 | 
     | g75616__8246    | C0 ^ -> Y v  | AOI211XL  | 0.182 |   4.438 |    4.602 | 
     | g75592__6161    | A0 v -> Y ^  | AOI21X1   | 0.148 |   4.586 |    4.750 | 
     | reg_out_reg[29] | D ^          | SDFFQX1   | 0.000 |   4.586 |    4.750 | 
     +-------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                   5.000
= Required Time                 4.680
- Arrival Time                  4.512
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                       |             |          |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+---------+----------| 
     | count_cycle_reg[1]    | CK ^        |          |       |  -0.023 |    0.145 | 
     | count_cycle_reg[1]    | CK ^ -> Q ^ | SDFFQX1  | 0.362 |   0.339 |    0.507 | 
     | inc_add_1506_40_g1204 | A ^ -> Y v  | NAND2XL  | 0.207 |   0.546 |    0.714 | 
     | inc_add_1506_40_g1186 | B v -> Y ^  | NOR2XL   | 0.241 |   0.787 |    0.955 | 
     | inc_add_1506_40_g1183 | B ^ -> Y v  | NAND2XL  | 0.280 |   1.067 |    1.235 | 
     | inc_add_1506_40_g1179 | B v -> Y ^  | NOR2BX1  | 0.195 |   1.262 |    1.430 | 
     | inc_add_1506_40_g1176 | C ^ -> Y ^  | AND3X1   | 0.269 |   1.530 |    1.699 | 
     | inc_add_1506_40_g1173 | AN ^ -> Y ^ | NOR2BX1  | 0.266 |   1.796 |    1.964 | 
     | inc_add_1506_40_g1170 | D ^ -> Y v  | NAND4BX1 | 0.347 |   2.143 |    2.311 | 
     | inc_add_1506_40_g1167 | D v -> Y ^  | NOR4BX1  | 0.335 |   2.479 |    2.647 | 
     | inc_add_1506_40_g1157 | AN ^ -> Y ^ | NOR2BX1  | 0.250 |   2.728 |    2.896 | 
     | inc_add_1506_40_g1147 | AN ^ -> Y ^ | NOR2BX1  | 0.254 |   2.982 |    3.151 | 
     | inc_add_1506_40_g1144 | AN ^ -> Y ^ | NOR3BX1  | 0.326 |   3.309 |    3.477 | 
     | inc_add_1506_40_g1134 | AN ^ -> Y ^ | NOR2BX1  | 0.248 |   3.556 |    3.725 | 
     | inc_add_1506_40_g1119 | AN ^ -> Y ^ | NOR2BX1  | 0.213 |   3.769 |    3.938 | 
     | inc_add_1506_40_g1109 | AN ^ -> Y ^ | NOR2BX1  | 0.209 |   3.979 |    4.147 | 
     | inc_add_1506_40_g1103 | C ^ -> Y ^  | AND3X1   | 0.232 |   4.210 |    4.379 | 
     | inc_add_1506_40_g1087 | B ^ -> Y v  | NAND2XL  | 0.172 |   4.383 |    4.551 | 
     | inc_add_1506_40_g1052 | A1 v -> Y ^ | OAI21X1  | 0.129 |   4.512 |    4.680 | 
     | count_cycle_reg[63]   | D ^         | SDFFTRX1 | 0.000 |   4.512 |    4.680 | 
     +-----------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.021
- Setup                         0.397
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  4.412
= Slack Time                    0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]      | CK ^        |           |       |  -0.023 |    0.146 | 
     | reg_pc_reg[2]      | CK ^ -> Q ^ | SDFFQX4   | 0.381 |   0.357 |    0.527 | 
     | add_1390_30_g537   | A ^ -> Y v  | NAND2X1   | 0.151 |   0.508 |    0.678 | 
     | add_1390_30_g535   | B v -> Y ^  | NOR2X2    | 0.124 |   0.632 |    0.801 | 
     | add_1390_30_g533   | B ^ -> Y v  | NAND2X1   | 0.155 |   0.786 |    0.956 | 
     | add_1390_30_g531   | B v -> Y ^  | NOR2X2    | 0.151 |   0.937 |    1.107 | 
     | add_1390_30_g529   | B ^ -> Y v  | NAND2X2   | 0.104 |   1.041 |    1.211 | 
     | add_1390_30_g527   | B v -> Y ^  | NOR2X1    | 0.143 |   1.184 |    1.353 | 
     | add_1390_30_g525   | B ^ -> Y v  | NAND2X1   | 0.166 |   1.350 |    1.519 | 
     | add_1390_30_g523   | B v -> Y ^  | NOR2X2    | 0.143 |   1.492 |    1.662 | 
     | add_1390_30_g521   | B ^ -> Y v  | NAND2X2   | 0.117 |   1.609 |    1.779 | 
     | add_1390_30_g519   | B v -> Y ^  | NOR2X2    | 0.138 |   1.747 |    1.917 | 
     | add_1390_30_g517   | B ^ -> Y v  | NAND2X2   | 0.113 |   1.861 |    2.030 | 
     | add_1390_30_g515   | B v -> Y ^  | NOR2X2    | 0.123 |   1.983 |    2.153 | 
     | add_1390_30_g513   | B ^ -> Y v  | NAND2X2   | 0.114 |   2.097 |    2.266 | 
     | add_1390_30_g511   | B v -> Y ^  | NOR2X2    | 0.154 |   2.250 |    2.420 | 
     | add_1390_30_g509   | B ^ -> Y v  | NAND2X2   | 0.116 |   2.366 |    2.536 | 
     | add_1390_30_g507   | B v -> Y ^  | NOR2X2    | 0.151 |   2.517 |    2.687 | 
     | add_1390_30_g505   | B ^ -> Y v  | NAND2X4   | 0.113 |   2.630 |    2.800 | 
     | add_1390_30_g503   | B v -> Y ^  | NOR2X4    | 0.092 |   2.722 |    2.891 | 
     | add_1390_30_g501   | B ^ -> Y v  | NAND2X2   | 0.096 |   2.818 |    2.988 | 
     | add_1390_30_g499   | B v -> Y ^  | NOR2X2    | 0.119 |   2.937 |    3.107 | 
     | add_1390_30_g497   | B ^ -> Y v  | NAND2X2   | 0.143 |   3.081 |    3.250 | 
     | add_1390_30_g495   | B v -> Y ^  | NOR2X4    | 0.103 |   3.183 |    3.353 | 
     | add_1390_30_g493   | B ^ -> Y v  | NAND2X2   | 0.107 |   3.290 |    3.460 | 
     | add_1390_30_g491   | B v -> Y ^  | NOR2X2    | 0.121 |   3.412 |    3.581 | 
     | add_1390_30_g489   | B ^ -> Y ^  | CLKAND2X3 | 0.136 |   3.548 |    3.717 | 
     | add_1390_30_g486   | B ^ -> Y v  | NAND2X2   | 0.094 |   3.641 |    3.811 | 
     | add_1390_30_g483   | B v -> Y ^  | NOR2X2    | 0.135 |   3.777 |    3.946 | 
     | add_1390_30_g2     | A1 ^ -> Y ^ | OA21XL    | 0.161 |   3.938 |    4.107 | 
     | g132915            | A1 ^ -> Y ^ | AO22X4    | 0.461 |   4.399 |    4.569 | 
     | cpuregs_reg[7][30] | D0 ^        | SMDFFHQX1 | 0.013 |   4.412 |    4.582 | 
     +---------------------------------------------------------------------------+ 

