 0000           ;  Generated by PSoC Designer 5.4.2946
 0000           ;
 0000           ; =============================================================================
 0000           ; FILENAME: PSoCConfigTBL.asm
 0000           ;  
 0000           ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
 0000           ;  
 0000           ; NOTES:
 0000           ; Do not modify this file. It is generated by PSoC Designer each time the
 0000           ; generate application function is run. The values of the parameters in this
 0000           ; file can be modified by changing the values of the global parameters in the
 0000           ; device editor.
 0000           ;  
 0000           ; =============================================================================
 0000            
 00C0           FLAG_PGMODE_MASK:  equ 0C0h     ; Paging control for > 256 bytes of RAM
 0000           FLAG_PGMODE_0:     equ 00h       ; Direct to Page 0,      indexed to Page 0
 0040           FLAG_PGMODE_1:     equ 40h       ; Direct to Page 0,      indexed to STK_PP page
 0080           FLAG_PGMODE_2:     equ 80h       ; Direct to CUR_PP page, indexed to IDX_PP page
 00C0           FLAG_PGMODE_3:     equ 0C0h       ; Direct to CUR_PP page, indexed to STK_PP page
 0000           FLAG_PGMODE_00b:   equ 00h       ; Same as PGMODE_0
 0040           FLAG_PGMODE_01b:   equ 40h       ; Same as PGMODE_1
 0080           FLAG_PGMODE_10b:   equ 80h       ; Same as PGMODE_2
 00C0           FLAG_PGMODE_11b:   equ 0C0h       ; Same as PGMODE_3
 0010           FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
 0008           FLAG_SUPER:        equ 08h     ; Supervisor Mode
 0004           FLAG_CARRY:        equ 04h     ; Carry Condition Flag
 0002           FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
 0001           FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           ; Port 4
 0010           PRT4DR:       equ 10h          ; Port 4 Data Register                     (RW)
 0011           PRT4IE:       equ 11h          ; Port 4 Interrupt Enable Register         (RW)
 0012           PRT4GS:       equ 12h          ; Port 4 Global Select Register            (RW)
 0013           PRT4DM2:      equ 13h          ; Port 4 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type C
 0020           DBC00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBC00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBC00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBC00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type C
 0024           DBC01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBC01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBC01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBC01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type C
 0028           DCC02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCC02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCC02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCC02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type C
 002C           DCC03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCC03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCC03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCC03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 10, Basic Type C
 0030           DBC10DR0:     equ 30h          ; data register 0                          (#)
 0031           DBC10DR1:     equ 31h          ; data register 1                          (W)
 0032           DBC10DR2:     equ 32h          ; data register 2                          (RW)
 0033           DBC10CR0:     equ 33h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 11, Basic Type C
 0034           DBC11DR0:     equ 34h          ; data register 0                          (#)
 0035           DBC11DR1:     equ 35h          ; data register 1                          (W)
 0036           DBC11DR2:     equ 36h          ; data register 2                          (RW)
 0037           DBC11CR0:     equ 37h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 12, Communications Type C
 0038           DCC12DR0:     equ 38h          ; data register 0                          (#)
 0039           DCC12DR1:     equ 39h          ; data register 1                          (W)
 003A           DCC12DR2:     equ 3Ah          ; data register 2                          (RW)
 003B           DCC12CR0:     equ 3Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 13, Communications Type C
 003C           DCC13DR0:     equ 3Ch          ; data register 0                          (#)
 003D           DCC13DR1:     equ 3Dh          ; data register 1                          (W)
 003E           DCC13DR2:     equ 3Eh          ; data register 2                          (RW)
 003F           DCC13CR0:     equ 3Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 00C0           AMX_IN_ACI3:          equ C0h    ; MASK: column 3 input mux
 0030           AMX_IN_ACI2:          equ 30h    ; MASK: column 2 input mux
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0061           AMUX_CFG:      equ 61h          ; Analog MUX Configuration
 0030           AMUX_CFG_INTCAP:       equ 30h    ;
 000E           AMUX_CFG_MUXCLK:  	  equ 0Eh	 ;
 0001           AMUX_CFG_EN:		  	  equ 01h	 ;
 0000           
 0000           ; old declarations DO NOT USE
 0061           AMUXCFG:      equ 61h          ; Analog MUX Configuration
 0030           AMUXCFG_INTCAP:       equ 30h    ;
 000E           AMUXCFG_MUXCLK:  	  equ 0Eh	 ;
 0001           AMUXCFG_EN:		  	  equ 01h	 ;
 0000           
 0062           PWM_CR:       equ 62h          ; Pulse-Width Modulator Control
 0038           PWM_CR_HIGH:          equ 38h    ; MASK: PWM high time
 0006           PWM_CR_LOW:           equ 06h	 ; MASK: PWM low time
 0001           PWM_CR_EN:            equ 01h	 ; MASK: Enable/Disable PWM function
 0000           
 0063           ARF_CR:       equ 63h          ; Analog Reference Control
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus Register           (#)
 0080           CMP_CR0_COMP3:        equ 80h    ; MASK: Column 3 comparator state        (R)
 0040           CMP_CR0_COMP2:        equ 40h    ; MASK: Column 2 comparator state        (R)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0008           CMP_CR0_AINT3:        equ 08h    ; MASK: Column 3 interrupt source        (RW)
 0004           CMP_CR0_AINT2:        equ 04h    ; MASK: Column 2 interrupt source        (RW)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0020           CMP_CR1_CLDIS1:       equ 20h    ; MASK: Column 1 comparator output latch
 0010           CMP_CR1_CLDIS0:	      equ 10h    ; MASK: Column 0 comparator output latch
 0000           
 0068           ADC0_CR:      equ 68h          ; Analog Column 0 Configuration
 0080           ADC0_CR_CMPST:        equ 80h    ;
 0040           ADC0_CR_LOREN:        equ 40h    ;
 0020           ADC0_CR_SHEN:         equ 20h    ;
 0008           ADC0_CR_CBSRC:        equ 08h    ;
 0004           ADC0_CR_ADCM:         equ 04h    ;
 0001           ADC0_CR_EN:	          equ 01h    ;
 0000           
 0069           ADC1_CR:      equ 69h          ; Analog Column 1 Configuration
 0080           ADC1_CR_CMPST:        equ 80h    ;
 0040           ADC1_CR_LOREN:        equ 40h    ;
 0020           ADC1_CR_SHEN:         equ 20h    ;
 0008           ADC1_CR_CBSRC:        equ 08h    ;
 0004           ADC1_CR_ADCM:         equ 04h    ;
 0001           ADC1_CR_EN:	          equ 01h    ;
 0000           
 0000           ; Continuous Time PSoC block Type E Row 0 Col 0
 0072           ACE00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACE00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type E Row 0 Col 1
 0076           ACE01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACE01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType E Row 1 Col 0
 0080           ASE10CR0:     equ 80h          ; Control register 0                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType E Row 1 Col 1
 0084           ASE11CR0:     equ 84h          ; Control register 0                       (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Global General Purpose Data Registers
 0000           ;-----------------------------------------------
 006C           TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
 006D           TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
 006E           TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
 006F           TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 0000           
 00B8           RDI1RI:       equ 0B8h          ; Row Digital Interconnect Row 1 Input Reg (RW)
 00B9           RDI1SYN:      equ 0B9h          ; Row Digital Interconnect Row 1 Sync Reg  (RW)
 00BA           RDI1IS:       equ 0BAh          ; Row 1 Input Select Register              (RW)
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 00BD           RDI1RO0:      equ 0BDh          ; Row 1 Output Register 0                  (RW)
 00BE           RDI1RO1:      equ 0BEh          ; Row 1 Output Register 1                  (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Ram Page Pointers
 0000           ;-----------------------------------------------
 00D0           CUR_PP:      equ 0D0h           ; Current   Page Pointer
 00D1           STK_PP:      equ 0D1h           ; Stack     Page Pointer
 00D3           IDX_PP:      equ 0D3h           ; Index     Page Pointer
 00D4           MVR_PP:      equ 0D4h           ; MVI Read  Page Pointer
 00D5           MVW_PP:      equ 0D5h           ; MVI Write Page Pointer
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
 0040           I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
 0000           
 00D9           I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
 0008           I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
 0004           I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
 0002           I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DC           INT_CLR2:     equ 0DCh          ; Interrupt Clear Register 2               (RW)
 0000                                          ; Use INT_MSK2 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0001           INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0010           INT_MSK0_ACOLUMN_3:        equ 10h ; MASK: enable/disable Analog col 3 interrupt
 0008           INT_MSK0_ACOLUMN_2:        equ 08h ; MASK: enable/disable Analog col 2 interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK1_DCC13:            equ 80h ; MASK: enable/disable DCC13 block interrupt
 0040           INT_MSK1_DCC12:            equ 40h ; MASK: enable/disable DCC12 block interrupt
 0020           INT_MSK1_DBC11:            equ 20h ; MASK: enable/disable DBC11 block interrupt
 0010           INT_MSK1_DBC10:            equ 10h ; MASK: enable/disable DBC10 block interrupt
 0008           INT_MSK1_DCC03:            equ 08h ; MASK: enable/disable DCC03 block interrupt
 0004           INT_MSK1_DCC02:            equ 04h ; MASK: enable/disable DCC02 block interrupt
 0002           INT_MSK1_DBC01:            equ 02h ; MASK: enable/disable DBC01 block interrupt
 0001           INT_MSK1_DBC00:            equ 01h ; MASK: enable/disable DBC00 block interrupt
 0000           
 00DF           INT_MSK2:     equ DFh			; Custom block Mask Register			   (RW)
 0010           INT_MSK2_SARADC:           equ 10h ; MASK: enable/disable SARADC block interrupt
 0020           INT_MSK2_CSD0:             equ 20h ; MASK: enable/disable CSD0 block interrupt
 0040           INT_MSK2_CSD1:             equ 40h ; MASK: enable/disable CSD1 block interrupt
 0080           INT_MSK2_RTC:              equ 80h ; MASK: enable/disable RTC block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  MAC Registers
 0000           ;------------------------------------------------------
 0000           
 00E8           MUL0_X:       equ 0E8h          ; Multiply Input X Register                (W)
 00E9           MUL0_Y:       equ 0E9h          ; Multiply Input Y Register                (W)
 00EA           MUL0_DH:      equ 0EAh          ; Multiply Result High Byte Register       (R)
 00EB           MUL0_DL:      equ 0EBh          ; Multiply Result Low Byte Register        (R)
 0000           
 00EC           ACC0_DR1:     equ 0ECh          ; Accumulator Data Register 1              (RW)
 00ED           ACC0_DR0:     equ 0EDh          ; Accumulator Data Register 0              (RW)
 00EE           ACC0_DR3:     equ 0EEh          ; Accumulator Data Register 3              (RW)
 00EF           ACC0_DR2:     equ 0EFh          ; Accumulator Data Register 2              (RW)
 0000           
 0000           ; DECIMATOR Control Registers
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           
 00FD           DAC_D:        equ 0FDh		   ; DAC Data Register                        (RW)
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
 0010           CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Capsense Digital Control Registers
 0000           ;------------------------------------------------------
 0050           CSD0_DR0_L:				equ 50h		; Capsense 0 data low 0				(RW)
 0054           CSD0_DR0_H:				equ 54h		; Capsense 0 data high 0			(RW)
 0058           CSD1_DR0_L:				equ 58h		; Capsense 1 data low 0				(RW)
 005C           CSD1_DR0_H:				equ 5Ch		; Capsense 1 data high 0			(RW)
 0051           CSD0_DR1_L:				equ 51h		; Capsense 0 data low 1				(RW)
 0055           CSD0_DR1_H:				equ 55h		; Capsense 0 data high 1			(RW)
 0059           CSD1_DR1_L:				equ 59h		; Capsense 1 data low 1				(RW)
 005D           CSD1_DR1_H:				equ 5Dh		; Capsense 1 data high 1			(RW)
 0052           CSD0_CNT_L:				equ 52h		; Capsense 0 counter low			(RW)
 0056           CSD0_CNT_H:				equ 56h		; Capsense 0 counter high			(RW)
 005A           CSD1_CNT_L:				equ 5Ah		; Capsense 1 counter low			(RW)
 005E           CSD1_CNT_H:				equ	5Eh		; Capsense 1 counter high			(RW)
 0053           CSD0_CR0:				equ 53h		; Capsense 0 control 0				(RW)
 005B           CSD1_CR0:				equ 5Bh		; Capsense 1 control 0				(RW)
 0057           CSD0_CR1:				equ 57h		; Capsense 0 control 1				(RW)
 005F           CSD1_CR1:				equ 5Fh		; Capsense 1 control 1				(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Analog Registers
 0000           ;------------------------------------------------------
 0065           ASY_CR:					equ 65h		; Analog Synchronization Control	(RW)
 006A           ADC_DH:					equ 6Ah		; ADC data high						(RW)
 006B           ADC_DL:					equ 6Bh		; ADC data low						(RW)
 00C8           PWMVREF0:				equ C8h		; PWM Voltage Reference 0			(RW)
 00C9           PWMVREF1:				equ C9h		; PWM Voltage Reference 1			(RW)
 00CB           PWMSRC:					equ CBh		; PWM Source						(RW)
 00CA           IDACMODE:				equ CAh		; IDAC Mode							(RW)
 00FC           IDACR_D:				equ FCh		; Analog Mux DAC data 0				(RW)
 00FD           IDACL_D:				equ FDh		; Analog Mux DAC data 1				(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Digital Registers
 0000           ;------------------------------------------------------
 00B7           RDI0DSM:				equ B7h		; Row Digital Interconnect input select 0	(RW)
 00BF           RDI1DSM:				equ BFh		; Row Digital Interconnect input select 1	(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Test Registers
 0000           ;------------------------------------------------------
 00CC           TSCR0:					equ CCh		; Tsource 0							(RW)
 00CD           TSCMPH:					equ CDh		; TSCMP high						(RW)
 00CE           TSCMPL:					equ CEh		; TSCMP low							(RW)
 00CF           TSCR1:					equ CFh		; Tsource 1							(RW)
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 4
 0010           PRT4DM0:      equ 10h          ; Port 4 Drive Mode 0                      (RW)
 0011           PRT4DM1:      equ 11h          ; Port 4 Drive Mode 1                      (RW)
 0012           PRT4IC0:      equ 12h          ; Port 4 Interrupt Control 0               (RW)
 0013           PRT4IC1:      equ 13h          ; Port 4 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type C
 0020           DBC00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBC00IN:      equ 21h          ;    Input Register                        (RW)
 0022           DBC00OU:      equ 22h          ;   Output Register                        (RW)
 0023           DBC00CR1:     equ 23h          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type C
 0024           DBC01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBC01IN:      equ 25h          ;    Input Register                        (RW)
 0026           DBC01OU:      equ 26h          ;   Output Register                        (RW)
 0027           DBC01CR1:     equ 27h          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type C
 0028           DCC02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCC02IN:      equ 29h          ;    Input Register                        (RW)
 002A           DCC02OU:      equ 2Ah          ;   Output Register                        (RW)
 002B           DBC02CR1:     equ 2Bh          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type C
 002C           DCC03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCC03IN:      equ 2Dh          ;    Input Register                        (RW)
 002E           DCC03OU:      equ 2Eh          ;   Output Register                        (RW)
 0029           DBC03CR1:     equ 29h          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 10, Basic Type C
 0030           DBC10FN:      equ 30h          ; Function Register                        (RW)
 0031           DBC10IN:      equ 31h          ;    Input Register                        (RW)
 0032           DBC10OU:      equ 32h          ;   Output Register                        (RW)
 0033           DBC10CR1:     equ 33h          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 11, Basic Type C
 0034           DBC11FN:      equ 34h          ; Function Register                        (RW)
 0035           DBC11IN:      equ 35h          ;    Input Register                        (RW)
 0036           DBC11OU:      equ 36h          ;   Output Register                        (RW)
 0037           DBC11CR1:     equ 37h          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 12, Communications Type C
 0038           DCC12FN:      equ 38h          ; Function Register                        (RW)
 0039           DCC12IN:      equ 39h          ;    Input Register                        (RW)
 003A           DCC12OU:      equ 3Ah          ;   Output Register                        (RW)
 003B           DBC12CR1:     equ 3Bh          ;   control & status register 1            (RW)
 0000           
 0000           ; Digital PSoC block 13, Communications Type C
 003C           DCC13FN:      equ 3Ch          ; Function Register                        (RW)
 003D           DCC13IN:      equ 3Dh          ;    Input Register                        (RW)
 003E           DCC13OU:      equ 3Eh          ;   Output Register                        (RW)
 003F           DBC13CR1:     equ 3Fh          ;   control & status register 1            (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
 00C0           CLK_CR0_ACOLUMN_3:    equ C0h    ; MASK: Specify clock for analog cloumn
 0030           CLK_CR0_ACOLUMN_2:    equ 30h    ; MASK: Specify clock for analog cloumn
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
 0018           CLK_CR1_ACLK1:        equ 18h    ; MASK: Digital PSoC block for analog source
 0003           CLK_CR1_ACLK0:        equ 03h    ; MASK: Digital PSoC block for analog source
 0000           
 0003           CLK_CR1_ACLK2:        equ 03h    ; Deprecated do not use
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 000F           AMD_CR0_AMOD0:        equ 0Fh    ; MASK: Modulation source for analog column 0
 0000           
 0064           CMP_GO_EN:    equ 64h          ; Comparator Bus To Global Out Enable      (RW)
 0080           CMP_GO_EN_GOO5:       equ 80h    ; MASK: Selected Col 1 signal to GOO5
 0040           CMP_GO_EN_GOO1:       equ 40h    ; MASK: Selected Col 1 signal to GOO1
 0030           CMP_GO_EN_SEL1:       equ 30h    ; MASK: Column 1 Signal Select
 0008           CMP_GO_EN_GOO4:       equ 08h    ; MASK: Selected Col 0 signal to GOO4
 0004           CMP_GO_EN_GOO0:       equ 04h    ; MASK: Selected Col 0 signal to GOO0
 0003           CMP_GO_EN_SEL0:       equ 03h    ; MASK: Column 0 Signal Select
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
 000F           AMD_CR1_AMOD1:        equ 0Fh    ; MASK: Modulation ctrl for analog column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
 0000           
 006B           CLK_CR3:      equ 6Bh          ; Analog Clock Source Control Register 3   (RW)
 0040           CLK_CR3_SYS1:         equ 40h    ; MASK: Analog Clock 1 selection
 0030           CLK_CR3_DIVCLK1:      equ 30h    ; MASK: Analog Clock 1 divider
 0004           CLK_CR3_SYS0:         equ 04h    ; MASK: Analog Clock 0 selection
 0003           CLK_CR3_DIVCLK0:      equ 03h    ; MASK: Analog Clock 0 divider
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00D1           GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00D2           GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00D3           GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 00A0           GDI_O_IN_CR:  equ 0A0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00A1           GDI_E_IN_CR:  equ 0A1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00A2           GDI_O_OU_CR:  equ 0A2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00A3           GDI_E_OU_CR:  equ 0A3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Analog Mux Bus Port Enable Bits
 0000           ;------------------------------------------------
 00D8           MUX_CR0:      equ 0D8h          ; Analog Mux Port 0 Bit Enables Register
 00D9           MUX_CR1:      equ 0D9h          ; Analog Mux Port 1 Bit Enables Register
 00DA           MUX_CR2:      equ 0DAh          ; Analog Mux Port 2 Bit Enables Register
 00DB           MUX_CR3:      equ 0DBh          ; Analog Mux Port 3 Bit Enables Register
 00EC           MUX_CR4:      equ 0ECh          ; Analog Mux Port 4 Bit Enables Register
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
 0080           OSC_GO_EN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GO_EN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GO_EN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GO_EN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GO_EN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GO_EN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GO_EN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GO_EN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
 0003           OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock source
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0080           OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0002           OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0008           VLT_CMP_NOWRITE:      equ 08h    ; MASK: Vcc below Flash Write level
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E5           ADC0_TR:      equ 0E5h          ; ADC Column 0 Trim Register
 00E6           ADC1_TR:      equ 0E6h          ; ADC Column 1 Trim Register
 0000           
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
 0000           
 00FA           FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
 0003           FLS_PR1_BANK:         equ 03h    ; MASK: Select Active Flash Bank
 0000           
 00FD           DAC_CR0:       equ 0FDh          ; Analog Mux DAC Control Register 0
 00DC           DAC_CR1:       equ 0DCh          ; Analog Mux DAC Control Register 1
 0008           DAC_CR_IRANGE:        equ 08h    ; MASK: Sets the DAC Range low or high
 0006           DAC_CR_OSCMODE:       equ 06h    ; MASK: Defines the reset mode for AMux
 0001           DAC_CR_ENABLE:        equ 01h    ; MASK: Enable/Disable DAC function
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Control Registers
 0000           ;------------------------------------------------
 0000           
 00AD           I2C_ADDR:    equ 0ADh          ; I2C Address Register (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Analog Registers
 0000           ;------------------------------------------------------
 0053           VDAC50CR0:		equ 53h			; V DAC5 control 0				(RW)
 0057           VDAC51CR0:		equ 57h			; V DAC5 control 1				(RW)
 00A8           ADC_CR0:		equ A8h			; ADC control 0					(RW)
 00A9           ADC_CR1:		equ A9h			; ADC control 1					(RW)
 00AA           ADC_CR2:		equ AAh			; ADC control 2					(RW)
 00AB           ADC_CR3TRIM:	equ ABh			; ADC control 3					(RW)
 00AC           ADC_CR4:		equ ACh			; ADC control 4					(RW)
 00E7           VDAC_TRIM:		equ E7h			; V DAC trim					(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Current Sense CMP Registers
 0000           ;------------------------------------------------------
 0050           CMP0CR1:		equ 50h			; CMP0 control 1				(RW)
 0051           CMP0CR2:		equ 51h			; CMP0 control 2				(RW)
 0054           CMP1CR1:		equ 54h			; CMP1 control 1				(RW)
 0055           CMP1CR2:		equ 55h			; CMP1 control 2				(RW)
 0058           CSCMPCR0:		equ 58h			; CSCMP control 0				(RW)
 0059           CSCMPGOEN:		equ 59h			; CSCMO global out enable		(RW)
 005A           CSLUTCR0:		equ 5Ah			; CSLUT control 0				(RW)
 005B           CMPCOLMUX:		equ 5Bh			; CMP Column Mux				(RW)
 005C           CMPPWMCR:		equ 5Ch			; CMP PWM control				(RW)
 005D           CMPFLTCR:		equ 5Dh			; CMP filter control			(RW)
 005E           CMPCLK1:		equ 5Eh			; CMP clock 1					(RW)
 005F           CMPCLK0:		equ 5Fh			; CMP clock 0					(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Neon Real Time Clock Registers
 0000           ;------------------------------------------------------
 00A4           RTCH:			equ A4h			; Real time current hour		(RW)
 00A5           RTCM:			equ A5h			; Real time current minute		(RW)
 00A6           RTCS:			equ A6h			; Real time current second		(RW)
 00A7           RTCCR:			equ A7h			; Real time clock control		(RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  Analog MUX Config Registers
 0000           ;------------------------------------------------------
 0000           
 006A           AMUX_CFG1:			equ 6Ah  ; Analog MUX Configuration 1
 0020           AMUX_CFG1_GOINVR:	equ 20h  ;
 0010           AMUX_CFG1_GOINVL:  	equ 10h	 ;
 000C           AMUX_CFG1_AMUXMODR:	equ 0Ch	 ;
 0003           AMUX_CFG1_AMUXMODL:	equ 03h	 ;
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
                export LoadConfigTBL_led_display_Bank1
                export LoadConfigTBL_led_display_Bank0
                export LoadConfigTBL_led_display_Ordered
                AREA lit(rom, rel)
 0000           LoadConfigTBL_led_display_Bank0:
 0000           ;  Instance name SAR10, User Module SAR10
 0000           ;  Instance name Timer16, User Module Timer16
 0000           ;       Instance name Timer16, Block Name TIMER16_LSB(DBC00)
 0000 2300              db              23h, 00h                ;Timer16_CONTROL_LSB_REG(DBC00CR0)
 0002 219F              db              21h, 9fh                ;Timer16_PERIOD_LSB_REG(DBC00DR1)
 0004 2250              db              22h, 50h                ;Timer16_COMPARE_LSB_REG(DBC00DR2)
 0006           ;       Instance name Timer16, Block Name TIMER16_MSB(DBC01)
 0006 2704              db              27h, 04h                ;Timer16_CONTROL_MSB_REG(DBC01CR0)
 0008 2500              db              25h, 00h                ;Timer16_PERIOD_MSB_REG(DBC01DR1)
 000A 2600              db              26h, 00h                ;Timer16_COMPARE_MSB_REG(DBC01DR2)
 000C           ;  Instance name Timer8, User Module Timer8
 000C           ;       Instance name Timer8, Block Name TIMER8(DBC10)
 000C 3304              db              33h, 04h                ;Timer8_CONTROL_REG(DBC10CR0)
 000E 319F              db              31h, 9fh                ;Timer8_PERIOD_REG(DBC10DR1)
 0010 3250              db              32h, 50h                ;Timer8_COMPARE_REG(DBC10DR2)
 0012           ;  Instance name UART_Board, User Module UART
 0012           ;       Instance name UART_Board, Block Name RX(DCC13)
 0012 3F00              db              3fh, 00h                ;UART_Board_RX_CONTROL_REG(DCC13CR0)
 0014 3D00              db              3dh, 00h                ;UART_Board_(DCC13DR1)
 0016 3E00              db              3eh, 00h                ;UART_Board_RX_BUFFER_REG (DCC13DR2)
 0018           ;       Instance name UART_Board, Block Name TX(DCC12)
 0018 3B00              db              3bh, 00h                ;UART_Board_TX_CONTROL_REG(DCC12CR0)
 001A 3900              db              39h, 00h                ;UART_Board_TX_BUFFER_REG (DCC12DR1)
 001C 3A00              db              3ah, 00h                ;UART_Board_(DCC12DR2)
 001E           ;  Instance name UART_Sensor, User Module UART
 001E           ;       Instance name UART_Sensor, Block Name RX(DCC03)
 001E 2F00              db              2fh, 00h                ;UART_Sensor_RX_CONTROL_REG(DCC03CR0)
 0020 2D00              db              2dh, 00h                ;UART_Sensor_(DCC03DR1)
 0022 2E00              db              2eh, 00h                ;UART_Sensor_RX_BUFFER_REG (DCC03DR2)
 0024           ;       Instance name UART_Sensor, Block Name TX(DCC02)
 0024 2B00              db              2bh, 00h                ;UART_Sensor_TX_CONTROL_REG(DCC02CR0)
 0026 2900              db              29h, 00h                ;UART_Sensor_TX_BUFFER_REG (DCC02DR1)
 0028 2A00              db              2ah, 00h                ;UART_Sensor_(DCC02DR2)
 002A           ;  Global Register values Bank 0
 002A 6A00              db              6ah, 00h                ; ADCDataHigh register (ADC_DH)
 002C 6B00              db              6bh, 00h                ; ADCDataLow register (ADC_DL)
 002E 6009              db              60h, 09h                ; AnalogColumnInputSelect register (AMX_IN)
 0030 6600              db              66h, 00h                ; AnalogComparatorControl1 register (CMP_CR1)
 0032 6100              db              61h, 00h                ; AnalogMuxBusConfig register (AMUX_CFG)
 0034 FC00              db              fch, 00h                ; AnalogMuxDACData:0 register (IDACR_D)
 0036 FD00              db              fdh, 00h                ; AnalogMuxDACData:1 register (IDACL_D)
 0038 6500              db              65h, 00h                ; AnalogSynchronizationControl register (ASY_CR)
 003A 5300              db              53h, 00h                ; CSD0Control0 register (CSD0_CR0)
 003C 5700              db              57h, 00h                ; CSD0Control1 register (CSD0_CR1)
 003E 5600              db              56h, 00h                ; CSD0CounterHigh register (CSD0_CNT_H)
 0040 5200              db              52h, 00h                ; CSD0CounterLow register (CSD0_CNT_L)
 0042 5400              db              54h, 00h                ; CSD0Data0High register (CSD0_DR0_H)
 0044 5000              db              50h, 00h                ; CSD0Data0Low register (CSD0_DR0_L)
 0046 5500              db              55h, 00h                ; CSD0Data1High register (CSD0_DR1_H)
 0048 5100              db              51h, 00h                ; CSD0Data1Low register (CSD0_DR1_L)
 004A 5B00              db              5bh, 00h                ; CSD1Control0 register (CSD1_CR0)
 004C 5F00              db              5fh, 00h                ; CSD1Control1 register (CSD1_CR1)
 004E 5E00              db              5eh, 00h                ; CSD1CounterHigh register (CSD1_CNT_H)
 0050 5A00              db              5ah, 00h                ; CSD1CounterLow register (CSD1_CNT_L)
 0052 5C00              db              5ch, 00h                ; CSD1Data0High register (CSD1_DR0_H)
 0054 5800              db              58h, 00h                ; CSD1Data0Low register (CSD1_DR0_L)
 0056 5D00              db              5dh, 00h                ; CSD1Data1High register (CSD1_DR1_H)
 0058 5900              db              59h, 00h                ; CSD1Data1Low register (CSD1_DR1_L)
 005A E600              db              e6h, 00h                ; DecimatorControl_0 register (DEC_CR0)
 005C E700              db              e7h, 00h                ; DecimatorControl_1 register (DEC_CR1)
 005E E400              db              e4h, 00h                ; DecimatorDataHigh register (DEC_DH)
 0060 E500              db              e5h, 00h                ; DecimatorDataLow register (DEC_DL)
 0062 D600              db              d6h, 00h                ; I2CConfig register (I2CCFG)
 0064 CA00              db              cah, 00h                ; IDACMode register (IDACMODE)
 0066 CB00              db              cbh, 00h                ; PWMSource register (PWMSRC)
 0068 C800              db              c8h, 00h                ; PWMVoltageReference_0 register (PWMVREF0)
 006A C900              db              c9h, 00h                ; PWMVoltageReference_1 register (PWMVREF1)
 006C 6200              db              62h, 00h                ; PWM_Control register (PWM_CR)
 006E B700              db              b7h, 00h                ; RowDigitalInterconnectInputSelect:0 register (RDI0DSM)
 0070 BF00              db              bfh, 00h                ; RowDigitalInterconnectInputSelect:1 register (RDI1DSM)
 0072 B000              db              b0h, 00h                ; Row_0_InputMux register (RDI0RI)
 0074 B100              db              b1h, 00h                ; Row_0_InputSync register (RDI0SYN)
 0076 B200              db              b2h, 00h                ; Row_0_LogicInputAMux register (RDI0IS)
 0078 B333              db              b3h, 33h                ; Row_0_LogicSelect_0 register (RDI0LT0)
 007A B433              db              b4h, 33h                ; Row_0_LogicSelect_1 register (RDI0LT1)
 007C B501              db              b5h, 01h                ; Row_0_OutputDrive_0 register (RDI0SRO0)
 007E B600              db              b6h, 00h                ; Row_0_OutputDrive_1 register (RDI0SRO1)
 0080 B855              db              b8h, 55h                ; Row_1_InputMux register (RDI1RI)
 0082 B900              db              b9h, 00h                ; Row_1_InputSync register (RDI1SYN)
 0084 BA10              db              bah, 10h                ; Row_1_LogicInputAMux register (RDI1IS)
 0086 BB33              db              bbh, 33h                ; Row_1_LogicSelect_0 register (RDI1LT0)
 0088 BC33              db              bch, 33h                ; Row_1_LogicSelect_1 register (RDI1LT1)
 008A BD02              db              bdh, 02h                ; Row_1_OutputDrive_0 register (RDI1SRO0)
 008C BE00              db              beh, 00h                ; Row_1_OutputDrive_1 register (RDI1SRO1)
 008E CD00              db              cdh, 00h                ; TSCMPHigh register (TSCMPH)
 0090 CE00              db              ceh, 00h                ; TSCMPLow register (TSCMPL)
 0092 CC00              db              cch, 00h                ; TSource:0 register (TSCR0)
 0094 CF00              db              cfh, 00h                ; TSource:1 register (TSCR1)
 0096 FF                db              ffh
 0097           LoadConfigTBL_led_display_Bank1:
 0097           ;  Instance name SAR10, User Module SAR10
 0097           ;  Instance name Timer16, User Module Timer16
 0097           ;       Instance name Timer16, Block Name TIMER16_LSB(DBC00)
 0097 2300              db              23h, 00h                ;Timer16_(DBC00CR1)
 0099 2000              db              20h, 00h                ;Timer16_FUNC_LSB_REG(DBC00FN)
 009B 2101              db              21h, 01h                ;Timer16_INPUT_LSB_REG(DBC00IN)
 009D 2240              db              22h, 40h                ;Timer16_OUTPUT_LSB_REG(DBC00OU)
 009F           ;       Instance name Timer16, Block Name TIMER16_MSB(DBC01)
 009F 2700              db              27h, 00h                ;Timer16_(DBC01CR1)
 00A1 2420              db              24h, 20h                ;Timer16_FUNC_MSB_REG(DBC01FN)
 00A3 2531              db              25h, 31h                ;Timer16_INPUT_MSB_REG(DBC01IN)
 00A5 2640              db              26h, 40h                ;Timer16_OUTPUT_MSB_REG(DBC01OU)
 00A7           ;  Instance name Timer8, User Module Timer8
 00A7           ;       Instance name Timer8, Block Name TIMER8(DBC10)
 00A7 3300              db              33h, 00h                ;Timer8_(DBC10CR1)
 00A9 3030              db              30h, 30h                ;Timer8_FUNC_REG(DBC10FN)
 00AB 3101              db              31h, 01h                ;Timer8_INPUT_REG(DBC10IN)
 00AD 3240              db              32h, 40h                ;Timer8_OUTPUT_REG(DBC10OU)
 00AF           ;  Instance name UART_Board, User Module UART
 00AF           ;       Instance name UART_Board, Block Name RX(DCC13)
 00AF 3F00              db              3fh, 00h                ;UART_Board_(DCC13CR1)
 00B1 3C05              db              3ch, 05h                ;UART_Board_RX_FUNC_REG   (DCC13FN)
 00B3 3DC1              db              3dh, c1h                ;UART_Board_RX_INPUT_REG  (DCC13IN)
 00B5 3E40              db              3eh, 40h                ;UART_Board_RX_OUTPUT_REG (DCC13OU)
 00B7           ;       Instance name UART_Board, Block Name TX(DCC12)
 00B7 3B00              db              3bh, 00h                ;UART_Board_(DCC12CR1)
 00B9 381D              db              38h, 1dh                ;UART_Board_TX_FUNC_REG   (DCC12FN)
 00BB 3901              db              39h, 01h                ;UART_Board_TX_INPUT_REG  (DCC12IN)
 00BD 3A44              db              3ah, 44h                ;UART_Board_TX_OUTPUT_REG (DCC12OU)
 00BF           ;  Instance name UART_Sensor, User Module UART
 00BF           ;       Instance name UART_Sensor, Block Name RX(DCC03)
 00BF 2F00              db              2fh, 00h                ;UART_Sensor_(DCC03CR1)
 00C1 2C05              db              2ch, 05h                ;UART_Sensor_RX_FUNC_REG   (DCC03FN)
 00C3 2DC1              db              2dh, c1h                ;UART_Sensor_RX_INPUT_REG  (DCC03IN)
 00C5 2E40              db              2eh, 40h                ;UART_Sensor_RX_OUTPUT_REG (DCC03OU)
 00C7           ;       Instance name UART_Sensor, Block Name TX(DCC02)
 00C7 2B00              db              2bh, 00h                ;UART_Sensor_(DCC02CR1)
 00C9 281D              db              28h, 1dh                ;UART_Sensor_TX_FUNC_REG   (DCC02FN)
 00CB 2901              db              29h, 01h                ;UART_Sensor_TX_INPUT_REG  (DCC02IN)
 00CD 2A44              db              2ah, 44h                ;UART_Sensor_TX_OUTPUT_REG (DCC02OU)
 00CF           ;  Global Register values Bank 1
 00CF A800              db              a8h, 00h                ; ADCControl0 register (ADC_CR0)
 00D1 A908              db              a9h, 08h                ; ADCControl1 register (ADC_CR1)
 00D3 AA00              db              aah, 00h                ; ADCControl2 register (ADC_CR2)
 00D5 AB00              db              abh, 00h                ; ADCControl3 register (ADC_CR3TRIM)
 00D7 AC00              db              ach, 00h                ; ADCControl4 register (ADC_CR4)
 00D9 6100              db              61h, 00h                ; AnalogClockSelect1 register (CLK_CR1)
 00DB 6900              db              69h, 00h                ; AnalogClockSelect2 register (CLK_CR2)
 00DD 6000              db              60h, 00h                ; AnalogColumnClockSelect register (CLK_CR0)
 00DF 6200              db              62h, 00h                ; AnalogIOControl_0 register (ABF_CR0)
 00E1 6733              db              67h, 33h                ; AnalogLUTControl0 register (ALT_CR0)
 00E3 6800              db              68h, 00h                ; AnalogLUTControl1 register (ALT_CR1)
 00E5 5F00              db              5fh, 00h                ; CMPClock:0 register (CMPCLK0)
 00E7 5E00              db              5eh, 00h                ; CMPClock:1 register (CMPCLK1)
 00E9 5B02              db              5bh, 02h                ; CMPColumnMux register (CMPCOLMUX)
 00EB 5D00              db              5dh, 00h                ; CMPFilterControl register (CMPFLTCR)
 00ED 5C00              db              5ch, 00h                ; CMPPWMControl register (CMPPWMCR)
 00EF 5900              db              59h, 00h                ; CSCMOGlobalOutEnable register (CSCMPGOEN)
 00F1 5800              db              58h, 00h                ; CSCMPControl:0 register (CSCMPCR0)
 00F3 5A33              db              5ah, 33h                ; CSLUTControl register (CSLUTCR0)
 00F5 6400              db              64h, 00h                ; ComparatorGlobalOutEn register (CMP_GO_EN)
 00F7 6500              db              65h, 00h                ; ComparatorGlobalOutEn1 register (CMP_GO_EN1)
 00F9 FD00              db              fdh, 00h                ; DAC_Control register (DAC_CR0)
 00FB DC00              db              dch, 00h                ; DAC_Control_1 register (DAC_CR1)
 00FD D100              db              d1h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
 00FF A100              db              a1h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Input_Control register (GDI_E_IN_CR)
 0101 D300              db              d3h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
 0103 A300              db              a3h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Output_Control register (GDI_E_OU_CR)
 0105 D000              db              d0h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
 0107 A000              db              a0h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Input_Control register (GDI_O_IN_CR)
 0109 D200              db              d2h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
 010B A200              db              a2h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Output_Control register (GDI_O_OU_CR)
 010D AD00              db              adh, 00h                ; I2CAddress register (I2C_ADDR)
 010F E17F              db              e1h, 7fh                ; OscillatorControl_1 register (OSC_CR1)
 0111 E200              db              e2h, 00h                ; OscillatorControl_2 register (OSC_CR2)
 0113 DF26              db              dfh, 26h                ; OscillatorControl_3 register (OSC_CR3)
 0115 DE01              db              deh, 01h                ; OscillatorControl_4 register (OSC_CR4)
 0117 DD00              db              ddh, 00h                ; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
 0119 D800              db              d8h, 00h                ; Port_0_MUXBusCtrl register (MUX_CR0)
 011B D900              db              d9h, 00h                ; Port_1_MUXBusCtrl register (MUX_CR1)
 011D DA00              db              dah, 00h                ; Port_2_MUXBusCtrl register (MUX_CR2)
 011F DB00              db              dbh, 00h                ; Port_3_MUXBusCtrl register (MUX_CR3)
 0121 EC00              db              ech, 00h                ; Port_4_MUXBusCtrl register (MUX_CR4)
 0123 A700              db              a7h, 00h                ; RTClockControl register (RTCCR)
 0125 A400              db              a4h, 00h                ; RTCurrentHour register (RTCH)
 0127 A500              db              a5h, 00h                ; RTCurrentMinute register (RTCM)
 0129 A600              db              a6h, 00h                ; RTCurrentSecond register (RTCS)
 012B 5300              db              53h, 00h                ; VDAC5Control0:0 register (VDAC50CR0)
 012D 5700              db              57h, 00h                ; VDAC5Control0:1 register (VDAC51CR0)
 012F E700              db              e7h, 00h                ; VDACTrim register (VDAC_TRIM)
 0131 FF                db              ffh
                AREA psoc_config(rom, rel)
 0000           LoadConfigTBL_led_display_Ordered:
 0000           ;  Ordered Global Register values
 0000 70EF          and   F, ~FLAG_XIO_MASK
 0002 620044            mov     reg[00h], 44h           ; Port_0_Data register (PRT0DR)
 0005 7110          or    F, FLAG_XIO_MASK
 0007 6200FE            mov     reg[00h], feh           ; Port_0_DriveMode_0 register (PRT0DM0)
 000A 620101            mov     reg[01h], 01h           ; Port_0_DriveMode_1 register (PRT0DM1)
 000D 70EF          and   F, ~FLAG_XIO_MASK
 000F 620300            mov     reg[03h], 00h           ; Port_0_DriveMode_2 register (PRT0DM2)
 0012 620211            mov     reg[02h], 11h           ; Port_0_GlobalSelect register (PRT0GS)
 0015 7110          or    F, FLAG_XIO_MASK
 0017 620200            mov     reg[02h], 00h           ; Port_0_IntCtrl_0 register (PRT0IC0)
 001A 620300            mov     reg[03h], 00h           ; Port_0_IntCtrl_1 register (PRT0IC1)
 001D 70EF          and   F, ~FLAG_XIO_MASK
 001F 620100            mov     reg[01h], 00h           ; Port_0_IntEn register (PRT0IE)
 0022 6204A0            mov     reg[04h], a0h           ; Port_1_Data register (PRT1DR)
 0025 7110          or    F, FLAG_XIO_MASK
 0027 6204A0            mov     reg[04h], a0h           ; Port_1_DriveMode_0 register (PRT1DM0)
 002A 6205FF            mov     reg[05h], ffh           ; Port_1_DriveMode_1 register (PRT1DM1)
 002D 70EF          and   F, ~FLAG_XIO_MASK
 002F 6207FF            mov     reg[07h], ffh           ; Port_1_DriveMode_2 register (PRT1DM2)
 0032 620600            mov     reg[06h], 00h           ; Port_1_GlobalSelect register (PRT1GS)
 0035 7110          or    F, FLAG_XIO_MASK
 0037 620600            mov     reg[06h], 00h           ; Port_1_IntCtrl_0 register (PRT1IC0)
 003A 620700            mov     reg[07h], 00h           ; Port_1_IntCtrl_1 register (PRT1IC1)
 003D 70EF          and   F, ~FLAG_XIO_MASK
 003F 620500            mov     reg[05h], 00h           ; Port_1_IntEn register (PRT1IE)
 0042 620800            mov     reg[08h], 00h           ; Port_2_Data register (PRT2DR)
 0045 7110          or    F, FLAG_XIO_MASK
 0047 620801            mov     reg[08h], 01h           ; Port_2_DriveMode_0 register (PRT2DM0)
 004A 6209FE            mov     reg[09h], feh           ; Port_2_DriveMode_1 register (PRT2DM1)
 004D 70EF          and   F, ~FLAG_XIO_MASK
 004F 620BEE            mov     reg[0bh], eeh           ; Port_2_DriveMode_2 register (PRT2DM2)
 0052 620A11            mov     reg[0ah], 11h           ; Port_2_GlobalSelect register (PRT2GS)
 0055 7110          or    F, FLAG_XIO_MASK
 0057 620A00            mov     reg[0ah], 00h           ; Port_2_IntCtrl_0 register (PRT2IC0)
 005A 620B00            mov     reg[0bh], 00h           ; Port_2_IntCtrl_1 register (PRT2IC1)
 005D 70EF          and   F, ~FLAG_XIO_MASK
 005F 620900            mov     reg[09h], 00h           ; Port_2_IntEn register (PRT2IE)
 0062 620C00            mov     reg[0ch], 00h           ; Port_3_Data register (PRT3DR)
 0065 7110          or    F, FLAG_XIO_MASK
 0067 620C00            mov     reg[0ch], 00h           ; Port_3_DriveMode_0 register (PRT3DM0)
 006A 620D00            mov     reg[0dh], 00h           ; Port_3_DriveMode_1 register (PRT3DM1)
 006D 70EF          and   F, ~FLAG_XIO_MASK
 006F 620F00            mov     reg[0fh], 00h           ; Port_3_DriveMode_2 register (PRT3DM2)
 0072 620E00            mov     reg[0eh], 00h           ; Port_3_GlobalSelect register (PRT3GS)
 0075 7110          or    F, FLAG_XIO_MASK
 0077 620E00            mov     reg[0eh], 00h           ; Port_3_IntCtrl_0 register (PRT3IC0)
 007A 620F00            mov     reg[0fh], 00h           ; Port_3_IntCtrl_1 register (PRT3IC1)
 007D 70EF          and   F, ~FLAG_XIO_MASK
 007F 620D00            mov     reg[0dh], 00h           ; Port_3_IntEn register (PRT3IE)
 0082 621000            mov     reg[10h], 00h           ; Port_4_Data register (PRT4DR)
 0085 7110          or    F, FLAG_XIO_MASK
 0087 621000            mov     reg[10h], 00h           ; Port_4_DriveMode_0 register (PRT4DM0)
 008A 621100            mov     reg[11h], 00h           ; Port_4_DriveMode_1 register (PRT4DM1)
 008D 70EF          and   F, ~FLAG_XIO_MASK
 008F 621300            mov     reg[13h], 00h           ; Port_4_DriveMode_2 register (PRT4DM2)
 0092 621200            mov     reg[12h], 00h           ; Port_4_GlobalSelect register (PRT4GS)
 0095 7110          or    F, FLAG_XIO_MASK
 0097 621200            mov     reg[12h], 00h           ; Port_4_IntCtrl_0 register (PRT4IC0)
 009A 621300            mov     reg[13h], 00h           ; Port_4_IntCtrl_1 register (PRT4IC1)
 009D 70EF          and   F, ~FLAG_XIO_MASK
 009F 621100            mov     reg[11h], 00h           ; Port_4_IntEn register (PRT4IE)
 00A2 70EF          and   F, ~FLAG_XIO_MASK
 00A4 7F                ret
 00A5           
 00A5           
 00A5           ; PSoC Configuration file trailer PsocConfig.asm
