// Seed: 1101181296
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2
);
  wor id_4;
  id_5(
      .id_0(1),
      .id_1(id_1),
      .id_2(1'b0),
      .id_3(1'b0),
      .id_4(id_6 == ~1'h0),
      .id_5(id_4 * id_4 - id_4),
      .id_6(1),
      .id_7(1 == 1'd0),
      .id_8(id_6),
      .id_9(id_1),
      .id_10(1),
      .id_11(1 == id_4),
      .id_12(&id_6)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_16,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wire id_12,
    output tri0 id_13,
    input tri1 id_14
);
  wire id_17, id_18, id_19;
  wire id_20;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
