// Seed: 876741002
module module_0 (
    input tri id_0
);
  wire id_2;
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output supply0 id_2
    , id_16,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input uwire id_10,
    input wor id_11,
    input wire id_12,
    input uwire id_13,
    input supply0 id_14
);
  wire id_17;
  assign (pull1, strong0) id_17 = 1;
  wand id_18 = id_14;
  module_0(
      id_4
  );
  always id_2 = 1;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
