{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717441349276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717441349276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 15:02:29 2024 " "Processing started: Mon Jun  3 15:02:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717441349276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441349276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab5_VHDL_OctalDecoder -c MTran_Lab5_VHDL_OctalDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab5_VHDL_OctalDecoder -c MTran_Lab5_VHDL_OctalDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441349276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717441349481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717441349481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab5_vhdl_octaldecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab5_vhdl_octaldecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab5_VHDL_OctalDecoder-behavioral " "Found design unit 1: MTran_Lab5_VHDL_OctalDecoder-behavioral" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717441355978 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab5_VHDL_OctalDecoder " "Found entity 1: MTran_Lab5_VHDL_OctalDecoder" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717441355978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab5_VHDL_OctalDecoder " "Elaborating entity \"MTran_Lab5_VHDL_OctalDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717441355994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN MTran_Lab5_VHDL_OctalDecoder.vhd(71) " "VHDL Process Statement warning at MTran_Lab5_VHDL_OctalDecoder.vhd(71): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717441355994 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_output MTran_Lab5_VHDL_OctalDecoder.vhd(83) " "VHDL Process Statement warning at MTran_Lab5_VHDL_OctalDecoder.vhd(83): signal \"LED_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717441355995 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_output MTran_Lab5_VHDL_OctalDecoder.vhd(94) " "VHDL Process Statement warning at MTran_Lab5_VHDL_OctalDecoder.vhd(94): signal \"LED_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717441355995 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_output MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "VHDL Process Statement warning at MTran_Lab5_VHDL_OctalDecoder.vhd(69): inferring latch(es) for signal or variable \"LED_output\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[0\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[0\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[1\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[1\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[2\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[2\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[3\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[3\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[4\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[4\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[5\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[5\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[6\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[6\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_output\[7\] MTran_Lab5_VHDL_OctalDecoder.vhd(69) " "Inferred latch for \"LED_output\[7\]\" at MTran_Lab5_VHDL_OctalDecoder.vhd(69)" {  } { { "MTran_Lab5_VHDL_OctalDecoder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab5/Week5/VHDL/MTran_Lab5_VHDL_OctalDecoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441355996 "|MTran_Lab5_VHDL_OctalDecoder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717441356373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717441356584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717441356584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717441356600 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717441356600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717441356600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717441356600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717441356606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 15:02:36 2024 " "Processing ended: Mon Jun  3 15:02:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717441356606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717441356606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717441356606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717441356606 ""}
