0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v,1688362170,verilog,,,,tb_full_adder,,,,,,,,
C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v,1687775853,verilog,,C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Top_Module.v,,Four_bit_Adder,,,,,,,,
C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Seven_Segment.v,1687865452,verilog,,C:/Users/DELL/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v,,Seven_Segment,,,,,,,,
C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Top_Module.v,1687865477,verilog,,C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Seven_Segment.v,,Top_Module,,,,,,,,
