Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Mon Nov 21 20:00:45 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top|pclk_mod_in} [get_ports {pclk_mod_in}] -add
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -3.269231 -6.538462}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT1}] -add
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -8.653846 -17.307692}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT0}] -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -5.000000 -10.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT3}] -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 0.000000 0.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT1}] -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -8.750000 -17.500000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}] -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred}  -master_clock {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -source [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -edges {1 2 3}  -edge_shift {0.000000 1.250000 2.500000}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut.CLKDIVOUT}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top|pclk_mod_in}]


Logical Constraint:
+-----------------------------------------------------------------------------------------------------------------------+
| Object                                                                          | Attribute          | Value         
+-----------------------------------------------------------------------------------------------------------------------+
| de_input_ibuf                                                                   | PAP_DONT_TOUCH     | TRUE          
| hs_input_ibuf                                                                   | PAP_DONT_TOUCH     | TRUE          
| pclk_mod_in_ibuf                                                                | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[0]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[1]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[2]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[3]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[4]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[5]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[6]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_b_ibuf[7]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[0]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[1]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[2]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[3]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[4]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[5]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[6]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_g_ibuf[7]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[0]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[1]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[2]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[3]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[4]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[5]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[6]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rgb_r_ibuf[7]                                                                   | PAP_DONT_TOUCH     | TRUE          
| rst_n_ibuf                                                                      | PAP_DONT_TOUCH     | TRUE          
| sys_clk_ibuf                                                                    | PAP_DONT_TOUCH     | TRUE          
| uart_rx_ibuf                                                                    | PAP_DONT_TOUCH     | TRUE          
| vs_input_ibuf                                                                   | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1                                         | PAP_LOC            | PLL_82_71     
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut     | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut     | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut                | PAP_DONT_TOUCH     | TRUE          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut                | PAP_DONT_TOUCH     | TRUE          
+-----------------------------------------------------------------------------------------------------------------------+

IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | DIFFOD_ON     | INR_ON     | PD2     | PD3     | PU2_B     | PU3_B     | DIFF_DRV_STRENGTH     | DIFFOUT_CM     | PREEMP     | OUTPUT_IMPEDANCEIO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds0                    | output        | D17     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds1                    | output        | E18     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds2                    | output        | H13     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds3                    | output        | G13     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds4                    | output        | F13     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| ds5                    | output        | J17     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| shcp                   | output        | J14     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| shcp1                  | output        | J18     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| stcp                   | output        | J15     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| stcp1                  | output        | F14     | 3.3       | LVTTL33        |                | FAST     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_clk_n             | output        | A16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_clk_p             | output        | B16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_n[0]         | output        | A14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_n[1]         | output        | A11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_n[2]         | output        | A10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_p[0]         | output        | B14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_p[1]         | output        | B11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| tmds_data_p[2]         | output        | B10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| de_input               | input         | P13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| hs_input               | input         | R13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| pclk_mod_in            | input         | T18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[0]               | input         | P14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[1]               | input         | R15     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[2]               | input         | R14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[3]               | input         | T16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[4]               | input         | R16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[5]               | input         | U16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[6]               | input         | V16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_b[7]               | input         | V17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[0]               | input         | T17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[1]               | input         | U17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[2]               | input         | M14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[3]               | input         | M13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[4]               | input         | L15     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[5]               | input         | L14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[6]               | input         | L18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_g[7]               | input         | N18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[0]               | input         | N16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[1]               | input         | L17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[2]               | input         | N15     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[3]               | input         | L13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[4]               | input         | P18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[5]               | input         | R17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[6]               | input         | R18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rgb_r[7]               | input         | N14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| rst_n                  | input         | U12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| sys_clk                | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| uart_rx                | input         | D18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
| vs_input               | input         | T13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                 |                 |               |            |                 |                     |                     |              |              |               |            |         |         |           |           |                       |                |            |                                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                             | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_0         | ntclkbufg_0     | 180        
| CLKOUT3             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_1         | ntclkbufg_1     | 420        
+-----------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                     | Rst_Source_Inst                                                                              | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ipsl_hmic_h_top/pll_rst_1                                                                  | N11_0                                                                                        | 5773       
| _$$_GND_$$_                                                                                  | _$$_GND_$$_                                                                                  | 29         
| dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]                                              | dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]                                               | 11         
| u_ipsl_hmic_h_top/pll_rst                                                                    | N11                                                                                          | 1          
| u_top_color_block_mean/u_video_pixel_counter/N11                                             | u_top_color_block_mean/u_video_pixel_counter/N11_inv                                         | 19         
| u_top_uart_cmd_resolve/u_m_bps/N35                                                           | u_top_uart_cmd_resolve/u_m_bps/N35                                                           | 10         
| u_top_uart_cmd_resolve/u_m_s2p/N95                                                           | u_top_uart_cmd_resolve/u_m_s2p/N95_inv                                                       | 4          
| u_top_white_block_mean/u_video_pixel_counter/N11                                             | u_top_white_block_mean/u_video_pixel_counter/N11                                             | 19         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0                           | 138        
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll                                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll                 | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [0]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [1]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [2]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [3]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [4]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy                           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn                                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [3]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[3].inv_dut                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [4]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[4].inv_dut                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [5]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[5].inv_dut                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [6]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[6].inv_dut                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [7]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[7].inv_dut                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [10]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[10].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [11]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[11].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [12]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[12].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [27]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[27].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [28]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[28].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [29]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[29].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [32]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[32].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [33]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[33].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [34]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[34].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [35]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[35].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [36]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[36].inv_dut                | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [2]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[2].inv_dut                 | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [9]                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[9].inv_dut                 | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [17]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[17].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [18]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[18].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [19]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[19].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [20]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[20].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [21]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[21].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [22]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[22].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [23]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[23].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [24]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[24].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [25]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[25].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [31]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[31].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [37]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[37].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [40]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[40].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [41]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[41].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [42]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[42].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [43]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[43].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [44]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[44].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [45]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[45].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [46]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[46].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [47]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[47].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [48]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[48].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [49]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[49].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [51]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[51].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [52]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[52].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [55]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[55].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [56]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[56].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [57]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[57].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [58]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[58].inv_dut                | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs [59]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/gtp_int_dut[59].inv_dut                | 1          
| frame_read_write_m0/read_fifo_aclr                                                           | frame_read_write_m0/frame_fifo_read_m0/fifo_aclr                                             | 105        
| frame_read_write_m0/write_fifo_aclr                                                          | frame_read_write_m0/frame_fifo_write_m0/fifo_aclr                                            | 142        
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0     | 10         
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                       | CE_Source_Inst                                                                                           | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_write_req_gen_m0/N6                                                                       | cmos_write_req_gen_m0/N6                                                                                 | 4          
| u_aq_axi_master/N450                                                                           | u_aq_axi_master/N450                                                                                     | 32         
| u_aq_axi_master/N594                                                                           | u_aq_axi_master/N594_9                                                                                   | 6          
| u_aq_axi_master/N649                                                                           | u_aq_axi_master/N649                                                                                     | 1          
| u_aq_axi_master/N644                                                                           | u_aq_axi_master/N644_1                                                                                   | 8          
| u_aq_axi_master/_N23                                                                           | u_aq_axi_master/rd_state_fsm_8[2:0]                                                                      | 23         
| u_aq_axi_master/N583                                                                           | u_aq_axi_master/N583                                                                                     | 2          
| u_aq_axi_master/N731                                                                           | u_aq_axi_master/N731                                                                                     | 21         
| u_aq_axi_master/N559                                                                           | u_aq_axi_master/N559                                                                                     | 8          
| u_aq_axi_master/N504                                                                           | u_aq_axi_master/N504                                                                                     | 23         
| u_aq_axi_master/N19                                                                            | u_aq_axi_master/N19                                                                                      | 2          
| u_aq_axi_master/N513                                                                           | u_aq_axi_master/N513                                                                                     | 21         
| u_aq_axi_master/N488                                                                           | u_aq_axi_master/N488_11                                                                                  | 7          
| cmd_vaild                                                                                      | u_top_uart_cmd_resolve/u_m_decoder/r_cmd_vaild                                                           | 32         
| nt_rst_n                                                                                       | rst_n_ibuf                                                                                               | 3          
| frame_read_write_m0/frame_fifo_read_m0/N228                                                    | frame_read_write_m0/frame_fifo_read_m0/N228_1                                                            | 19         
| frame_read_write_m0/frame_fifo_read_m0/N252                                                    | frame_read_write_m0/frame_fifo_read_m0/N252                                                              | 19         
| frame_read_write_m0/frame_fifo_read_m0/N185                                                    | frame_read_write_m0/frame_fifo_read_m0/N185_8                                                            | 7          
| frame_read_write_m0/frame_fifo_read_m0/N281                                                    | frame_read_write_m0/frame_fifo_read_m0/N281                                                              | 16         
| frame_read_write_m0/frame_fifo_write_m0/N166                                                   | frame_read_write_m0/frame_fifo_write_m0/N166_1_6                                                         | 6          
| frame_read_write_m0/frame_fifo_write_m0/N209                                                   | frame_read_write_m0/frame_fifo_write_m0/N209_1                                                           | 19         
| frame_read_write_m0/frame_fifo_write_m0/N232                                                   | frame_read_write_m0/frame_fifo_write_m0/N232                                                             | 19         
| u_top_color_block_mean/u_block_mean_B/N1163                                                    | u_top_color_block_mean/u_block_mean_B/N1163_1_4                                                          | 9          
| u_top_color_block_mean/u_block_mean_B/N1152                                                    | u_top_color_block_mean/u_block_mean_B/N1152                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1254                                                    | u_top_color_block_mean/u_block_mean_B/N1254                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1259                                                    | u_top_color_block_mean/u_block_mean_B/N1259                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1264                                                    | u_top_color_block_mean/u_block_mean_B/N1264                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1269                                                    | u_top_color_block_mean/u_block_mean_B/N1269                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1274                                                    | u_top_color_block_mean/u_block_mean_B/N1274                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1279                                                    | u_top_color_block_mean/u_block_mean_B/N1279                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1284                                                    | u_top_color_block_mean/u_block_mean_B/N1284                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1289                                                    | u_top_color_block_mean/u_block_mean_B/N1289                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1294                                                    | u_top_color_block_mean/u_block_mean_B/N1294                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1299                                                    | u_top_color_block_mean/u_block_mean_B/N1299                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1304                                                    | u_top_color_block_mean/u_block_mean_B/N1304                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1309                                                    | u_top_color_block_mean/u_block_mean_B/N1309                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1314                                                    | u_top_color_block_mean/u_block_mean_B/N1314                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1319                                                    | u_top_color_block_mean/u_block_mean_B/N1319                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1324                                                    | u_top_color_block_mean/u_block_mean_B/N1324                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1329                                                    | u_top_color_block_mean/u_block_mean_B/N1329                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1334                                                    | u_top_color_block_mean/u_block_mean_B/N1334                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1339                                                    | u_top_color_block_mean/u_block_mean_B/N1339                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1344                                                    | u_top_color_block_mean/u_block_mean_B/N1344                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1349                                                    | u_top_color_block_mean/u_block_mean_B/N1349                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1354                                                    | u_top_color_block_mean/u_block_mean_B/N1354                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1359                                                    | u_top_color_block_mean/u_block_mean_B/N1359                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1364                                                    | u_top_color_block_mean/u_block_mean_B/N1364                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1369                                                    | u_top_color_block_mean/u_block_mean_B/N1369                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1374                                                    | u_top_color_block_mean/u_block_mean_B/N1374                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1379                                                    | u_top_color_block_mean/u_block_mean_B/N1379                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1384                                                    | u_top_color_block_mean/u_block_mean_B/N1384                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1389                                                    | u_top_color_block_mean/u_block_mean_B/N1389                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1394                                                    | u_top_color_block_mean/u_block_mean_B/N1394                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1399                                                    | u_top_color_block_mean/u_block_mean_B/N1399                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1404                                                    | u_top_color_block_mean/u_block_mean_B/N1404                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1409                                                    | u_top_color_block_mean/u_block_mean_B/N1409                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1414                                                    | u_top_color_block_mean/u_block_mean_B/N1414                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1419                                                    | u_top_color_block_mean/u_block_mean_B/N1419                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1424                                                    | u_top_color_block_mean/u_block_mean_B/N1424                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1429                                                    | u_top_color_block_mean/u_block_mean_B/N1429                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1142                                                    | u_top_color_block_mean/u_block_mean_B/N1142                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1137                                                    | u_top_color_block_mean/u_block_mean_B/N1137                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1147                                                    | u_top_color_block_mean/u_block_mean_B/N1147                                                              | 42         
| u_top_color_block_mean/u_block_mean_B/N1167                                                    | u_top_color_block_mean/u_block_mean_B/N1167                                                              | 6          
| u_top_color_block_mean/u_block_mean_B/N1171                                                    | u_top_color_block_mean/u_block_mean_B/N1171                                                              | 1680       
| u_top_color_block_mean/u_block_mean_G/N1163                                                    | u_top_color_block_mean/u_block_mean_G/N1163_1_4                                                          | 18         
| u_top_color_block_mean/u_block_mean_G/N1167                                                    | u_top_color_block_mean/u_block_mean_G/N1167                                                              | 6          
| u_top_color_block_mean/u_video_pixel_counter/N88                                               | u_top_color_block_mean/u_video_pixel_counter/N88                                                         | 6          
| u_top_color_block_mean/u_video_pixel_counter/N45                                               | u_top_color_block_mean/u_video_pixel_counter/N45                                                         | 6          
| u_top_fifo_to_led/u_WS2812/N6877                                                               | u_top_fifo_to_led/u_WS2812/N6877_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N6937                                                               | u_top_fifo_to_led/u_WS2812/N6937_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N6997                                                               | u_top_fifo_to_led/u_WS2812/N6997_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7057                                                               | u_top_fifo_to_led/u_WS2812/N7057_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7117                                                               | u_top_fifo_to_led/u_WS2812/N7117_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7177                                                               | u_top_fifo_to_led/u_WS2812/N7177_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7237                                                               | u_top_fifo_to_led/u_WS2812/N7237_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7297                                                               | u_top_fifo_to_led/u_WS2812/N7297_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7357                                                               | u_top_fifo_to_led/u_WS2812/N7357_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7417                                                               | u_top_fifo_to_led/u_WS2812/N7417_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7477                                                               | u_top_fifo_to_led/u_WS2812/N7477_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7537                                                               | u_top_fifo_to_led/u_WS2812/N7537_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7597                                                               | u_top_fifo_to_led/u_WS2812/N7597_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7657                                                               | u_top_fifo_to_led/u_WS2812/N7657_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7717                                                               | u_top_fifo_to_led/u_WS2812/N7717_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7777                                                               | u_top_fifo_to_led/u_WS2812/N7777_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7837                                                               | u_top_fifo_to_led/u_WS2812/N7837_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7897                                                               | u_top_fifo_to_led/u_WS2812/N7897_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N7957                                                               | u_top_fifo_to_led/u_WS2812/N7957_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N8017                                                               | u_top_fifo_to_led/u_WS2812/N8017_1                                                                       | 2          
| u_top_fifo_to_led/u_WS2812/N6817                                                               | u_top_fifo_to_led/u_WS2812/N6817_1_4                                                                     | 10         
| u_top_fifo_to_led/u_WS2812/N6759                                                               | u_top_fifo_to_led/u_WS2812/N6759                                                                         | 6          
| u_top_fifo_to_led/u_data_tx/N151                                                               | u_top_fifo_to_led/u_data_tx/N151                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N153                                                               | u_top_fifo_to_led/u_data_tx/N153                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N154                                                               | u_top_fifo_to_led/u_data_tx/N154                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N155                                                               | u_top_fifo_to_led/u_data_tx/N155                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N156                                                               | u_top_fifo_to_led/u_data_tx/N156                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N157                                                               | u_top_fifo_to_led/u_data_tx/N157                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N158                                                               | u_top_fifo_to_led/u_data_tx/N158                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N159                                                               | u_top_fifo_to_led/u_data_tx/N159                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N160                                                               | u_top_fifo_to_led/u_data_tx/N160                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N161                                                               | u_top_fifo_to_led/u_data_tx/N161                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N162                                                               | u_top_fifo_to_led/u_data_tx/N162                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N163                                                               | u_top_fifo_to_led/u_data_tx/N163                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N164                                                               | u_top_fifo_to_led/u_data_tx/N164                                                                         | 24         
| u_top_fifo_to_led/u_data_tx/N165                                                               | u_top_fifo_to_led/u_data_tx/N165                                                                         | 8          
| u_top_fifo_to_led/u_data_tx/N1175                                                              | u_top_fifo_to_led/u_data_tx/N1175                                                                        | 16         
| u_top_fifo_to_led/u_data_tx/N1224                                                              | u_top_fifo_to_led/u_data_tx/N1224_7                                                                      | 24         
| u_top_fifo_to_led/u_data_tx/N1297                                                              | u_top_fifo_to_led/u_data_tx/N1297                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1370                                                              | u_top_fifo_to_led/u_data_tx/N1370                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1443                                                              | u_top_fifo_to_led/u_data_tx/N1443                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1516                                                              | u_top_fifo_to_led/u_data_tx/N1516                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1589                                                              | u_top_fifo_to_led/u_data_tx/N1589                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1662                                                              | u_top_fifo_to_led/u_data_tx/N1662                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1735                                                              | u_top_fifo_to_led/u_data_tx/N1735                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1808                                                              | u_top_fifo_to_led/u_data_tx/N1808                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1881                                                              | u_top_fifo_to_led/u_data_tx/N1881                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N1954                                                              | u_top_fifo_to_led/u_data_tx/N1954                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2027                                                              | u_top_fifo_to_led/u_data_tx/N2027                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2100                                                              | u_top_fifo_to_led/u_data_tx/N2100                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2173                                                              | u_top_fifo_to_led/u_data_tx/N2173                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2246                                                              | u_top_fifo_to_led/u_data_tx/N2246                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2319                                                              | u_top_fifo_to_led/u_data_tx/N2319                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2392                                                              | u_top_fifo_to_led/u_data_tx/N2392                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2465                                                              | u_top_fifo_to_led/u_data_tx/N2465                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2538                                                              | u_top_fifo_to_led/u_data_tx/N2538                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2611                                                              | u_top_fifo_to_led/u_data_tx/N2611                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2684                                                              | u_top_fifo_to_led/u_data_tx/N2684                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2757                                                              | u_top_fifo_to_led/u_data_tx/N2757                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2830                                                              | u_top_fifo_to_led/u_data_tx/N2830                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2903                                                              | u_top_fifo_to_led/u_data_tx/N2903                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N2976                                                              | u_top_fifo_to_led/u_data_tx/N2976                                                                        | 24         
| u_top_fifo_to_led/u_data_tx/N518                                                               | u_top_fifo_to_led/u_data_tx/N518_8                                                                       | 24         
| u_top_fifo_to_led/u_data_tx/data_flag                                                          | u_top_fifo_to_led/u_data_tx/N1                                                                           | 6          
| u_top_fifo_to_led/u_hc595/N168                                                                 | u_top_fifo_to_led/u_hc595/N168                                                                           | 3          
| u_top_fifo_to_led/u_hc595/N143                                                                 | u_top_fifo_to_led/u_hc595/N143                                                                           | 2          
| u_top_uart_cmd_resolve/u_m_decoder/N265                                                        | u_top_uart_cmd_resolve/u_m_decoder/N265                                                                  | 8          
| u_top_uart_cmd_resolve/u_m_decoder/N268                                                        | u_top_uart_cmd_resolve/u_m_decoder/N268_6                                                                | 8          
| u_top_uart_cmd_resolve/u_m_decoder/N258                                                        | u_top_uart_cmd_resolve/u_m_decoder/N258                                                                  | 8          
| u_top_uart_cmd_resolve/u_m_decoder/add_cnt                                                     | u_top_uart_cmd_resolve/u_m_decoder/state_c_fsm_25[1]_6                                                   | 32         
| u_top_uart_cmd_resolve/u_m_decoder/N255                                                        | u_top_uart_cmd_resolve/u_m_decoder/N255                                                                  | 24         
| u_top_uart_cmd_resolve/u_m_decoder/cmd2para_start                                              | u_top_uart_cmd_resolve/u_m_decoder/N56_0                                                                 | 8          
| u_top_uart_cmd_resolve/u_m_decoder/clen2cmd_start                                              | u_top_uart_cmd_resolve/u_m_decoder/N48_0                                                                 | 8          
| u_top_uart_cmd_resolve/u_m_s2p/N10                                                             | u_top_uart_cmd_resolve/u_m_s2p/N10                                                                       | 8          
| u_top_uart_cmd_resolve/w_bps_done                                                              | u_top_uart_cmd_resolve/u_m_bps/o_bps_done                                                                | 4          
| u_top_white_block_mean/u_block_mean_white/N1163                                                | u_top_white_block_mean/u_block_mean_white/N1163_1_4                                                      | 9          
| u_top_white_block_mean/u_block_mean_white/N1152                                                | u_top_white_block_mean/u_block_mean_white/N1152                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1254                                                | u_top_white_block_mean/u_block_mean_white/N1254                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1259                                                | u_top_white_block_mean/u_block_mean_white/N1259                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1264                                                | u_top_white_block_mean/u_block_mean_white/N1264                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1269                                                | u_top_white_block_mean/u_block_mean_white/N1269                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1274                                                | u_top_white_block_mean/u_block_mean_white/N1274                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1279                                                | u_top_white_block_mean/u_block_mean_white/N1279                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1284                                                | u_top_white_block_mean/u_block_mean_white/N1284                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1289                                                | u_top_white_block_mean/u_block_mean_white/N1289                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1294                                                | u_top_white_block_mean/u_block_mean_white/N1294                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1299                                                | u_top_white_block_mean/u_block_mean_white/N1299                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1304                                                | u_top_white_block_mean/u_block_mean_white/N1304                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1309                                                | u_top_white_block_mean/u_block_mean_white/N1309                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1314                                                | u_top_white_block_mean/u_block_mean_white/N1314                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1319                                                | u_top_white_block_mean/u_block_mean_white/N1319                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1324                                                | u_top_white_block_mean/u_block_mean_white/N1324                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1329                                                | u_top_white_block_mean/u_block_mean_white/N1329                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1334                                                | u_top_white_block_mean/u_block_mean_white/N1334                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1339                                                | u_top_white_block_mean/u_block_mean_white/N1339                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1344                                                | u_top_white_block_mean/u_block_mean_white/N1344                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1349                                                | u_top_white_block_mean/u_block_mean_white/N1349                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1354                                                | u_top_white_block_mean/u_block_mean_white/N1354                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1359                                                | u_top_white_block_mean/u_block_mean_white/N1359                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1364                                                | u_top_white_block_mean/u_block_mean_white/N1364                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1369                                                | u_top_white_block_mean/u_block_mean_white/N1369                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1374                                                | u_top_white_block_mean/u_block_mean_white/N1374                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1379                                                | u_top_white_block_mean/u_block_mean_white/N1379                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1384                                                | u_top_white_block_mean/u_block_mean_white/N1384                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1389                                                | u_top_white_block_mean/u_block_mean_white/N1389                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1394                                                | u_top_white_block_mean/u_block_mean_white/N1394                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1399                                                | u_top_white_block_mean/u_block_mean_white/N1399                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1404                                                | u_top_white_block_mean/u_block_mean_white/N1404                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1409                                                | u_top_white_block_mean/u_block_mean_white/N1409                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1414                                                | u_top_white_block_mean/u_block_mean_white/N1414                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1419                                                | u_top_white_block_mean/u_block_mean_white/N1419                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1424                                                | u_top_white_block_mean/u_block_mean_white/N1424                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1429                                                | u_top_white_block_mean/u_block_mean_white/N1429                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1142                                                | u_top_white_block_mean/u_block_mean_white/N1142                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1137                                                | u_top_white_block_mean/u_block_mean_white/N1137                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1147                                                | u_top_white_block_mean/u_block_mean_white/N1147                                                          | 14         
| u_top_white_block_mean/u_block_mean_white/N1167                                                | u_top_white_block_mean/u_block_mean_white/N1167                                                          | 6          
| u_top_white_block_mean/u_block_mean_white/N1171                                                | u_top_white_block_mean/u_block_mean_white/N1171                                                          | 560        
| u_top_white_block_mean/u_video_pixel_counter/N88                                               | u_top_white_block_mean/u_video_pixel_counter/N88                                                         | 6          
| u_top_white_block_mean/u_video_pixel_counter/N45                                               | u_top_white_block_mean/u_video_pixel_counter/N45                                                         | 6          
| video_timing_data_m0/color_bar_m0/N248                                                         | video_timing_data_m0/color_bar_m0/N248_10                                                                | 12         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done     | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110_inv                                 | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104_1                                   | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3                             | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3_inv                                   | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N286                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N286_4                                  | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N194                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N194                                    | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N294                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_1                                  | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_19                                 | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23                                  | 3          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403                                   | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N412                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N393_1                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N360                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N360_3                                 | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N363                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N363                                   | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N379                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N379                                   | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N421                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N421                                   | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N321                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N321_8                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N373                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N373                                   | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N315                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N315_8                                 | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N277                                   | 8          
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N82_1              | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N82_1                        | 12         
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N0_1               | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N0_1                         | 11         
| _$$_VCC_$$_                                                                                    | _$$_VCC_$$_                                                                                              | 33         
| read_en                                                                                        | video_timing_data_m0/color_bar_m0/video_active_d0                                                        | 3          
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N87_1             | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N87_1                       | 13         
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N0_1              | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N0_1                        | 14         
| wr_burst_data_req                                                                              | u_aq_axi_master/N6                                                                                       | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383               | 7          
| u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N87_1        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N87_1                  | 13         
| u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N0_1         | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N0_1                   | 13         
| u_top_fifo_to_led/u_port_in/rd_en                                                              | u_top_fifo_to_led/u_port_in/rd_en                                                                        | 6          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                          | Driver                                                                                                                    | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pclk_mod_in_g                                                                                     | cmos_pclkbufg                                                                                                             | 4887       
| sys_clk_g                                                                                         | sys_clkbufg                                                                                                               | 2353       
| u_top_color_block_mean/u_block_mean_B/block_y_changed                                             | u_top_color_block_mean/u_block_mean_B/N12.eq_2                                                                            | 1681       
| u_top_color_block_mean/u_block_mean_B/hs_rise                                                     | u_top_color_block_mean/u_block_mean_B/N3                                                                                  | 960        
| nt_hs_input                                                                                       | hs_input_ibuf                                                                                                             | 767        
| u_top_color_block_mean/u_block_mean_B/hs_d                                                        | u_top_color_block_mean/u_block_mean_B/hs_d                                                                                | 764        
| u_top_white_block_mean/u_block_mean_white/block_y_changed                                         | u_top_white_block_mean/u_block_mean_white/N12.eq_2                                                                        | 561        
| u_top_fifo_to_led/u_WS2812/led_cnt [1]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[1]                                                                                     | 481        
| ntclkbufg_1                                                                                       | clkbufg_1                                                                                                                 | 420        
| u_top_fifo_to_led/u_WS2812/led_cnt [0]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[0]                                                                                     | 362        
| u_top_fifo_to_led/u_WS2812/led_cnt [2]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[2]                                                                                     | 337        
| u_top_white_block_mean/u_block_mean_white/hs_rise                                                 | u_top_white_block_mean/u_block_mean_white/N3                                                                              | 320        
| u_top_white_block_mean/hs_o                                                                       | u_top_white_block_mean/u_rgb_to_gray/hs_d[2]                                                                              | 286        
| u_top_white_block_mean/u_block_mean_white/hs_d                                                    | u_top_white_block_mean/u_block_mean_white/hs_d                                                                            | 282        
| video_clk                                                                                         | video_clkbufg                                                                                                             | 246        
| u_top_color_block_mean/u_block_mean_G/send_cnt [0]                                                | u_top_color_block_mean/u_block_mean_G/send_cnt[0]                                                                         | 185        
| u_top_color_block_mean/u_block_mean_G/send_cnt [1]                                                | u_top_color_block_mean/u_block_mean_G/send_cnt[1]                                                                         | 184        
| ntclkbufg_0                                                                                       | clkbufg_0                                                                                                                 | 180        
| dvi_encoder_m0/encb/de_reg                                                                        | dvi_encoder_m0/encb/de_reg                                                                                                | 103        
| u_top_color_block_mean/u_block_mean_B/send_cnt [0]                                                | u_top_color_block_mean/u_block_mean_B/send_cnt[0]                                                                         | 95         
| u_top_white_block_mean/u_block_mean_white/send_cnt [0]                                            | u_top_white_block_mean/u_block_mean_white/send_cnt[0]                                                                     | 95         
| u_top_white_block_mean/u_block_mean_white/send_cnt [1]                                            | u_top_white_block_mean/u_block_mean_white/send_cnt[1]                                                                     | 94         
| u_top_color_block_mean/u_block_mean_G/send_cnt [3]                                                | u_top_color_block_mean/u_block_mean_G/send_cnt[3]                                                                         | 94         
| u_top_color_block_mean/u_block_mean_B/send_cnt [1]                                                | u_top_color_block_mean/u_block_mean_B/send_cnt[1]                                                                         | 94         
| u_top_fifo_to_led/u_WS2812/led_cnt [3]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[3]                                                                                     | 73         
| u_top_fifo_to_led/u_WS2812/led_cnt [4]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[4]                                                                                     | 73         
| u_top_fifo_to_led/u_WS2812/led_cnt [5]                                                            | u_top_fifo_to_led/u_WS2812/led_cnt[5]                                                                                     | 73         
| u_top_color_block_mean/u_block_mean_G/send_cnt [2]                                                | u_top_color_block_mean/u_block_mean_G/send_cnt[2]                                                                         | 58         
| video_clk5x                                                                                       | video_clk5xbufg                                                                                                           | 57         
| u_top_fifo_to_led/u_WS2812/led_state                                                              | u_top_fifo_to_led/u_WS2812/led_state                                                                                      | 51         
| u_top_fifo_to_led/u_WS2812/N6665                                                                  | u_top_fifo_to_led/u_WS2812/N6665_8                                                                                        | 50         
| u_top_fifo_to_led/u_WS2812/cnt_flag                                                               | u_top_fifo_to_led/u_WS2812/N1.eq_2                                                                                        | 50         
| u_top_white_block_mean/u_block_mean_white/send_cnt [3]                                            | u_top_white_block_mean/u_block_mean_white/send_cnt[3]                                                                     | 49         
| frame_read_write_m0/frame_fifo_read_m0/read_req_d2                                                | frame_read_write_m0/frame_fifo_read_m0/read_req_d2                                                                        | 49         
| u_top_color_block_mean/u_block_mean_B/send_cnt [3]                                                | u_top_color_block_mean/u_block_mean_B/send_cnt[3]                                                                         | 49         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]                              | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]                              | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]                              | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]                              | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]                              | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[4]                              | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]                              | 44         
| frame_read_write_m0/frame_fifo_read_m0/state_1                                                    | frame_read_write_m0/frame_fifo_read_m0/state_1                                                                            | 44         
| u_top_fifo_to_led/u_data_tx/cnt [0]                                                               | u_top_fifo_to_led/u_data_tx/cnt[0]                                                                                        | 43         
| u_aq_axi_master/wr_state_0                                                                        | u_aq_axi_master/wr_state_0                                                                                                | 43         
| u_top_fifo_to_led/u_data_tx/cnt [1]                                                               | u_top_fifo_to_led/u_data_tx/cnt[1]                                                                                        | 42         
| u_top_fifo_to_led/u_data_tx/cnt [2]                                                               | u_top_fifo_to_led/u_data_tx/cnt[2]                                                                                        | 42         
| u_top_white_block_mean/block_h_cnt [1]                                                            | u_top_white_block_mean/u_video_pixel_counter/block_h_cnt[1]                                                               | 41         
| u_top_white_block_mean/block_h_cnt [2]                                                            | u_top_white_block_mean/u_video_pixel_counter/block_h_cnt[2]                                                               | 41         
| u_top_color_block_mean/block_h_cnt [1]                                                            | u_top_color_block_mean/u_video_pixel_counter/block_h_cnt[1]                                                               | 41         
| u_top_color_block_mean/block_h_cnt [2]                                                            | u_top_color_block_mean/u_video_pixel_counter/block_h_cnt[2]                                                               | 41         
| u_top_color_block_mean/rgb_b_o [0]                                                                | u_top_color_block_mean/rgb_b_d[0]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [1]                                                                | u_top_color_block_mean/rgb_b_d[1]                                                                                         | 40         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3                                                | 40         
| u_top_color_block_mean/rgb_b_o [2]                                                                | u_top_color_block_mean/rgb_b_d[2]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [3]                                                                | u_top_color_block_mean/rgb_b_d[3]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [4]                                                                | u_top_color_block_mean/rgb_b_d[4]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [5]                                                                | u_top_color_block_mean/rgb_b_d[5]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [6]                                                                | u_top_color_block_mean/rgb_b_d[6]                                                                                         | 40         
| u_top_color_block_mean/rgb_b_o [7]                                                                | u_top_color_block_mean/rgb_b_d[7]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [0]                                                                | u_top_color_block_mean/rgb_g_d[0]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [1]                                                                | u_top_color_block_mean/rgb_g_d[1]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [2]                                                                | u_top_color_block_mean/rgb_g_d[2]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [3]                                                                | u_top_color_block_mean/rgb_g_d[3]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [4]                                                                | u_top_color_block_mean/rgb_g_d[4]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [5]                                                                | u_top_color_block_mean/rgb_g_d[5]                                                                                         | 40         
| u_top_color_block_mean/rgb_g_o [6]                                                                | u_top_color_block_mean/rgb_g_d[6]                                                                                         | 40         
| u_top_white_block_mean/gray_o [0]                                                                 | u_top_white_block_mean/u_rgb_to_gray/gray_d[0]                                                                            | 40         
| u_top_color_block_mean/rgb_r_o [0]                                                                | u_top_color_block_mean/rgb_r_d[0]                                                                                         | 40         
| u_top_color_block_mean/rgb_r_o [1]                                                                | u_top_color_block_mean/rgb_r_d[1]                                                                                         | 40         
| u_top_color_block_mean/rgb_r_o [2]                                                                | u_top_color_block_mean/rgb_r_d[2]                                                                                         | 40         
| u_top_white_block_mean/gray_o [2]                                                                 | u_top_white_block_mean/u_rgb_to_gray/gray_d[2]                                                                            | 40         
| u_top_color_block_mean/rgb_r_o [3]                                                                | u_top_color_block_mean/rgb_r_d[3]                                                                                         | 40         
| u_top_white_block_mean/gray_o [3]                                                                 | u_top_white_block_mean/u_rgb_to_gray/gray_d[3]                                                                            | 40         
| u_top_color_block_mean/rgb_r_o [4]                                                                | u_top_color_block_mean/rgb_r_d[4]                                                                                         | 40         
| u_top_color_block_mean/rgb_r_o [5]                                                                | u_top_color_block_mean/rgb_r_d[5]                                                                                         | 40         
| u_top_color_block_mean/rgb_r_o [6]                                                                | u_top_color_block_mean/rgb_r_d[6]                                                                                         | 40         
| u_top_color_block_mean/rgb_r_o [7]                                                                | u_top_color_block_mean/rgb_r_d[7]                                                                                         | 40         
| u_top_fifo_to_led/dout [0]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 40         
| u_top_white_block_mean/gray_o [4]                                                                 | u_top_white_block_mean/u_rgb_to_gray/gray_d[4]                                                                            | 40         
| u_top_fifo_to_led/dout [1]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [2]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [3]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [4]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [5]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/u_WS2812/N1039                                                                  | u_top_fifo_to_led/u_WS2812/N1039_mux48                                                                                    | 40         
| u_top_fifo_to_led/u_WS2812/N1054                                                                  | u_top_fifo_to_led/u_WS2812/N1054_mux9                                                                                     | 40         
| u_top_color_block_mean/rgb_g_o [7]                                                                | u_top_color_block_mean/rgb_g_d[7]                                                                                         | 40         
| u_top_fifo_to_led/u_WS2812/_N7284                                                                 | u_top_fifo_to_led/u_WS2812/N1045_mux4                                                                                     | 40         
| u_top_fifo_to_led/u_WS2812/_N27665                                                                | u_top_fifo_to_led/u_WS2812/N1045_mux9_8                                                                                   | 40         
| u_top_fifo_to_led/dout [6]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [7]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [8]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [9]                                                                        | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [10]                                                                       | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [11]                                                                       | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K     | 40         
| u_top_white_block_mean/gray_o [1]                                                                 | u_top_white_block_mean/u_rgb_to_gray/gray_d[1]                                                                            | 40         
| u_top_fifo_to_led/dout [12]                                                                       | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [13]                                                                       | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K     | 40         
| u_top_fifo_to_led/dout [14]                                                                       | u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K     | 40         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 3.250000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 6.5      | 30            | 22                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 8102     | 26304         | 31                  
| LUT                   | 8223     | 17536         | 47                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 27       | 48            | 57                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 106      | 240           | 45                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 6        | 20            | 30                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test_new_funcs/synthesize/top_syn.adf     
| Output     | D:/Projects/FPGA_match/final_test_new_funcs/device_map/top_map.adf     
|            | D:/Projects/FPGA_match/final_test_new_funcs/device_map/top_dmr.prt     
|            | D:/Projects/FPGA_match/final_test_new_funcs/device_map/top.dmr         
+--------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 343,662,592 bytes
Total CPU  time to dev_map completion : 7.031 sec
Total real time to dev_map completion : 8.000 sec
