From 91e9977c88655a090eb2ebeb6bd4ecfea632c2fe Mon Sep 17 00:00:00 2001
From: Nadav Haklai <nadavh@marvell.com>
Date: Sun, 20 Oct 2013 10:13:02 +0200
Subject: [PATCH 1099/1825] a38x: update irq numbers list

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 259c3e480d91aab1af1db54558fdbcc267757bb5

	- replace pp2 with legacy eth interrupts
	- modify private SoC error interrupt list

Change-Id: Ic1e8ce0d3e6089537eabbbcba71e1375d5618201
Signed-off-by: Marcin Wojtas <mw@semihalf.com>
Signed-off-by: Nadav Haklai <nadavh@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/3761
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-armada38x/include/mach/irqs.h |   28 +++++++++++++++++++++-----
 1 files changed, 22 insertions(+), 6 deletions(-)

diff --git a/arch/arm/mach-armada38x/include/mach/irqs.h b/arch/arm/mach-armada38x/include/mach/irqs.h
index a6b9930..2cea272 100644
--- a/arch/arm/mach-armada38x/include/mach/irqs.h
+++ b/arch/arm/mach-armada38x/include/mach/irqs.h
@@ -61,11 +61,18 @@
 #define IRQ_GLOBAL_PCIE0		61
 #define IRQ_GLOBAL_PCIE1		65
 
-#define IRQ_GLOBAL_PP_PORT0_RXTX	69
-#define IRQ_GLOBAL_PP_MISC		72
-#define IRQ_GLOBAL_PP_PORT1_RXTX	73
-#define IRQ_GLOBAL_PP_PORT2_RXTX	77
-#define IRQ_GLOBAL_PP_PORT7_RXTX	81
+#define IRQ_GLOBAL_GUNIT0_SUM		69
+#define IRQ_GLOBAL_GUNIT0_RX		70
+#define IRQ_GLOBAL_GUNIT0_TX		71
+#define IRQ_GLOBAL_GUNIT0_MISC		72
+#define IRQ_GLOBAL_GUNIT1_SUM		73
+#define IRQ_GLOBAL_GUNIT1_RX		74
+#define IRQ_GLOBAL_GUNIT1_TX		75
+#define IRQ_GLOBAL_GUNIT1_MISC		76
+#define IRQ_GLOBAL_GUNIT2_SUM		77
+#define IRQ_GLOBAL_GUNIT2_RX		78
+#define IRQ_GLOBAL_GUNIT2_TX		79
+#define IRQ_GLOBAL_GUNIT2_MISC		80
 
 #define IRQ_GLOBAL_GOP			82 /* Group of Ports (GOP) */
 #define IRQ_GLOBAL_PON			83
@@ -187,8 +194,13 @@
 #define IRQ_PRIV_ERROR_USB		(IRQ_START_PRIV_ERROR + 8)
 #define IRQ_PRIV_ERROR_DRAM		(IRQ_START_PRIV_ERROR + 9)
 #define IRQ_PRIV_ERROR_XOR0		(IRQ_START_PRIV_ERROR + 10)
+#define IRQ_PRIV_ERROR_BM		(IRQ_START_PRIV_ERROR + 12)
+#define IRQ_PRIV_ERROR_PCIE2		(IRQ_START_PRIV_ERROR + 15)
+#define IRQ_PRIV_ERROR_PCIE3		(IRQ_START_PRIV_ERROR + 16)
 #define IRQ_PRIV_ERROR_SATA0		(IRQ_START_PRIV_ERROR + 17)
-#define IRQ_PRIV_ERROR_TDM		(IRQ_START_PRIV_ERROR + 20)
+#define IRQ_PRIV_ERROR_SATA2		(IRQ_START_PRIV_ERROR + 18)
+#define IRQ_PRIV_ERROR_SDIO		(IRQ_START_PRIV_ERROR + 19)
+#define IRQ_PRIV_ERROR_AUDIO		(IRQ_START_PRIV_ERROR + 20)
 #define IRQ_PRIV_ERROR_NAND		(IRQ_START_PRIV_ERROR + 21)
 #define IRQ_PRIV_ERROR_L2_DECODE	(IRQ_START_PRIV_ERROR + 23)
 #define IRQ_PRIV_ERROR_L2_EVENT_CNT	(IRQ_START_PRIV_ERROR + 24)
@@ -210,6 +222,10 @@
 			IRQ_START_PRIV_ERROR + 41 + parity1_irq)
 #define IRQ_PRIV_ERROR_POLARITY_SCU0	(IRQ_START_PRIV_ERROR + 49)
 #define IRQ_PRIV_ERROR_POLARITY_SCU1	(IRQ_START_PRIV_ERROR + 50)
+#define IRQ_PRIV_ERROR_SATA1		(IRQ_START_PRIV_ERROR + 51)
+#define IRQ_PRIV_ERROR_SATA3		(IRQ_START_PRIV_ERROR + 52)
+#define IRQ_PRIV_ERROR_SATA01_MBUS	(IRQ_START_PRIV_ERROR + 53)
+#define IRQ_PRIV_ERROR_SATA23_MBUS	(IRQ_START_PRIV_ERROR + 54)
 
 /*
  * Total number of interrupts
-- 
1.7.5.4

