// Seed: 734978238
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wire id_10
);
  wire id_12;
  assign id_1 = (id_8);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input wor id_0
);
  tri1 id_2 = id_2;
  assign id_2 = id_0;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_3 = 0;
  tri1 id_3;
  assign id_3 = 1;
endmodule
