<div align=center>

# Genshin Kitchen: CS211 Final Projects

[ä¸­æ–‡](#é¡¹ç›®ä»‹ç») /
[English](#project-introduction)

å—æ–¹ç§‘æŠ€å¤§å­¦2023ç§‹å­£ `CS211 æ•°å­—é€»è¾‘(H)`æœŸæœ«å¤§ä½œä¸šï¼š**åŸç¥å¨æˆ¿**

Southern University of Science and Technology, Autumn 2023
`CS107 Digital Logics(H)` Final Project: **Genshin Kitchen**

åŸºäº[å·²æœ‰è½¯ä»¶å®¢æˆ·ç«¯](https://github.com/Yan-ice/GenshinKitchen_2023F)ä½¿ç”¨Verilogå¼€å‘ç›¸åº”çš„ç¡¬ä»¶å¼€å‘æ§ä»¶å®ç°æ¥å£ï¼Œ
æ”¯æŒé€šè¿‡å¼€å‘æ¿æ“ä½œæ¸¸ç©åŸç¥å¨æˆ¿æ¸¸æˆ

Based on the [existing software client](https://github.com/Yan-ice/GenshinKitchen_2023F) development
of the corresponding hardware development controls to achieve the interface.
Support playing Genshin Kitchen game through the Embedded Development Board.

å¼€å‘åˆ—è¡¨ / Developers :  [@Frosky Lrupotkin](https://github.com/FrostyHec)
| [@Super](https://github.com/redhecker)
| [@hyj2003](https://github.com/hyj2003)

å¾—åˆ† / Score : 114.8/100 (14.8 bonus)

**Enjoy the game!**

![img.png](Docs/pics/img.png)

</div>

## Project Introduction

This section mainly introduces the existing repository architecture and the basic functions of this
project. For a detailed introduction to the hardware code framework, please refer to
the [project documentation](Docs/Report/Digital Logic Document(ç¥è¶…,ä½•ä¿å‡,é»„æ”¿ä¸œ).pdf).

### Project Structure

```
DarkChess
â”œâ”€â”€ Code                        # Source code
â”‚   â”œâ”€â”€ Docs                    # GenshinKitchen introduction and requirements documentation
â”‚   â”œâ”€â”€ GenshinKitchen_Client   # GenshinKitchen software client
â”‚   â”œâ”€â”€ HDL_Framework           # Hardware code
â”‚   â”œâ”€â”€ QuickStart              # Original project example scripts
â”‚   â””â”€â”€ Script                  # Demo scripts
â”œâ”€â”€ Docs             
â”‚   â”œâ”€â”€ Developing              # Development process files
â”‚   â”œâ”€â”€ Reference               # Reference materials
â”‚   â”œâ”€â”€ Requirements            # Project Requirements
â”‚   â””â”€â”€ Report                  # Presentation materials, reports, and bonus videos       
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
```

### Function List and Technical Implementation

Based on the existing software client, the corresponding interfaces required by
the [development documentation](https://github.com/Yan-ice/GenshinKitchen_2023F) have been
implemented. The specific basic functionalities implemented are as follows:

- [x] Hardware Control
    - [x] Design of development board operation representations
    - [x] Collection of development board signals
    - [x] Display of client signals on the development board
- [x] Software and Hardware Interaction
    - [x] Encoding of development board operations
    - [x] Interaction processing of software and hardware signals (based on UART)
- [x] Script Mode
    - [x] Script reading
    - [x] Script signal parsing
    - [x] Mapping processing of multiple signals in a single script (important works are on state
      machine design)
- [x] Script Design
    - [x] Demo script design
    - [x] Script speed optimization

### Interaction Description
![io_ports.png](Docs%2Fpics%2Fio_ports.png)

## Development Summary

Duration: About 3.5 weeks

Some insights:

1. Always remember that we are designing hareware. When writing Verilog
   code, be sure to think about the circuit components corresponding to the code. Especially for
   behavior models, always remember that the written logic needs to correspond to the appropriate
   MUX/Decoder to avoid synthesizing unexpected latches, etc.

2. Concepts like Verilog's reg, wire, blocking and non-blocking assignments, arrays, etc., are **all
   syntactic concepts**! Writing a variable as reg does not mean it will actually synthesize into a
   register in the circuit. (Maybe chisel's design is better...) Similarly, there is no concept of
   blocking assignments in circuits (In synchronous circuits design, there are only sequential
   and combinational parts). "Variables" and "arrays" are fundamentally different in implementation
   compared to software (there is no concept of array overflow, but compiler might remove
   redundant(maybe actually due to some typoğŸ˜¡) wires.

3. Verification and development are both very important. At the beginning of development, think
   about how to test and verify the program (It's best to find a very comfortable and quick
   verification method ~~that is Chisel~~), which can save a lot of time. Try not to bring bugs to
   the development board, which will be difficult for debugging.

4. Verilog's syntax and checking are honestly too weak. Highly recommended to use [Chisel]
   (https://www.chisel-lang.org/) (It is also a hardware description language, if
   you know Verilog, mastering Chisel's basic usage is actually very quick). Chisel can catch many
   errors at the compilation level and can also very conveniently perform verification (~~for
   detailed usage examples, please refer to [CPUdemo](https://github.com/FrostyHec/CPUdemo)~~).

## Postscript

This was almost the first time in life to engage in hardware design and development. Additionally,
the development started just when learning sequential logic (it could have been arranged earlier, as
sequential logic is the most important part of digital logic and must be deeply understood and
mastered). This led to project development always using software development thinking (also
unintentionally mixing in some asynchronous circuit design patterns), resulting in difficulties
and failures during the development. Thanks to teammates [@Super](https://github.com/redhecker)
and [@hyj2003](https://github.com/hyj2003) for their cooperation, and thanks to the CS211 teacher
and teaching assistants for their suggestions. After several late-night debugging sessions on the
development board, the project was finally completed, and some insights into hardware design and
development were gained.

It was through these failures that insights were gained, which ultimately helped us complete
the [CPUdemo](https://github.com/FrostyHec/CPUdemo) project in the next semester. Thanks to the
hardware development knowledge learned over the past year (although I might not pursue hardware
development in the future D: . Later I will write some notes to summarize the gains of this
year).

â€”â€”Frosty

## é¡¹ç›®ä»‹ç»

æœ¬ç« èŠ‚ä¸»è¦ä»‹ç»ç°æœ‰ä»“åº“æ¶æ„ä¸æœ¬é¡¹ç›®çš„åŸºæœ¬åŠŸèƒ½ä¿¡æ¯ï¼Œè¯¦ç»†çš„ç¡¬ä»¶ä»£ç æ¡†æ¶ä»‹ç»å¯å‚è€ƒ[é¡¹ç›®æ–‡æ¡£](Docs/Report/Digital Logic Document(ç¥è¶…,ä½•ä¿å‡,é»„æ”¿ä¸œ).pdf)

### é¡¹ç›®ç»“æ„

```
DarkChess
â”œâ”€â”€ Code                        # æºä»£ç 
â”‚   â”œâ”€â”€ Docs                    # GenshinKitchenä»‹ç»ä¸éœ€æ±‚æ–‡æ¡£
â”‚   â”œâ”€â”€ GenshinKitchen_Client   # åŸç¥å¨æˆ¿è½¯ä»¶å®¢æˆ·ç«¯
â”‚   â”œâ”€â”€ HDL_Framework           # ç¡¬ä»¶ç«¯
â”‚   â”œâ”€â”€ QuickStart              # åŸå·¥ç¨‹ç¤ºä¾‹è„šæœ¬
â”‚   â””â”€â”€ Script                  # å±•ç¤ºç”¨è„šæœ¬
â”œâ”€â”€ Docs             
â”‚   â”œâ”€â”€ Developing              # å¼€å‘è¿‡ç¨‹ä¸­æ–‡ä»¶
â”‚   â”œâ”€â”€ Reference               # å‚è€ƒèµ„æ–™
â”‚   â”œâ”€â”€ Requirements            # é¡¹ç›®è¦æ±‚
â”‚   â””â”€â”€ Report                  # ç­”è¾©èµ„æ–™,æŠ¥å‘Šä¸bonusè§†é¢‘       
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
```

### åŠŸèƒ½åˆ—è¡¨ä¸æŠ€æœ¯å®ç°

åœ¨å·²æœ‰è½¯ä»¶å®¢æˆ·ç«¯çš„åŸºç¡€ä¸Šï¼Œå®ç°äº†[å¼€å‘æ–‡æ¡£](https://github.com/Yan-ice/GenshinKitchen_2023F)
ä¸­æ‰€éœ€è¦å®ç°çš„ç›¸åº”æ¥å£ï¼Œå…·ä½“å®ç°äº†å¦‚ä¸‹åŸºæœ¬åŠŸèƒ½

- [x] ç¡¬ä»¶æ§åˆ¶
    -  [x] å¼€å‘æ¿æ“ä½œå«ä¹‰è®¾è®¡
    -  [x] å¼€å‘æ¿ä¿¡å·æ”¶é›†
    -  [x] å®¢æˆ·ç«¯ä¿¡å·çš„å¼€å‘æ¿æ˜¾ç¤º
- [x] è½¯ç¡¬ä»¶äº¤äº’
    -  [x] å¼€å‘æ¿æ“ä½œç¼–ç 
    -  [x] è½¯ç¡¬ä»¶ä¿¡å·äº¤äº’å¤„ç†(åŸºäºUART)
- [x] è„šæœ¬æ¨¡å¼
    -  [x] è„šæœ¬è¯»å–
    -  [x] è„šæœ¬ä¿¡å·è§£æ
    -  [x] å•è„šæœ¬å¤šä¿¡å·çš„æ˜ å°„å¤„ç†(å…³é”®åœ¨äºçŠ¶æ€æœºè®¾è®¡)
- [x] è„šæœ¬è®¾è®¡
    -  [x] å±•ç¤ºè„šæœ¬è®¾è®¡
    -  [x] è„šæœ¬æé€Ÿä¼˜åŒ–

### å¼€å‘æ¿äº¤äº’è¯´æ˜
![io_ports.png](Docs%2Fpics%2Fio_ports.png)

## å¼€å‘æ€»ç»“

å·¥æœŸ: çº¦3å‘¨åŠ

ä¸€ç‚¹ç‚¹ä½“ä¼š:

1. ç¡¬ä»¶å¼€å‘æ—¶åˆ»è®°å¾—æ˜¯åœ¨ç¡¬ä»¶ï¼ˆå¥½ç»•ï¼‰ï¼Œå†™ä¸‹verilogä»£ç çš„æ—¶å€™åŠ¡å¿…è¦æ€è€ƒä»£ç å¯¹åº”çš„ç”µè·¯å™¨ä»¶
   å°¤å…¶æ˜¯behavior modelä¸€å®šè¦è°¨è®°ä¹¦å†™çš„é€»è¾‘éœ€è¦èƒ½å¯¹åº”çš„ä¸Šç›¸åº”çš„MUX/Decoder,é¿å…ç»¼åˆå‡º
   å„ç§æ„æ–™ä¹‹å¤–çš„latchç­‰ (å¾ˆå¯æƒœè¿™ä¸€ç‚¹å‡ ä¹æ˜¯å¼€å‘å®Œåæ‰å¹¡ç„¶é†’æ‚Ÿï¼Œè™½ç„¶å¼€å‘è¿‡ç¨‹ä¸­ä¹Ÿå‘ç°äº†ä»£ç 
   é€»è¾‘å¯èƒ½å¹¶ä¸ä¸çœŸå®ç»¼åˆé€»è¾‘ç›¸å¯¹åº”ï¼Œä½†ç›´åˆ°è¸©äº†å¾ˆå¤šå‘æ‰çœŸçš„ä½“ä¼šåˆ°è¿™ä¸€ç‚¹ï¼Œæ€»ä¹‹å°±æ˜¯ä¸åƒCç­‰è½¯ä»¶
   è¯­è¨€è½¯ä»¶è¯­è¨€ä»£ç èƒ½å¤Ÿéå¸¸å¥½åœ°å¯¹åº”åˆ°æœ€ç»ˆå®ç°çš„æ±‡ç¼–ä»£ç ï¼Œ verilogçš„behavior modelä»£ç å®
   é™…ä¸Šåªæ˜¯ä¸€ç§åŠŸèƒ½æè¿°ï¼Œæ‰€ä»¥çœ‹ä¼¼é€»è¾‘æ­£ç¡®çš„ä»£ç ï¼Œä¸ä»£è¡¨å…¶æœ€ç»ˆå°±èƒ½å¤Ÿç»¼åˆå‡ºè¡Œä¸ºä¸ä»£ç ä¸€è‡´çš„ç”µè·¯
   (æ¯å¥ä»£ç å¹¶ä¸èƒ½é‚£ä¹ˆç®€å•çš„ä¸€ä¸€å¯¹åº”åˆ°å®é™…ç”µè·¯ä¸Š))

2. Verilogçš„reg, wire, é˜»å¡ä¸éé˜»å¡ï¼Œæ•°ç»„ç­‰æ¦‚å¿µ**å…¨éƒ¨éƒ½æ˜¯è¯­æ³•æ¦‚å¿µ**ï¼å†™äº†regçš„å˜é‡
   ä¸ä»£è¡¨çœŸçš„ä¼šåœ¨ç”µè·¯ä¸­ç»¼åˆå‡ºå¯„å­˜å™¨ (éå¸¸ä¸ç†è§£è¿™ç§è®¾è®¡æ–¹å¼,è¿˜æ˜¯chiselçš„regæ­£å¸¸è®¸å¤š)
   åŒæ ·çš„ï¼Œç”µè·¯ä¸­ä¹Ÿä¸å­˜åœ¨ä»€ä¹ˆé˜»å¡èµ‹å€¼è¿™ç§è¯´æ³•ï¼ˆç”µè·¯å…¨éƒ½æ˜¯å¹¶è¡Œçš„ï¼ŒåŒæ­¥ç”µè·¯é‡Œåªæœ‰æ—¶åºéƒ¨åˆ†å’Œç»„åˆéƒ¨åˆ†
   ä¸¤ç§åŒºåˆ†ï¼‰ã€‚â€œå˜é‡â€â€œæ•°ç»„â€åœ¨å®ç°å±‚é¢ä¸Šä¸è½¯ä»¶æˆªç„¶ä¸åŒï¼ˆæ‰€ä»¥å¹¶æ²¡æœ‰ä»€ä¹ˆçˆ†æ•°ç»„çš„è¯´æ³• ~~ä½†æ˜¯Chiselèƒ½
   è¯­æ³•ä¸Šé˜²æ­¢ä½å®½æé”™æ‰€ä»¥å¿«ç”¨Chiselå§~~

3. éªŒè¯ä¸å¼€å‘éƒ½éå¸¸é‡è¦ï¼Œåœ¨å¼€å‘ä¹‹åˆå°±åº”è¯¥æƒ³å¥½å¦‚ä½•å¯¹ç¨‹åºè¿›è¡Œæµ‹è¯•ä¸éªŒè¯ï¼ˆæœ€å¥½æ‰¾åˆ°ä¸€ä¸ªéå¸¸èˆ’æœä¸”
   å¿«é€Ÿçš„éªŒè¯æ–¹å¼ ~~é‚£å°±æ˜¯chisel~~ï¼‰ï¼Œèƒ½èŠ‚çº¦éå¸¸éå¸¸å¤šçš„æ—¶é—´ ï¼ˆå°½é‡ä¸è¦æŠŠbugå¸¦åˆ°å¼€å‘æ¿ä¸Šå†deï¼‰

4. æŠŠä¸‹åˆ’çº¿å»æ‰å°±æ˜¯ç¬¬å››ç‚¹ä½“ä¼šï¼Œverilogçš„è¯­æ³•å’Œæ£€æŸ¥è¯´å®åœ¨è¿˜æ˜¯å¤ªå¼±äº†ï¼Œ
   å¤šç”¨[chisel](https://www.chisel-lang.org/)ï¼ˆä¹Ÿæ˜¯ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œä¼šverilogçš„è¯æŒæ¡chiselåŸºæœ¬ä½¿
   ç”¨å…¶å®å¾ˆå¿«ï¼‰ï¼Œchiselèƒ½å¤ŸæŠŠå¾ˆå¤šçš„é”™è¯¯åœ¨ç¼–è¯‘å±‚é¢å°±æ‹¦ä¸‹æ¥ï¼Œ è¿˜å¯ä»¥éå¸¸ä¾¿æ·çš„è¿›è¡ŒéªŒè¯ (~~è¯¦ç»†ä½¿ç”¨ç¤ºä¾‹è¯·å…³æ³¨
   [CPUdemo](https://github.com/FrostyHec/CPUdemo)è°¢è°¢å–µ~~)

## åè®°

å‡ ä¹æ˜¯äººç”Ÿä¸­ç¬¬ä¸€æ¬¡æ¥è§¦ç¡¬ä»¶è®¾è®¡ä¸å¼€å‘ï¼Œå¤–åŠ ä¸Šå¼€å‘çš„æ—¶å€™æ‰åˆšå¼€å§‹å­¦æ—¶åºé€»è¾‘ï¼ˆå…¶å®å¯ä»¥æ—©ä¸€ç‚¹å®‰æ’çš„ï¼Œæ„Ÿè§‰
æ—¶åºæ˜¯æ•°ç”µæœ€é‡è¦çš„éƒ¨åˆ†ï¼Œä¸€å®šè¦æ·±åˆ»ç†è§£æŒæ¡ï¼‰ï¼Œå¯¼è‡´projectå¼€å‘ä¸€ç›´åœ¨ä½¿ç”¨è½¯ä»¶çš„å¼€å‘æ€ç»´æ¨¡å¼ï¼ˆåŒæ—¶è¿˜
ä¸æ…æ··æ‚äº†ä¸€äº›å¼‚æ­¥ç”µè·¯çš„è®¾è®¡æ¨¡å¼ï¼‰ï¼Œå¯¼è‡´æœ€åçš„å¼€å‘è¸©äº†å¾ˆå¤šçš„å‘ã€‚åœ¨æ˜¯æ„Ÿè°¢é˜Ÿå‹[@Super](https://github.com/redhecker),[@hyj2003]
(https://github.com/hyj2003)çš„é…åˆï¼Œä¹Ÿæ„Ÿè°¢CS211è€å¸ˆä¸å­¦åŠ©æä¾›çš„ä¸€äº›å»ºè®®ï¼Œåœ¨å¤§å®¶ä¸€èµ·è¾›è‹¦çš„ç†¬äº†å‡ ä¸ªå¤§å¤œåå¤
çš„è¿›è¡Œå¼€å‘æ¿è°ƒè¯•åç»ˆäºå®Œæˆäº†è¿™ä¸ªé¡¹ç›®ï¼Œä¹Ÿæœ€ç»ˆå¯¹ç¡¬ä»¶è®¾è®¡å¼€å‘æœ‰äº†ä¸€å®šçš„ä½“ä¼šæ”¶è·

ä¹Ÿæ˜¯è¸©è¿‡äº†å‘æ‰æœ‰äº†æ”¶è·ï¼Œè¿™äº›ç»éªŒä¹Ÿæœ€ç»ˆå¸®åŠ©æˆ‘ä»¬åœ¨ä¸‹ä¸€å­¦æœŸå®Œæˆäº†[CPUdemo](https://github.com/FrostyHec/CPUdemo)
é¡¹ç›®ï¼Œä¹Ÿæ„Ÿè°¢è¿™ä¸€å¹´æ¥æ‰€å­¦åˆ°çš„ç¡¬ä»¶å¼€å‘çŸ¥è¯†ï¼ˆä»¥åå¯èƒ½ä¸èµ°ç¡¬ä»¶è·¯äº†QAQï¼Œè¿˜æ˜¯å†™ç‚¹ç¬”è®°æ€»ç»“ä¸‹è¿™å¹´çš„æ”¶è·å§ï¼‰

â€”â€”Frosty