

================================================================
== Vivado HLS Report for 'p_extend_stream1'
================================================================
* Date:           Tue Oct 30 18:51:19 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_generalized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  548|  548|  548|  548|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          1|          1|    32|    yes   |
        |- Loop 2  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    160|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      36|      9|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|      40|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      76|    310|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buffer_V_U  |p_extend_stream1_bkb  |        0|  36|   9|    32|   18|     1|          576|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  36|   9|    32|   18|     1|          576|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_168_p2     |     +    |      0|  0|  17|          10|           1|
    |oc_V_3_fu_193_p2                  |     +    |      0|  0|  15|           6|           1|
    |oc_V_fu_151_p2                    |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |exitcond4_fu_145_p2               |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten_fu_162_p2        |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_174_p2                |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |p_5_mid2_fu_180_p3                |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 160|          54|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |buffer_V_address0        |  15|          3|    5|         15|
    |indvar_flatten_reg_123   |   9|          2|   10|         20|
    |p_4_phi_fu_115_p4        |   9|          2|    6|         12|
    |p_4_reg_111              |   9|          2|    6|         12|
    |p_5_reg_134              |   9|          2|    6|         12|
    |stream_i_0_V_V_blk_n     |   9|          2|    1|          2|
    |stream_o_V_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         29|   39|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |exitcond4_reg_199         |   1|   0|    1|          0|
    |exitcond_flatten_reg_208  |   1|   0|    1|          0|
    |indvar_flatten_reg_123    |  10|   0|   10|          0|
    |oc_V_reg_203              |   6|   0|    6|          0|
    |p_4_reg_111               |   6|   0|    6|          0|
    |p_5_reg_134               |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  40|   0|   40|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | _extend_stream1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | _extend_stream1 | return value |
|stream_i_0_V_V_dout     |  in |   18|   ap_fifo  |  stream_i_0_V_V |    pointer   |
|stream_i_0_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_i_0_V_V |    pointer   |
|stream_i_0_V_V_read     | out |    1|   ap_fifo  |  stream_i_0_V_V |    pointer   |
|stream_o_V_V_din        | out |   18|   ap_fifo  |   stream_o_V_V  |    pointer   |
|stream_o_V_V_full_n     |  in |    1|   ap_fifo  |   stream_o_V_V  |    pointer   |
|stream_o_V_V_write      | out |    1|   ap_fifo  |   stream_o_V_V  |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

