{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.724826",
   "Default View_TopLeft":"577,43",
   "ExpandedHierarchyInLayout":"",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port GPIO_0 -pg 1 -lvl 7 -x 1940 -y 480 -defaultsOSRD
preplace port clk_in1_0 -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port resetn_0 -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port SWCLKTCK_0 -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port swd_io_0 -pg 1 -lvl 7 -x 1940 -y 70 -defaultsOSRD
preplace inst CORTEXM3_AXI_0 -pg 1 -lvl 4 -x 1080 -y 60 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 75 70 71 72 73 68 69 74 85 76 78 82 83 77 79 80 81 84 86} -defaultsOSRD -pinY CM3_SYS_AXI3 260R -pinY CM3_CODE_AXI3 90R -pinY SYSRESETREQ 420R -pinY DBGRESTARTED 320R -pinY LOCKUP 340R -pinY HALTED 360R -pinY JTAGNSW 380R -pinY SWDO 280R -pinY SWDOEN 300R -pinY SWV 400R -pinY HCLK 400L -pinY SYSRESETn 0L -pinBusY IRQ 100L -pinY NMI 220L -pinBusY CFGITCMEN 320L -pinY DBGRESETn 20L -pinY DBGRESTART 120L -pinY EDBGRQ 140L -pinY STCLK 160L -pinY SWCLKTCK 380L -pinY SWDITMS 420L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 720 -swap {0 1 3 2} -defaultsOSRD -pinY resetn 0L -pinY clk_in1 20L -pinY locked 20R -pinY sys_clk 0R
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 1810 -y 480 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1530 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 110 107 111 108 112 109 113} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 30R -pinY M01_AXI 160R -pinY ACLK 20L -pinY ARESETN 100L -pinY S00_ACLK 40L -pinY S00_ARESETN 120L -pinY M00_ACLK 60L -pinY M00_ARESETN 140L -pinY M01_ACLK 80L -pinY M01_ARESETN 160L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 390 -y 640 -swap {2 1 4 0 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 40L -pinY ext_reset_in 20L -pinY aux_reset_in 120L -pinY mb_debug_sys_rst 0L -pinY dcm_locked 100L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 710 -y 60 -defaultsOSRD -pinBusY Op1 0L -pinBusY Res 0R
preplace inst swdio_tri_buffer_1 -pg 1 -lvl 6 -x 1810 -y 70 -swap {0 1 3 2} -defaultsOSRD -pinY swd_o 0L -pinY swd_oe 20L -pinY swd_i 130R -pinY swd_io 0R
preplace inst itcm_core -pg 1 -lvl 5 -x 1530 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38 37} -defaultsOSRD -pinY S_AXI 0L -pinY aclk 20L -pinY periph_arstn 60L -pinY interconnect_arstn 40L
preplace inst dtcm_core -pg 1 -lvl 6 -x 1810 -y 350 -defaultsOSRD -pinY S_AXI 0L -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 710 -y 380 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 710 -y 280 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 710 -y 160 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY dout 0R
preplace netloc clk_wiz_0_sys_clk 1 1 5 200 560 NJ 560 860 540 1340 540 1680
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 560 60n
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 1 4 220 580 NJ 580 NJ 580 1280
preplace netloc clk_wiz_0_locked 1 1 1 N 740
preplace netloc clk_in1_0_1 1 0 1 NJ 740
preplace netloc resetn_0_1 1 0 2 20 660 NJ
preplace netloc SWCLKTCK_0_1 1 0 4 NJ 440 NJ 440 NJ 440 NJ
preplace netloc CORTEXM3_AXI_0_SWDO 1 4 2 1280 70 NJ
preplace netloc swdio_tri_buffer_1_swd_i 1 3 4 880 560 1360J 260 NJ 260 1920
preplace netloc CORTEXM3_AXI_0_SWDOEN 1 4 2 1300 90 NJ
preplace netloc Net 1 6 1 NJ 70
preplace netloc util_vector_logic_0_Res 1 3 1 860 60n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 3 NJ 700 NJ 700 1320
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 NJ 720 NJ 720 1380 560 1700
preplace netloc xlconstant_0_dout 1 3 1 NJ 380
preplace netloc xlconstant_1_dout 1 3 1 NJ 280
preplace netloc xlconcat_0_dout 1 3 1 NJ 160
preplace netloc CORTEXM3_AXI_0_CM3_CODE_AXI3 1 4 1 N 150
preplace netloc CORTEXM3_AXI_0_CM3_SYS_AXI3 1 4 1 N 320
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N 350
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 480
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 480
levelinfo -pg 1 0 110 390 710 1080 1530 1810 1940
pagesize -pg 1 -db -bbox -sgen -150 0 2060 820
",
   "Reduced Jogs_ScaleFactor":"0.711617",
   "Reduced Jogs_TopLeft":"-143,-138",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port GPIO_0 -pg 1 -lvl 7 -x 1900 -y 620 -defaultsOSRD
preplace port clk_in1_0 -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port resetn_0 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port SWCLKTCK_0 -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port swd_io_0 -pg 1 -lvl 7 -x 1900 -y 100 -defaultsOSRD
preplace inst CORTEXM3_AXI_0 -pg 1 -lvl 4 -x 1120 -y 340 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 1770 -y 620 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1500 -y 480 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 610 -swap {0 1 3 2} -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 400 -y 600 -swap {2 1 4 0 3 5 6 7 8 9} -defaultsOSRD
preplace inst swdio_tri_buffer_1 -pg 1 -lvl 6 -x 1770 -y 110 -swap {0 1 3 2} -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 730 -y 60 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 730 -y 170 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 730 -y 380 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 730 -y 280 -defaultsOSRD
preplace netloc clk_wiz_0_sys_clk 1 1 5 210 490 NJ 490 900 530 1340 620 N
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 580 60n
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 1 4 230 500 570J 520 NJ 520 1320
preplace netloc clk_wiz_0_locked 1 1 1 200 600n
preplace netloc clk_in1_0_1 1 0 1 NJ 620
preplace netloc resetn_0_1 1 0 2 20 540 220
preplace netloc SWCLKTCK_0_1 1 0 4 NJ 440 NJ 440 NJ 440 910J
preplace netloc CORTEXM3_AXI_0_SWDO 1 4 2 1330 100 NJ
preplace netloc swdio_tri_buffer_1_swd_i 1 3 4 920 40 NJ 40 NJ 40 1880
preplace netloc CORTEXM3_AXI_0_SWDOEN 1 4 2 1340 120 NJ
preplace netloc Net 1 6 1 NJ 100
preplace netloc util_vector_logic_0_Res 1 3 1 890 60n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 3 N 620 NJ 620 1330
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 N 640 NJ 640 1350 640 N
preplace netloc xlconstant_0_dout 1 3 1 880J 300n
preplace netloc xlconstant_1_dout 1 3 1 NJ 280
preplace netloc xlconcat_0_dout 1 3 1 880J 170n
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 620
preplace netloc CORTEXM3_AXI_0_CM3_SYS_AXI3 1 4 1 1350 220n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1650 490n
levelinfo -pg 1 0 110 400 730 1120 1500 1770 1900
pagesize -pg 1 -db -bbox -sgen -150 0 2020 700
"
}
0
