Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 18:25:17 2025
| Host         : Kahu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Display_Controller_ms_control_sets_placed.rpt
| Design       : Display_Controller_ms
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           50 |
| Yes          | No                    | No                     |              69 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                    Enable Signal                   |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clock_divider_ms_inst/CLK |                                                    |                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | debounce_inst/state_i_1__3_n_0                     |                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | button_handler_inst/debounce_btnd/state_i_1__1_n_0 |                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | button_handler_inst/debounce_btnl/state_i_1__2_n_0 |                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | button_handler_inst/debounce_btnr/state_i_1_n_0    |                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | button_handler_inst/debounce_btnu/state_i_1__0_n_0 |                                                         |                1 |              1 |         1.00 |
|  clock_divider_ms_inst/CLK | fsm_inst/current_state_reg[3]_1[0]                 | fsm_inst/current_state_reg[3]_2                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/current_state_reg[1]_1[0]                 | fsm_inst/current_state_reg[3]_2                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/current_state_reg[1]_0[0]                 | fsm_inst/current_state_reg[3]_2                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/current_state_reg[1]_3[0]                 | fsm_inst/current_state_reg[3]_2                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | fsm_inst/current_state_reg[3]_2                         |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | fsm_inst/result_binary                                  |               10 |             14 |         1.40 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | display_mux_inst/p_0_in                                 |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/current_state_reg[0]_1                    |                                                         |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/store_trigger_prev_reg                    |                                                         |               10 |             16 |         1.60 |
|  CLK100MHZ_IBUF_BUFG       | storage_inst/stored_times[1]_0                     |                                                         |               10 |             16 |         1.60 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/E[0]                                      |                                                         |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | debounce_inst/counter[0]_i_1__3_n_0                     |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | button_handler_inst/debounce_btnd/counter[0]_i_1__1_n_0 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | button_handler_inst/debounce_btnr/counter[0]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | button_handler_inst/debounce_btnu/counter[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                    | clock_divider_ms_inst/clear                             |                7 |             28 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       | fsm_inst/t[0]_i_2_n_0                              | fsm_inst/clear                                          |                8 |             30 |         3.75 |
|  CLK100MHZ_IBUF_BUFG       |                                                    |                                                         |               21 |             35 |         1.67 |
+----------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


