5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd named_block3.vcd -o named_block3.cdd -v named_block3.v
3 0 $root $root NA 0 0 1
3 0 main main named_block3.v 1 33 1
2 1 6 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 2 6 10002 2 2c 12100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 9 c0010 2 3d 2000a 0 0 1 2 1102 foo
2 4 13 c0010 0 3d 20002 0 0 1 2 2 bar
2 5 16 18001b 0 0 20010 0 0 1 4 2
2 6 16 140014 0 1 400 0 0 b
2 7 16 14001b 0 37 22 5 6
2 8 16 0 0 30 20002 0 0 1 2 2
2 9 12 a000d 0 0 20010 0 0 1 4 1
2 10 7 70007 1 1 6 0 0 a
2 11 12 0 0 2d 20022 9 10 1 2 2
2 12 8 a000d 1 0 20004 0 0 1 4 0
2 13 8 0 1 2d 2004a 12 10 1 2 1002
2 14 21 50008 1 0 20004 0 0 1 4 0
2 15 21 10001 0 1 400 0 0 a
2 16 21 10008 1 37 1006 14 15
1 a 3 830004 1 0 0 0 1 1 2
1 b 3 830007 1 0 0 0 1 1 2
4 7 0 0
4 8 7 0
4 4 0 0
4 11 4 8
4 3 0 0
4 13 3 11
4 2 13 0
4 16 0 0
3 1 main.foo main.foo named_block3.v 9 11 1
2 17 10 110014 1 0 20004 0 0 1 4 0
2 18 10 d000d 0 1 400 0 0 b
2 19 10 d0014 1 37 11006 17 18
4 19 0 0
3 1 main.bar main.bar named_block3.v 13 15 1
2 20 14 110014 0 0 20010 0 0 1 4 1
2 21 14 d000d 0 1 400 0 0 b
2 22 14 d0014 0 37 11022 20 21
4 22 0 0
