// Seed: 2029539799
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  tri0 id_2;
  assign id_1 = -1;
  initial $display(-1, 1 || id_2, (id_2));
  initial
  fork
    if (1'b0) id_1 = id_2;
    id_1 = id_2;
  join
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0
);
  parameter id_2 = id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    input  tri1 id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_3 (
    input  wand  id_0,
    output logic id_1,
    output wand  id_2,
    input  uwire id_3,
    input  wand  id_4
);
  assign id_2 = -1;
  assign id_1 = -1;
  always id_1 <= -1 + 1'd0;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_4 = 0;
endmodule
