 
****************************************
Report : qor
Design : top_bar
Version: J-2014.09-SP2
Date   : Tue Jan 23 15:19:32 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:         28.53
  Critical Path Slack:          10.96
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4481
  Buf/Inv Cell Count:            1256
  Buf Cell Count:                 149
  Inv Cell Count:                1107
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4236
  Sequential Cell Count:          245
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   358157.800941
  Noncombinational Area: 67103.400208
  Buf/Inv Area:          48484.801476
  Total Buffer Area:          8190.00
  Total Inverter Area:       40294.80
  Macro/Black Box Area:      0.000000
  Net Area:              93510.000000
  -----------------------------------
  Cell Area:            425261.201149
  Design Area:          518771.201149


  Design Rules
  -----------------------------------
  Total Number of Nets:          5028
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld08

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.36
  Logic Optimization:                  2.40
  Mapping Optimization:                6.87
  -----------------------------------------
  Overall Compile Time:               16.41
  Overall Compile Wall Clock Time:    17.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
