strict digraph "" {
	node [label="\N"];
	"3032:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f693a990>",
		fillcolor=turquoise,
		label="3032:BL
reset_mode_q <= #Tp 1'b0;
node_bus_off_q <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f693a590>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f44f693a790>]",
		style=filled,
		typ=Block];
	"Leaf_3029:AL"	 [def_var="['reset_mode_q', 'node_bus_off_q']",
		label="Leaf_3029:AL"];
	"3032:BL" -> "Leaf_3029:AL"	 [cond="[]",
		lineno=None];
	"3030:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f693aa90>",
		fillcolor=turquoise,
		label="3030:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3031:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f693aad0>",
		fillcolor=springgreen,
		label="3031:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3030:BL" -> "3031:IF"	 [cond="[]",
		lineno=None];
	"3029:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f693af50>",
		clk_sens=True,
		fillcolor=gold,
		label="3029:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'reset_mode', 'node_bus_off']"];
	"3029:AL" -> "3030:BL"	 [cond="[]",
		lineno=None];
	"3037:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f693ab10>",
		fillcolor=turquoise,
		label="3037:BL
reset_mode_q <= #Tp reset_mode;
node_bus_off_q <= #Tp node_bus_off;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f693ab50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f44f693ad10>]",
		style=filled,
		typ=Block];
	"3037:BL" -> "Leaf_3029:AL"	 [cond="[]",
		lineno=None];
	"3031:IF" -> "3032:BL"	 [cond="['rst']",
		label=rst,
		lineno=3031];
	"3031:IF" -> "3037:BL"	 [cond="['rst']",
		label="!(rst)",
		lineno=3031];
}
