{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4382, "design__instance__area": 73951.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 84, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 11, "power__internal__total": 0.05402540788054466, "power__switching__total": 0.01934143155813217, "power__leakage__total": 1.1175220606673975e-06, "power__total": 0.07336795330047607, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5296979671482778, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5425189340215532, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5864019436008908, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.0626838598769717, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.586402, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.103512, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 84, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7557208406298118, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.776497998989475, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.10180190312215817, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.6992364662976804, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -99.07131040404458, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.6992364662976804, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.327368, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 80, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.699236, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 69, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 84, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.42896917787649635, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4380950448635586, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2655920003543832, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.096036514792224, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.265592, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.602983, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 84, "design__max_cap_violation__count": 11, "clock__skew__worst_hold": -0.4276485120402025, "clock__skew__worst_setup": 0.43531421366398143, "timing__hold__ws": 0.06823941604931788, "timing__setup__ws": -2.8179503972322584, "timing__hold__tns": 0, "timing__setup__tns": -114.35256976114329, "timing__hold__wns": 0, "timing__setup__wns": -2.8179503972322584, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263604, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 239, "timing__setup_r2r__ws": -2.81795, "timing__setup_r2r_vio__count": 206, "design__die__bbox": "0.0 0.0 413.055 430.975", "design__core__bbox": "6.72 15.68 406.0 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 178016, "design__core__area": 158083, "design__instance__count__stdcell": 4382, "design__instance__area__stdcell": 73951.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.467804, "design__instance__utilization__stdcell": 0.467804, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11228334, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75287.1, "design__violations": 0, "design__instance__count__setup_buffer": 43, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2187, "route__net__special": 2, "route__drc_errors__iter:1": 711, "route__wirelength__iter:1": 87688, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 86418, "route__drc_errors__iter:3": 14, "route__wirelength__iter:3": 86231, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 86242, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 86242, "route__drc_errors": 0, "route__wirelength": 86242, "route__vias": 14746, "route__vias__singlecut": 14746, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 820.49, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 84, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5274808517053969, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5382587861109763, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5833260706241752, "timing__setup__ws__corner:min_tt_025C_5v00": 2.1146578420216984, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583326, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.160683, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 84, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7515074331098935, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7689907817069436, "timing__hold__ws__corner:min_ss_125C_4v50": 0.13190182652786955, "timing__setup__ws__corner:min_ss_125C_4v50": -2.5987159826267856, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -87.57617812152257, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.5987159826267856, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.322031, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 71, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.598716, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 84, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4276485120402025, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43531421366398143, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2636038129056547, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.123908442569105, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263604, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.639818, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 84, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5324124625202574, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5476337316406577, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5900735622694692, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9440827276048858, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.590074, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.035032, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 84, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7608188738807703, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7854571659846752, "timing__hold__ws__corner:max_ss_125C_4v50": 0.06823941604931788, "timing__setup__ws__corner:max_ss_125C_4v50": -2.8179503972322584, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -114.35256976114329, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.8179503972322584, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.333738, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 88, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.81795, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 77, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 84, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43059937390080977, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4414302104350087, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26796388089127376, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.032883030562553, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.267964, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.558482, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 79, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9986, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99962, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00140186, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00145609, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000367308, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00145609, "ir__voltage__worst": 5, "ir__drop__avg": 0.000377, "ir__drop__worst": 0.0014, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}