INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/5_bool_expr/5_bool_expr.srcs/sources_1/new/bool_expr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bool_expr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/5_bool_expr/5_bool_expr.srcs/sim_1/new/bool_expr_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bool_expr_sim'
