
MDP_ProjectV3_100223.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d848  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fb4  0800d9d8  0800d9d8  0001d9d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e98c  0800e98c  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800e98c  0800e98c  0001e98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e994  0800e994  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e994  0800e994  0001e994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e998  0800e998  0001e998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800e99c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020200  2**0
                  CONTENTS
 10 .bss          000051bc  20000200  20000200  00020200  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200053bc  200053bc  00020200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020f1b  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004016  00000000  00000000  0004114b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b80  00000000  00000000  00045168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001a10  00000000  00000000  00046ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006079  00000000  00000000  000486f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f26a  00000000  00000000  0004e771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e97ac  00000000  00000000  0006d9db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00157187  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000088a0  00000000  00000000  001571d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d9c0 	.word	0x0800d9c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800d9c0 	.word	0x0800d9c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f52:	f001 fe89 	bl	8002c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f56:	f000 f8c5 	bl	80010e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5a:	f000 fbbb 	bl	80016d4 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000f5e:	f000 fae5 	bl	800152c <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f62:	f000 fa3b 	bl	80013dc <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f66:	f000 f99b 	bl	80012a0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f6a:	f000 fa8b 	bl	8001484 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000f6e:	f000 fb87 	bl	8001680 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f72:	f000 f967 	bl	8001244 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000f76:	f000 f913 	bl	80011a0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  	//Initialise commandQueue
  	int i;
	commandQueue.head = 0;
 8000f7a:	4b3e      	ldr	r3, [pc, #248]	; (8001074 <main+0x128>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
	commandQueue.tail = 0;
 8000f80:	4b3c      	ldr	r3, [pc, #240]	; (8001074 <main+0x128>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	705a      	strb	r2, [r3, #1]
	commandQueue.size = CMD_BUFFER_SIZE;
 8000f86:	4b3b      	ldr	r3, [pc, #236]	; (8001074 <main+0x128>)
 8000f88:	220c      	movs	r2, #12
 8000f8a:	709a      	strb	r2, [r3, #2]

	for (i = 0; i < CMD_BUFFER_SIZE; i++) {
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	e00c      	b.n	8000fac <main+0x60>
	  Command cmd;
	  cmd.index = 100;
 8000f92:	2364      	movs	r3, #100	; 0x64
 8000f94:	703b      	strb	r3, [r7, #0]
	  cmd.val = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	807b      	strh	r3, [r7, #2]
	  commandQueue.buffer[i] = cmd;
 8000f9a:	4a36      	ldr	r2, [pc, #216]	; (8001074 <main+0x128>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
	for (i = 0; i < CMD_BUFFER_SIZE; i++) {
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b0b      	cmp	r3, #11
 8000fb0:	ddef      	ble.n	8000f92 <main+0x46>
	}

	//Initialise OLED
	OLED_Init();
 8000fb2:	f009 fb31 	bl	800a618 <OLED_Init>

	//Initialise Gyroscope
	ICM20948_init(&hi2c1,0,GYRO_FULL_SCALE_2000DPS);
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	2100      	movs	r1, #0
 8000fba:	482f      	ldr	r0, [pc, #188]	; (8001078 <main+0x12c>)
 8000fbc:	f009 f927 	bl	800a20e <ICM20948_init>

	//Initiate UART
	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer, ARX_BUFFER_SIZE);
 8000fc0:	2205      	movs	r2, #5
 8000fc2:	492e      	ldr	r1, [pc, #184]	; (800107c <main+0x130>)
 8000fc4:	482e      	ldr	r0, [pc, #184]	; (8001080 <main+0x134>)
 8000fc6:	f005 fb74 	bl	80066b2 <HAL_UART_Receive_IT>

	//Initiate the motors
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000fca:	2100      	movs	r1, #0
 8000fcc:	482d      	ldr	r0, [pc, #180]	; (8001084 <main+0x138>)
 8000fce:	f004 f9c9 	bl	8005364 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	482b      	ldr	r0, [pc, #172]	; (8001084 <main+0x138>)
 8000fd6:	f004 f9c5 	bl	8005364 <HAL_TIM_PWM_Start>

	//Initiate ServoMotor
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000fda:	210c      	movs	r1, #12
 8000fdc:	482a      	ldr	r0, [pc, #168]	; (8001088 <main+0x13c>)
 8000fde:	f004 f9c1 	bl	8005364 <HAL_TIM_PWM_Start>

	//Start MotorA Encoder
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000fe2:	213c      	movs	r1, #60	; 0x3c
 8000fe4:	4829      	ldr	r0, [pc, #164]	; (800108c <main+0x140>)
 8000fe6:	f004 fb2b 	bl	8005640 <HAL_TIM_Encoder_Start_IT>
	//Start MotorB Encoder
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000fea:	213c      	movs	r1, #60	; 0x3c
 8000fec:	4828      	ldr	r0, [pc, #160]	; (8001090 <main+0x144>)
 8000fee:	f004 fb27 	bl	8005640 <HAL_TIM_Encoder_Start_IT>

	//Init left wheel 1st tick before PID
	dutyL.millisOld = HAL_GetTick();
 8000ff2:	f001 fe6f 	bl	8002cd4 <HAL_GetTick>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b26      	ldr	r3, [pc, #152]	; (8001094 <main+0x148>)
 8000ffc:	631a      	str	r2, [r3, #48]	; 0x30
	//Init right wheel 1st tick before PID
	dutyR.millisOld = HAL_GetTick();
 8000ffe:	f001 fe69 	bl	8002cd4 <HAL_GetTick>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	4b24      	ldr	r3, [pc, #144]	; (8001098 <main+0x14c>)
 8001008:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800100a:	f006 fb2f 	bl	800766c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800100e:	4a23      	ldr	r2, [pc, #140]	; (800109c <main+0x150>)
 8001010:	2100      	movs	r1, #0
 8001012:	4823      	ldr	r0, [pc, #140]	; (80010a0 <main+0x154>)
 8001014:	f006 fb74 	bl	8007700 <osThreadNew>
 8001018:	4603      	mov	r3, r0
 800101a:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <main+0x158>)
 800101c:	6013      	str	r3, [r2, #0]

  /* creation of displayOLED */
  displayOLEDHandle = osThreadNew(displayOLED_Task, NULL, &displayOLED_attributes);
 800101e:	4a22      	ldr	r2, [pc, #136]	; (80010a8 <main+0x15c>)
 8001020:	2100      	movs	r1, #0
 8001022:	4822      	ldr	r0, [pc, #136]	; (80010ac <main+0x160>)
 8001024:	f006 fb6c 	bl	8007700 <osThreadNew>
 8001028:	4603      	mov	r3, r0
 800102a:	4a21      	ldr	r2, [pc, #132]	; (80010b0 <main+0x164>)
 800102c:	6013      	str	r3, [r2, #0]

  /* creation of commandTask */
  commandTaskHandle = osThreadNew(Command_Task, NULL, &commandTask_attributes);
 800102e:	4a21      	ldr	r2, [pc, #132]	; (80010b4 <main+0x168>)
 8001030:	2100      	movs	r1, #0
 8001032:	4821      	ldr	r0, [pc, #132]	; (80010b8 <main+0x16c>)
 8001034:	f006 fb64 	bl	8007700 <osThreadNew>
 8001038:	4603      	mov	r3, r0
 800103a:	4a20      	ldr	r2, [pc, #128]	; (80010bc <main+0x170>)
 800103c:	6013      	str	r3, [r2, #0]

  /* creation of moveDistTask */
  moveDistTaskHandle = osThreadNew(MoveDistance_Task, NULL, &moveDistTask_attributes);
 800103e:	4a20      	ldr	r2, [pc, #128]	; (80010c0 <main+0x174>)
 8001040:	2100      	movs	r1, #0
 8001042:	4820      	ldr	r0, [pc, #128]	; (80010c4 <main+0x178>)
 8001044:	f006 fb5c 	bl	8007700 <osThreadNew>
 8001048:	4603      	mov	r3, r0
 800104a:	4a1f      	ldr	r2, [pc, #124]	; (80010c8 <main+0x17c>)
 800104c:	6013      	str	r3, [r2, #0]

  /* creation of servoMotor */
  servoMotorHandle = osThreadNew(servoMotor_Task, NULL, &servoMotor_attributes);
 800104e:	4a1f      	ldr	r2, [pc, #124]	; (80010cc <main+0x180>)
 8001050:	2100      	movs	r1, #0
 8001052:	481f      	ldr	r0, [pc, #124]	; (80010d0 <main+0x184>)
 8001054:	f006 fb54 	bl	8007700 <osThreadNew>
 8001058:	4603      	mov	r3, r0
 800105a:	4a1e      	ldr	r2, [pc, #120]	; (80010d4 <main+0x188>)
 800105c:	6013      	str	r3, [r2, #0]

  /* creation of motorEncoder2 */
  motorEncoder2Handle = osThreadNew(motorEncoder2_Task, NULL, &motorEncoder2_attributes);
 800105e:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <main+0x18c>)
 8001060:	2100      	movs	r1, #0
 8001062:	481e      	ldr	r0, [pc, #120]	; (80010dc <main+0x190>)
 8001064:	f006 fb4c 	bl	8007700 <osThreadNew>
 8001068:	4603      	mov	r3, r0
 800106a:	4a1d      	ldr	r2, [pc, #116]	; (80010e0 <main+0x194>)
 800106c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800106e:	f006 fb21 	bl	80076b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001072:	e7fe      	b.n	8001072 <main+0x126>
 8001074:	20000514 	.word	0x20000514
 8001078:	20000264 	.word	0x20000264
 800107c:	20000500 	.word	0x20000500
 8001080:	200003d8 	.word	0x200003d8
 8001084:	20000390 	.word	0x20000390
 8001088:	200002b8 	.word	0x200002b8
 800108c:	20000300 	.word	0x20000300
 8001090:	20000348 	.word	0x20000348
 8001094:	20000450 	.word	0x20000450
 8001098:	2000048c 	.word	0x2000048c
 800109c:	0800da60 	.word	0x0800da60
 80010a0:	080022c5 	.word	0x080022c5
 80010a4:	2000041c 	.word	0x2000041c
 80010a8:	0800da84 	.word	0x0800da84
 80010ac:	08002301 	.word	0x08002301
 80010b0:	20000420 	.word	0x20000420
 80010b4:	0800daa8 	.word	0x0800daa8
 80010b8:	080023a9 	.word	0x080023a9
 80010bc:	20000424 	.word	0x20000424
 80010c0:	0800dacc 	.word	0x0800dacc
 80010c4:	080023fd 	.word	0x080023fd
 80010c8:	20000428 	.word	0x20000428
 80010cc:	0800daf0 	.word	0x0800daf0
 80010d0:	08002461 	.word	0x08002461
 80010d4:	2000042c 	.word	0x2000042c
 80010d8:	0800db14 	.word	0x0800db14
 80010dc:	0800246b 	.word	0x0800246b
 80010e0:	20000430 	.word	0x20000430

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b094      	sub	sp, #80	; 0x50
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	2230      	movs	r2, #48	; 0x30
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f009 fc71 	bl	800a9da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b22      	ldr	r3, [pc, #136]	; (8001198 <SystemClock_Config+0xb4>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a21      	ldr	r2, [pc, #132]	; (8001198 <SystemClock_Config+0xb4>)
 8001112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <SystemClock_Config+0xb4>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <SystemClock_Config+0xb8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a1b      	ldr	r2, [pc, #108]	; (800119c <SystemClock_Config+0xb8>)
 800112e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <SystemClock_Config+0xb8>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001140:	2302      	movs	r3, #2
 8001142:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001144:	2301      	movs	r3, #1
 8001146:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001148:	2310      	movs	r3, #16
 800114a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800114c:	2300      	movs	r3, #0
 800114e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001150:	f107 0320 	add.w	r3, r7, #32
 8001154:	4618      	mov	r0, r3
 8001156:	f003 fb61 	bl	800481c <HAL_RCC_OscConfig>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001160:	f001 f99a 	bl	8002498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001164:	230f      	movs	r3, #15
 8001166:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fdc4 	bl	8004d0c <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800118a:	f001 f985 	bl	8002498 <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	3750      	adds	r7, #80	; 0x50
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011b2:	4b21      	ldr	r3, [pc, #132]	; (8001238 <MX_ADC1_Init+0x98>)
 80011b4:	4a21      	ldr	r2, [pc, #132]	; (800123c <MX_ADC1_Init+0x9c>)
 80011b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011b8:	4b1f      	ldr	r3, [pc, #124]	; (8001238 <MX_ADC1_Init+0x98>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <MX_ADC1_Init+0x98>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <MX_ADC1_Init+0x98>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011ca:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <MX_ADC1_Init+0x98>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011d0:	4b19      	ldr	r3, [pc, #100]	; (8001238 <MX_ADC1_Init+0x98>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011d8:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_ADC1_Init+0x98>)
 80011da:	2200      	movs	r2, #0
 80011dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011de:	4b16      	ldr	r3, [pc, #88]	; (8001238 <MX_ADC1_Init+0x98>)
 80011e0:	4a17      	ldr	r2, [pc, #92]	; (8001240 <MX_ADC1_Init+0xa0>)
 80011e2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <MX_ADC1_Init+0x98>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <MX_ADC1_Init+0x98>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <MX_ADC1_Init+0x98>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <MX_ADC1_Init+0x98>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011fe:	480e      	ldr	r0, [pc, #56]	; (8001238 <MX_ADC1_Init+0x98>)
 8001200:	f001 fd98 	bl	8002d34 <HAL_ADC_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800120a:	f001 f945 	bl	8002498 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800120e:	230b      	movs	r3, #11
 8001210:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001212:	2301      	movs	r3, #1
 8001214:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001216:	2300      	movs	r3, #0
 8001218:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121a:	463b      	mov	r3, r7
 800121c:	4619      	mov	r1, r3
 800121e:	4806      	ldr	r0, [pc, #24]	; (8001238 <MX_ADC1_Init+0x98>)
 8001220:	f001 fdcc 	bl	8002dbc <HAL_ADC_ConfigChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800122a:	f001 f935 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	2000021c 	.word	0x2000021c
 800123c:	40012000 	.word	0x40012000
 8001240:	0f000001 	.word	0x0f000001

08001244 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <MX_I2C1_Init+0x50>)
 800124a:	4a13      	ldr	r2, [pc, #76]	; (8001298 <MX_I2C1_Init+0x54>)
 800124c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_I2C1_Init+0x50>)
 8001250:	4a12      	ldr	r2, [pc, #72]	; (800129c <MX_I2C1_Init+0x58>)
 8001252:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <MX_I2C1_Init+0x50>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_I2C1_Init+0x50>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_I2C1_Init+0x50>)
 8001262:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001266:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001268:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001274:	4b07      	ldr	r3, [pc, #28]	; (8001294 <MX_I2C1_Init+0x50>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_I2C1_Init+0x50>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001280:	4804      	ldr	r0, [pc, #16]	; (8001294 <MX_I2C1_Init+0x50>)
 8001282:	f002 fae3 	bl	800384c <HAL_I2C_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800128c:	f001 f904 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000264 	.word	0x20000264
 8001298:	40005400 	.word	0x40005400
 800129c:	000186a0 	.word	0x000186a0

080012a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b096      	sub	sp, #88	; 0x58
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
 80012cc:	611a      	str	r2, [r3, #16]
 80012ce:	615a      	str	r2, [r3, #20]
 80012d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2220      	movs	r2, #32
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f009 fb7e 	bl	800a9da <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012de:	4b3d      	ldr	r3, [pc, #244]	; (80013d4 <MX_TIM1_Init+0x134>)
 80012e0:	4a3d      	ldr	r2, [pc, #244]	; (80013d8 <MX_TIM1_Init+0x138>)
 80012e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 80012e4:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <MX_TIM1_Init+0x134>)
 80012e6:	22a0      	movs	r2, #160	; 0xa0
 80012e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ea:	4b3a      	ldr	r3, [pc, #232]	; (80013d4 <MX_TIM1_Init+0x134>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80012f0:	4b38      	ldr	r3, [pc, #224]	; (80013d4 <MX_TIM1_Init+0x134>)
 80012f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f8:	4b36      	ldr	r3, [pc, #216]	; (80013d4 <MX_TIM1_Init+0x134>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012fe:	4b35      	ldr	r3, [pc, #212]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001304:	4b33      	ldr	r3, [pc, #204]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001306:	2280      	movs	r2, #128	; 0x80
 8001308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800130a:	4832      	ldr	r0, [pc, #200]	; (80013d4 <MX_TIM1_Init+0x134>)
 800130c:	f003 ff10 	bl	8005130 <HAL_TIM_Base_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001316:	f001 f8bf 	bl	8002498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001320:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001324:	4619      	mov	r1, r3
 8001326:	482b      	ldr	r0, [pc, #172]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001328:	f004 fc02 	bl	8005b30 <HAL_TIM_ConfigClockSource>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001332:	f001 f8b1 	bl	8002498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001336:	4827      	ldr	r0, [pc, #156]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001338:	f003 ffba 	bl	80052b0 <HAL_TIM_PWM_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001342:	f001 f8a9 	bl	8002498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001346:	2300      	movs	r3, #0
 8001348:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134a:	2300      	movs	r3, #0
 800134c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800134e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001352:	4619      	mov	r1, r3
 8001354:	481f      	ldr	r0, [pc, #124]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001356:	f004 ffeb 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001360:	f001 f89a 	bl	8002498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001364:	2360      	movs	r3, #96	; 0x60
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800136c:	2300      	movs	r3, #0
 800136e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001374:	2300      	movs	r3, #0
 8001376:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001378:	2300      	movs	r3, #0
 800137a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001380:	220c      	movs	r2, #12
 8001382:	4619      	mov	r1, r3
 8001384:	4813      	ldr	r0, [pc, #76]	; (80013d4 <MX_TIM1_Init+0x134>)
 8001386:	f004 fb11 	bl	80059ac <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001390:	f001 f882 	bl	8002498 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001398:	2300      	movs	r3, #0
 800139a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4619      	mov	r1, r3
 80013b6:	4807      	ldr	r0, [pc, #28]	; (80013d4 <MX_TIM1_Init+0x134>)
 80013b8:	f005 f836 	bl	8006428 <HAL_TIMEx_ConfigBreakDeadTime>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80013c2:	f001 f869 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013c6:	4803      	ldr	r0, [pc, #12]	; (80013d4 <MX_TIM1_Init+0x134>)
 80013c8:	f001 fa1c 	bl	8002804 <HAL_TIM_MspPostInit>

}
 80013cc:	bf00      	nop
 80013ce:	3758      	adds	r7, #88	; 0x58
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200002b8 	.word	0x200002b8
 80013d8:	40010000 	.word	0x40010000

080013dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	; 0x30
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	2224      	movs	r2, #36	; 0x24
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f009 faf5 	bl	800a9da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <MX_TIM2_Init+0xa4>)
 80013fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001400:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <MX_TIM2_Init+0xa4>)
 8001402:	2200      	movs	r2, #0
 8001404:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001406:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <MX_TIM2_Init+0xa4>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800140c:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <MX_TIM2_Init+0xa4>)
 800140e:	f04f 32ff 	mov.w	r2, #4294967295
 8001412:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001414:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <MX_TIM2_Init+0xa4>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141a:	4b19      	ldr	r3, [pc, #100]	; (8001480 <MX_TIM2_Init+0xa4>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001420:	2303      	movs	r3, #3
 8001422:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001424:	2300      	movs	r3, #0
 8001426:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001428:	2301      	movs	r3, #1
 800142a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800142c:	2300      	movs	r3, #0
 800142e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001430:	230a      	movs	r3, #10
 8001432:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001438:	2301      	movs	r3, #1
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001440:	230a      	movs	r3, #10
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001444:	f107 030c 	add.w	r3, r7, #12
 8001448:	4619      	mov	r1, r3
 800144a:	480d      	ldr	r0, [pc, #52]	; (8001480 <MX_TIM2_Init+0xa4>)
 800144c:	f004 f852 	bl	80054f4 <HAL_TIM_Encoder_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001456:	f001 f81f 	bl	8002498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <MX_TIM2_Init+0xa4>)
 8001468:	f004 ff62 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001472:	f001 f811 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	3730      	adds	r7, #48	; 0x30
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000300 	.word	0x20000300

08001484 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	; 0x30
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800148a:	f107 030c 	add.w	r3, r7, #12
 800148e:	2224      	movs	r2, #36	; 0x24
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f009 faa1 	bl	800a9da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014a0:	4b20      	ldr	r3, [pc, #128]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014a2:	4a21      	ldr	r2, [pc, #132]	; (8001528 <MX_TIM3_Init+0xa4>)
 80014a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ba:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c0:	4b18      	ldr	r3, [pc, #96]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014c6:	2303      	movs	r3, #3
 80014c8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014ce:	2301      	movs	r3, #1
 80014d0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80014d6:	230a      	movs	r3, #10
 80014d8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014da:	2300      	movs	r3, #0
 80014dc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014de:	2301      	movs	r3, #1
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80014e6:	230a      	movs	r3, #10
 80014e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	4619      	mov	r1, r3
 80014f0:	480c      	ldr	r0, [pc, #48]	; (8001524 <MX_TIM3_Init+0xa0>)
 80014f2:	f003 ffff 	bl	80054f4 <HAL_TIM_Encoder_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80014fc:	f000 ffcc 	bl	8002498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001500:	2300      	movs	r3, #0
 8001502:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001508:	1d3b      	adds	r3, r7, #4
 800150a:	4619      	mov	r1, r3
 800150c:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_TIM3_Init+0xa0>)
 800150e:	f004 ff0f 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001518:	f000 ffbe 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800151c:	bf00      	nop
 800151e:	3730      	adds	r7, #48	; 0x30
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000348 	.word	0x20000348
 8001528:	40000400 	.word	0x40000400

0800152c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b096      	sub	sp, #88	; 0x58
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001532:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001540:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800154a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
 8001558:	611a      	str	r2, [r3, #16]
 800155a:	615a      	str	r2, [r3, #20]
 800155c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2220      	movs	r2, #32
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f009 fa38 	bl	800a9da <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800156a:	4b43      	ldr	r3, [pc, #268]	; (8001678 <MX_TIM8_Init+0x14c>)
 800156c:	4a43      	ldr	r2, [pc, #268]	; (800167c <MX_TIM8_Init+0x150>)
 800156e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001570:	4b41      	ldr	r3, [pc, #260]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001576:	4b40      	ldr	r3, [pc, #256]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800157c:	4b3e      	ldr	r3, [pc, #248]	; (8001678 <MX_TIM8_Init+0x14c>)
 800157e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001582:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001584:	4b3c      	ldr	r3, [pc, #240]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800158a:	4b3b      	ldr	r3, [pc, #236]	; (8001678 <MX_TIM8_Init+0x14c>)
 800158c:	2200      	movs	r2, #0
 800158e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b39      	ldr	r3, [pc, #228]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001596:	4838      	ldr	r0, [pc, #224]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001598:	f003 fdca 	bl	8005130 <HAL_TIM_Base_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80015a2:	f000 ff79 	bl	8002498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80015ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015b0:	4619      	mov	r1, r3
 80015b2:	4831      	ldr	r0, [pc, #196]	; (8001678 <MX_TIM8_Init+0x14c>)
 80015b4:	f004 fabc 	bl	8005b30 <HAL_TIM_ConfigClockSource>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80015be:	f000 ff6b 	bl	8002498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80015c2:	482d      	ldr	r0, [pc, #180]	; (8001678 <MX_TIM8_Init+0x14c>)
 80015c4:	f003 fe74 	bl	80052b0 <HAL_TIM_PWM_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80015ce:	f000 ff63 	bl	8002498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d2:	2300      	movs	r3, #0
 80015d4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015de:	4619      	mov	r1, r3
 80015e0:	4825      	ldr	r0, [pc, #148]	; (8001678 <MX_TIM8_Init+0x14c>)
 80015e2:	f004 fea5 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80015ec:	f000 ff54 	bl	8002498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f0:	2360      	movs	r3, #96	; 0x60
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015fc:	2300      	movs	r3, #0
 80015fe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001604:	2300      	movs	r3, #0
 8001606:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001608:	2300      	movs	r3, #0
 800160a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001610:	2200      	movs	r2, #0
 8001612:	4619      	mov	r1, r3
 8001614:	4818      	ldr	r0, [pc, #96]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001616:	f004 f9c9 	bl	80059ac <HAL_TIM_PWM_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001620:	f000 ff3a 	bl	8002498 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	2204      	movs	r2, #4
 800162a:	4619      	mov	r1, r3
 800162c:	4812      	ldr	r0, [pc, #72]	; (8001678 <MX_TIM8_Init+0x14c>)
 800162e:	f004 f9bd 	bl	80059ac <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001638:	f000 ff2e 	bl	8002498 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001654:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4619      	mov	r1, r3
 800165e:	4806      	ldr	r0, [pc, #24]	; (8001678 <MX_TIM8_Init+0x14c>)
 8001660:	f004 fee2 	bl	8006428 <HAL_TIMEx_ConfigBreakDeadTime>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800166a:	f000 ff15 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	3758      	adds	r7, #88	; 0x58
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000390 	.word	0x20000390
 800167c:	40010400 	.word	0x40010400

08001680 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 8001686:	4a12      	ldr	r2, [pc, #72]	; (80016d0 <MX_USART3_UART_Init+0x50>)
 8001688:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 800168c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001690:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001698:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800169e:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 80016a6:	220c      	movs	r2, #12
 80016a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016aa:	4b08      	ldr	r3, [pc, #32]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016b6:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_USART3_UART_Init+0x4c>)
 80016b8:	f004 ff1c 	bl	80064f4 <HAL_UART_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016c2:	f000 fee9 	bl	8002498 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200003d8 	.word	0x200003d8
 80016d0:	40004800 	.word	0x40004800

080016d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	; 0x28
 80016d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
 80016e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	4b3b      	ldr	r3, [pc, #236]	; (80017dc <MX_GPIO_Init+0x108>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a3a      	ldr	r2, [pc, #232]	; (80017dc <MX_GPIO_Init+0x108>)
 80016f4:	f043 0310 	orr.w	r3, r3, #16
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b38      	ldr	r3, [pc, #224]	; (80017dc <MX_GPIO_Init+0x108>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	4b34      	ldr	r3, [pc, #208]	; (80017dc <MX_GPIO_Init+0x108>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a33      	ldr	r2, [pc, #204]	; (80017dc <MX_GPIO_Init+0x108>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b31      	ldr	r3, [pc, #196]	; (80017dc <MX_GPIO_Init+0x108>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <MX_GPIO_Init+0x108>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a2c      	ldr	r2, [pc, #176]	; (80017dc <MX_GPIO_Init+0x108>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <MX_GPIO_Init+0x108>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <MX_GPIO_Init+0x108>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a25      	ldr	r2, [pc, #148]	; (80017dc <MX_GPIO_Init+0x108>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <MX_GPIO_Init+0x108>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800175a:	2200      	movs	r2, #0
 800175c:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001760:	481f      	ldr	r0, [pc, #124]	; (80017e0 <MX_GPIO_Init+0x10c>)
 8001762:	f002 f859 	bl	8003818 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	213c      	movs	r1, #60	; 0x3c
 800176a:	481e      	ldr	r0, [pc, #120]	; (80017e4 <MX_GPIO_Init+0x110>)
 800176c:	f002 f854 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001776:	481c      	ldr	r0, [pc, #112]	; (80017e8 <MX_GPIO_Init+0x114>)
 8001778:	f002 f84e 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800177c:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8001780:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	4812      	ldr	r0, [pc, #72]	; (80017e0 <MX_GPIO_Init+0x10c>)
 8001796:	f001 fea3 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 800179a:	233c      	movs	r3, #60	; 0x3c
 800179c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	2301      	movs	r3, #1
 80017a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a6:	2302      	movs	r3, #2
 80017a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	480c      	ldr	r0, [pc, #48]	; (80017e4 <MX_GPIO_Init+0x110>)
 80017b2:	f001 fe95 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 80017b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017bc:	2301      	movs	r3, #1
 80017be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4619      	mov	r1, r3
 80017ce:	4806      	ldr	r0, [pc, #24]	; (80017e8 <MX_GPIO_Init+0x114>)
 80017d0:	f001 fe86 	bl	80034e0 <HAL_GPIO_Init>

}
 80017d4:	bf00      	nop
 80017d6:	3728      	adds	r7, #40	; 0x28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40021000 	.word	0x40021000
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40020400 	.word	0x40020400

080017ec <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	/*Prevent unused argument(s) compliation warning */
	UNUSED(huart);

	if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T') { // only STOP can preempt any greedy task
 80017f4:	4b24      	ldr	r3, [pc, #144]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b53      	cmp	r3, #83	; 0x53
 80017fa:	d114      	bne.n	8001826 <HAL_UART_RxCpltCallback+0x3a>
 80017fc:	4b22      	ldr	r3, [pc, #136]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 80017fe:	785b      	ldrb	r3, [r3, #1]
 8001800:	2b54      	cmp	r3, #84	; 0x54
 8001802:	d110      	bne.n	8001826 <HAL_UART_RxCpltCallback+0x3a>
		Task_END();
 8001804:	f000 fd52 	bl	80022ac <Task_END>
		manualMode = 0;
 8001808:	4b20      	ldr	r3, [pc, #128]	; (800188c <HAL_UART_RxCpltCallback+0xa0>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]

		if (CommandQueue_IsEmpty(&commandQueue)) {
 800180e:	4820      	ldr	r0, [pc, #128]	; (8001890 <HAL_UART_RxCpltCallback+0xa4>)
 8001810:	f000 fcb2 	bl	8002178 <CommandQueue_IsEmpty>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d020      	beq.n	800185c <HAL_UART_RxCpltCallback+0x70>
			CurrentCommand_Clear(&currCmd);
 800181a:	481e      	ldr	r0, [pc, #120]	; (8001894 <HAL_UART_RxCpltCallback+0xa8>)
 800181c:	f000 fd10 	bl	8002240 <CurrentCommand_Clear>
			Task_ACK();
 8001820:	f000 fd2c 	bl	800227c <Task_ACK>
		if (CommandQueue_IsEmpty(&commandQueue)) {
 8001824:	e01a      	b.n	800185c <HAL_UART_RxCpltCallback+0x70>
		}
		else {
			//CommandQueue_Dequeue(&commandQueue, &currCmd);
		}

	}else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'W') { //FW
 8001826:	4b18      	ldr	r3, [pc, #96]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b46      	cmp	r3, #70	; 0x46
 800182c:	d109      	bne.n	8001842 <HAL_UART_RxCpltCallback+0x56>
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 8001830:	785b      	ldrb	r3, [r3, #1]
 8001832:	2b57      	cmp	r3, #87	; 0x57
 8001834:	d105      	bne.n	8001842 <HAL_UART_RxCpltCallback+0x56>
		CommandQueue_Enqueue(&commandQueue, 1, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2101      	movs	r1, #1
 800183a:	4815      	ldr	r0, [pc, #84]	; (8001890 <HAL_UART_RxCpltCallback+0xa4>)
 800183c:	f000 fcaf 	bl	800219e <CommandQueue_Enqueue>
 8001840:	e00c      	b.n	800185c <HAL_UART_RxCpltCallback+0x70>
	}else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'W') { //BW
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b42      	cmp	r3, #66	; 0x42
 8001848:	d108      	bne.n	800185c <HAL_UART_RxCpltCallback+0x70>
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 800184c:	785b      	ldrb	r3, [r3, #1]
 800184e:	2b57      	cmp	r3, #87	; 0x57
 8001850:	d104      	bne.n	800185c <HAL_UART_RxCpltCallback+0x70>
		CommandQueue_Enqueue(&commandQueue, 2, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2102      	movs	r1, #2
 8001856:	480e      	ldr	r0, [pc, #56]	; (8001890 <HAL_UART_RxCpltCallback+0xa4>)
 8001858:	f000 fca1 	bl	800219e <CommandQueue_Enqueue>
	}

	//Every callback, dequeue the latest command
	if (!CommandQueue_IsEmpty(&commandQueue)) {
 800185c:	480c      	ldr	r0, [pc, #48]	; (8001890 <HAL_UART_RxCpltCallback+0xa4>)
 800185e:	f000 fc8b 	bl	8002178 <CommandQueue_IsEmpty>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d103      	bne.n	8001870 <HAL_UART_RxCpltCallback+0x84>
		CommandQueue_Dequeue(&commandQueue, &currCmd);
 8001868:	490a      	ldr	r1, [pc, #40]	; (8001894 <HAL_UART_RxCpltCallback+0xa8>)
 800186a:	4809      	ldr	r0, [pc, #36]	; (8001890 <HAL_UART_RxCpltCallback+0xa4>)
 800186c:	f000 fcc0 	bl	80021f0 <CommandQueue_Dequeue>
	}

	// clear ARX buffer
	__HAL_UART_FLUSH_DRREGISTER(&huart3);
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_UART_RxCpltCallback+0xac>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer, ARX_BUFFER_SIZE);
 8001876:	2205      	movs	r2, #5
 8001878:	4903      	ldr	r1, [pc, #12]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 800187a:	4807      	ldr	r0, [pc, #28]	; (8001898 <HAL_UART_RxCpltCallback+0xac>)
 800187c:	f004 ff19 	bl	80066b2 <HAL_UART_Receive_IT>

}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000500 	.word	0x20000500
 800188c:	20000548 	.word	0x20000548
 8001890:	20000514 	.word	0x20000514
 8001894:	20000018 	.word	0x20000018
 8001898:	200003d8 	.word	0x200003d8

0800189c <Set_Motor_Direction>:

void Set_Motor_Direction(uint8_t dir) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
	if (dir){// move forward
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d014      	beq.n	80018d6 <Set_Motor_Direction+0x3a>
		// GPIO_PIN_SET = Turn on, GPIO_PIN_RESET = Turn Off
		//To enable the motor circuit, one pin must be enabled and the other must be disabled.
		//MotorA(Left wheel)
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2104      	movs	r1, #4
 80018b0:	4815      	ldr	r0, [pc, #84]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018b2:	f001 ffb1 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80018b6:	2201      	movs	r2, #1
 80018b8:	2108      	movs	r1, #8
 80018ba:	4813      	ldr	r0, [pc, #76]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018bc:	f001 ffac 	bl	8003818 <HAL_GPIO_WritePin>
		//MotorB(Right wheel)
		HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2120      	movs	r1, #32
 80018c4:	4810      	ldr	r0, [pc, #64]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018c6:	f001 ffa7 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	2110      	movs	r1, #16
 80018ce:	480e      	ldr	r0, [pc, #56]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018d0:	f001 ffa2 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
		//MotorB(Right wheel)
		HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
	}
}
 80018d4:	e013      	b.n	80018fe <Set_Motor_Direction+0x62>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80018d6:	2201      	movs	r2, #1
 80018d8:	2104      	movs	r1, #4
 80018da:	480b      	ldr	r0, [pc, #44]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018dc:	f001 ff9c 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2108      	movs	r1, #8
 80018e4:	4808      	ldr	r0, [pc, #32]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018e6:	f001 ff97 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	2120      	movs	r1, #32
 80018ee:	4806      	ldr	r0, [pc, #24]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018f0:	f001 ff92 	bl	8003818 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2110      	movs	r1, #16
 80018f8:	4803      	ldr	r0, [pc, #12]	; (8001908 <Set_Motor_Direction+0x6c>)
 80018fa:	f001 ff8d 	bl	8003818 <HAL_GPIO_WritePin>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40020000 	.word	0x40020000

0800190c <Calculate_IntervalPulse>:

int Calculate_IntervalPulse(int oldCount, int newCount, int dutyLR){
 800190c:	b480      	push	{r7}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
	int diff = 0, timerLR;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]

	if(dutyLR) //Determine if it is left duty or right duty
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00b      	beq.n	800193a <Calculate_IntervalPulse+0x2e>
		timerLR = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2); //left wheel
 8001922:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <Calculate_IntervalPulse+0x9c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0310 	and.w	r3, r3, #16
 800192c:	2b10      	cmp	r3, #16
 800192e:	bf0c      	ite	eq
 8001930:	2301      	moveq	r3, #1
 8001932:	2300      	movne	r3, #0
 8001934:	b2db      	uxtb	r3, r3
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	e00a      	b.n	8001950 <Calculate_IntervalPulse+0x44>
	else
		timerLR = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3); //right wheel
 800193a:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <Calculate_IntervalPulse+0xa0>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0310 	and.w	r3, r3, #16
 8001944:	2b10      	cmp	r3, #16
 8001946:	bf0c      	ite	eq
 8001948:	2301      	moveq	r3, #1
 800194a:	2300      	movne	r3, #0
 800194c:	b2db      	uxtb	r3, r3
 800194e:	613b      	str	r3, [r7, #16]

	if(timerLR){ //To consider overflow and underflow problem
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d010      	beq.n	8001978 <Calculate_IntervalPulse+0x6c>
		if(newCount < oldCount)
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	429a      	cmp	r2, r3
 800195c:	da04      	bge.n	8001968 <Calculate_IntervalPulse+0x5c>
			diff = oldCount - newCount;
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e017      	b.n	8001998 <Calculate_IntervalPulse+0x8c>
		else
			diff = (65535 - newCount) + oldCount; //Prevent overflow/underflow
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800196e:	33ff      	adds	r3, #255	; 0xff
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4413      	add	r3, r2
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	e00f      	b.n	8001998 <Calculate_IntervalPulse+0x8c>
	}else{
		if(newCount > oldCount)
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	429a      	cmp	r2, r3
 800197e:	dd04      	ble.n	800198a <Calculate_IntervalPulse+0x7e>
			diff = newCount - oldCount;
 8001980:	68ba      	ldr	r2, [r7, #8]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e006      	b.n	8001998 <Calculate_IntervalPulse+0x8c>
		else
			diff = (65535 - oldCount) + newCount; //Prevent overflow/underflow
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001990:	33ff      	adds	r3, #255	; 0xff
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	4413      	add	r3, r2
 8001996:	617b      	str	r3, [r7, #20]
		}

	return diff;
 8001998:	697b      	ldr	r3, [r7, #20]
}
 800199a:	4618      	mov	r0, r3
 800199c:	371c      	adds	r7, #28
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000300 	.word	0x20000300
 80019ac:	20000348 	.word	0x20000348

080019b0 <Calculate_Target_Ticks>:

void Calculate_Target_Ticks(float targetDistance, DistanceTickConfig * distTick){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	ed87 0a01 	vstr	s0, [r7, #4]
 80019ba:	6038      	str	r0, [r7, #0]

	distTick->targetTick = targetDistance/(WHEEL_CIRCUMFERENCE/TICKS_PER_REVOLUTION);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7fe fdc3 	bl	8000548 <__aeabi_f2d>
 80019c2:	a309      	add	r3, pc, #36	; (adr r3, 80019e8 <Calculate_Target_Ticks+0x38>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe ff40 	bl	800084c <__aeabi_ddiv>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f8c0 	bl	8000b58 <__aeabi_d2iz>
 80019d8:	4602      	mov	r2, r0
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	601a      	str	r2, [r3, #0]
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	9cbd821e 	.word	0x9cbd821e
 80019ec:	3f2179ec 	.word	0x3f2179ec

080019f0 <Calculate_Car_Distance>:

void Calculate_Car_Distance(DistanceTickConfig * distTick, WheelEncoderConfig *encoderL, WheelEncoderConfig *encoderR){
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b088      	sub	sp, #32
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
	int deltaTicks = 0, rightTick = 0, leftTick = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]

	encoderL->newCount = __HAL_TIM_GET_COUNTER(&htim2);
 8001a08:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <Calculate_Car_Distance+0xb4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	605a      	str	r2, [r3, #4]
	encoderR->newCount = __HAL_TIM_GET_COUNTER(&htim3);
 8001a14:	4b24      	ldr	r3, [pc, #144]	; (8001aa8 <Calculate_Car_Distance+0xb8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	605a      	str	r2, [r3, #4]

	if(encoderL->newCount != encoderL->oldCount)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d008      	beq.n	8001a3e <Calculate_Car_Distance+0x4e>
		leftTick = Calculate_IntervalPulse(encoderL->oldCount, encoderL->newCount, 1);
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2201      	movs	r2, #1
 8001a36:	4619      	mov	r1, r3
 8001a38:	f7ff ff68 	bl	800190c <Calculate_IntervalPulse>
 8001a3c:	61b8      	str	r0, [r7, #24]
	if(encoderR->newCount != encoderR->oldCount)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d008      	beq.n	8001a5c <Calculate_Car_Distance+0x6c>
		rightTick = Calculate_IntervalPulse(encoderR->oldCount, encoderR->newCount, 0);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6818      	ldr	r0, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	4619      	mov	r1, r3
 8001a56:	f7ff ff59 	bl	800190c <Calculate_IntervalPulse>
 8001a5a:	61f8      	str	r0, [r7, #28]


	if(leftTick < 65000 && rightTick < 65000){
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001a62:	4293      	cmp	r3, r2
 8001a64:	dc11      	bgt.n	8001a8a <Calculate_Car_Distance+0x9a>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	dc0c      	bgt.n	8001a8a <Calculate_Car_Distance+0x9a>
		deltaTicks = (leftTick + rightTick)/2;
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	4413      	add	r3, r2
 8001a76:	0fda      	lsrs	r2, r3, #31
 8001a78:	4413      	add	r3, r2
 8001a7a:	105b      	asrs	r3, r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
		distTick->currDistTick += deltaTicks;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	441a      	add	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	605a      	str	r2, [r3, #4]
	}

	//Bring the previous count to the next iteration
	encoderL->oldCount = encoderL->newCount;
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	601a      	str	r2, [r3, #0]
	encoderR->oldCount = encoderR->newCount;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	601a      	str	r2, [r3, #0]
}
 8001a9a:	bf00      	nop
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000300 	.word	0x20000300
 8001aa8:	20000348 	.word	0x20000348

08001aac <Init_Duty_Config>:

void Init_Duty_Config(int rpm, float distance){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	ed87 0a00 	vstr	s0, [r7]
	//Set the desired wheel's RPM target, roughly 2200+-PWM = 500RPM(330PPR) 500pwm = 20rpm(1500PPR)
	dutyL.target_Rpm = rpm;
 8001ab8:	4a13      	ldr	r2, [pc, #76]	; (8001b08 <Init_Duty_Config+0x5c>)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6153      	str	r3, [r2, #20]
	dutyR.target_Rpm = rpm;
 8001abe:	4a13      	ldr	r2, [pc, #76]	; (8001b0c <Init_Duty_Config+0x60>)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6153      	str	r3, [r2, #20]

	//Set desire target distance, in metres
	Calculate_Target_Ticks(distance, &distTick); //Result of target ticks will be stored in distTick.targetTick
 8001ac4:	4812      	ldr	r0, [pc, #72]	; (8001b10 <Init_Duty_Config+0x64>)
 8001ac6:	ed97 0a00 	vldr	s0, [r7]
 8001aca:	f7ff ff71 	bl	80019b0 <Calculate_Target_Ticks>

	//Get left wheel 1st Tick count (MotorA Encoder) for PID
	dutyL.oldCount = __HAL_TIM_GET_COUNTER(&htim2);
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <Init_Duty_Config+0x68>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <Init_Duty_Config+0x5c>)
 8001ad8:	605a      	str	r2, [r3, #4]
	//Get right wheel 1st Tick count (MotorB Encoder) for PID
	dutyR.oldCount = __HAL_TIM_GET_COUNTER(&htim3);
 8001ada:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <Init_Duty_Config+0x6c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <Init_Duty_Config+0x60>)
 8001ae4:	605a      	str	r2, [r3, #4]

	//Get left wheel 1st Tick count (MotorA Encoder) for DistEst
	encoderL.oldCount = __HAL_TIM_GET_COUNTER(&htim2);
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <Init_Duty_Config+0x68>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <Init_Duty_Config+0x70>)
 8001af0:	601a      	str	r2, [r3, #0]
	//Get right wheel 1st Tick count (MotorB Encoder) for DistEst
	encoderR.oldCount = __HAL_TIM_GET_COUNTER(&htim3);
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <Init_Duty_Config+0x6c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <Init_Duty_Config+0x74>)
 8001afc:	601a      	str	r2, [r3, #0]
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000450 	.word	0x20000450
 8001b0c:	2000048c 	.word	0x2000048c
 8001b10:	20000444 	.word	0x20000444
 8001b14:	20000300 	.word	0x20000300
 8001b18:	20000348 	.word	0x20000348
 8001b1c:	20000434 	.word	0x20000434
 8001b20:	2000043c 	.word	0x2000043c

08001b24 <Reset_Duty_Config>:

void Reset_Duty_Config(){
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0); //Update PWM to 0 to halt
 8001b28:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <Reset_Duty_Config+0x70>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0); //Update PWM to 0 to halt
 8001b30:	4b18      	ldr	r3, [pc, #96]	; (8001b94 <Reset_Duty_Config+0x70>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	639a      	str	r2, [r3, #56]	; 0x38

	dutyL = emptyDuty; //Reset struct DutyConfig var to 0
 8001b38:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <Reset_Duty_Config+0x74>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	233c      	movs	r3, #60	; 0x3c
 8001b3e:	461a      	mov	r2, r3
 8001b40:	2100      	movs	r1, #0
 8001b42:	f008 ff4a 	bl	800a9da <memset>
	dutyR = emptyDuty; //Reset struct DutyConfig var to 0
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <Reset_Duty_Config+0x78>)
 8001b48:	4618      	mov	r0, r3
 8001b4a:	233c      	movs	r3, #60	; 0x3c
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	f008 ff43 	bl	800a9da <memset>

	encoderL = emptyEncoder; //Reset struct WheelEncoderConfig var to 0
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <Reset_Duty_Config+0x7c>)
 8001b56:	461a      	mov	r2, r3
 8001b58:	2300      	movs	r3, #0
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	6053      	str	r3, [r2, #4]
	encoderR = emptyEncoder; //Reset struct WheelEncoderConfig var to 0
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <Reset_Duty_Config+0x80>)
 8001b60:	461a      	mov	r2, r3
 8001b62:	2300      	movs	r3, #0
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	6053      	str	r3, [r2, #4]

	distTick = emptyDistTick; //Reset struct WheelEncoderConfig var to 0
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <Reset_Duty_Config+0x84>)
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	6053      	str	r3, [r2, #4]
 8001b72:	6093      	str	r3, [r2, #8]

	servo = emptyServo; //Reset struct ServoConfig var to 0
 8001b74:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <Reset_Duty_Config+0x88>)
 8001b76:	4618      	mov	r0, r3
 8001b78:	232c      	movs	r3, #44	; 0x2c
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	f008 ff2c 	bl	800a9da <memset>
	currAngle = 0.0; //Reset currAngle to 0 to start another journey
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <Reset_Duty_Config+0x8c>)
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
	gyroZAxis = 0;
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <Reset_Duty_Config+0x90>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	801a      	strh	r2, [r3, #0]
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000390 	.word	0x20000390
 8001b98:	20000450 	.word	0x20000450
 8001b9c:	2000048c 	.word	0x2000048c
 8001ba0:	20000434 	.word	0x20000434
 8001ba4:	2000043c 	.word	0x2000043c
 8001ba8:	20000444 	.word	0x20000444
 8001bac:	200004c8 	.word	0x200004c8
 8001bb0:	200004f8 	.word	0x200004f8
 8001bb4:	200004fc 	.word	0x200004fc

08001bb8 <DC_PID_Control>:

void DC_PID_Control(PIDConfig *dcPidCfg, DutyConfig *duty, WheelEncoderConfig *wheelEncoder){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
	//Control Loop
	//char displayStr[20];
	int ppr=0, dutyLR = 0; //dutyLR = 1(Left), =0(right)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]
	if(duty->target_Rpm == 0)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 80c3 	beq.w	8001d5c <DC_PID_Control+0x1a4>
		return;

	if(duty == &dutyL){
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	4a62      	ldr	r2, [pc, #392]	; (8001d64 <DC_PID_Control+0x1ac>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d108      	bne.n	8001bf0 <DC_PID_Control+0x38>
		dutyLR = 1;
 8001bde:	2301      	movs	r3, #1
 8001be0:	613b      	str	r3, [r7, #16]
		duty->newCount = __HAL_TIM_GET_COUNTER(&htim2);
 8001be2:	4b61      	ldr	r3, [pc, #388]	; (8001d68 <DC_PID_Control+0x1b0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	461a      	mov	r2, r3
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	e009      	b.n	8001c04 <DC_PID_Control+0x4c>
	}
	else if(duty == &dutyR)
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	4a5e      	ldr	r2, [pc, #376]	; (8001d6c <DC_PID_Control+0x1b4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d105      	bne.n	8001c04 <DC_PID_Control+0x4c>
		duty->newCount = __HAL_TIM_GET_COUNTER(&htim3);
 8001bf8:	4b5d      	ldr	r3, [pc, #372]	; (8001d70 <DC_PID_Control+0x1b8>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	601a      	str	r2, [r3, #0]

	if(duty->newCount != duty->oldCount)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d008      	beq.n	8001c22 <DC_PID_Control+0x6a>
		ppr = Calculate_IntervalPulse(duty->oldCount, duty->newCount, dutyLR);
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	6858      	ldr	r0, [r3, #4]
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f7ff fe76 	bl	800190c <Calculate_IntervalPulse>
 8001c20:	6178      	str	r0, [r7, #20]
//	if(dutyLR && ppr < 65000)
//		wheelEncoder->ppr = ppr; //Store the ppr of this interval for Odometry fn Leftwheel
//	else if(!dutyLR && ppr < 65000) //65535
//		wheelEncoder->ppr = ppr; //Store the ppr of this interval for Odometry fn Rightwheel

	if(ppr < 65000)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	dc0c      	bgt.n	8001c46 <DC_PID_Control+0x8e>
		duty->current_Rpm = ((ppr * 60)/ (PULSE_PER_REVOLUTION));  // ppr = ticks per encoder sample ,PULSE_PER_REV * frequency (0.5s == 500 ticks)
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4a4f      	ldr	r2, [pc, #316]	; (8001d74 <DC_PID_Control+0x1bc>)
 8001c38:	fb82 1203 	smull	r1, r2, r2, r3
 8001c3c:	11d2      	asrs	r2, r2, #7
 8001c3e:	17db      	asrs	r3, r3, #31
 8001c40:	1ad2      	subs	r2, r2, r3
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	611a      	str	r2, [r3, #16]

	//When car is stationary, accurate RPM will not be defined
	if(duty->current_Rpm > 11000) //11915
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	dd02      	ble.n	8001c58 <DC_PID_Control+0xa0>
		duty->current_Rpm = 0;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	2200      	movs	r2, #0
 8001c56:	611a      	str	r2, [r3, #16]

	duty->error = duty->target_Rpm - duty->current_Rpm;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	695a      	ldr	r2, [r3, #20]
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	1ad2      	subs	r2, r2, r3
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	61da      	str	r2, [r3, #28]

	duty->millisNow = HAL_GetTick();
 8001c66:	f001 f835 	bl	8002cd4 <HAL_GetTick>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	635a      	str	r2, [r3, #52]	; 0x34
	duty->dt = (duty->millisNow - duty->millisOld); // time elapsed in millisecond (delta time)
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	1ad2      	subs	r2, r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	639a      	str	r2, [r3, #56]	; 0x38
	duty->millisOld = duty->millisNow; // store the current time for next round
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	631a      	str	r2, [r3, #48]	; 0x30

	duty->error_area = duty->error_area + duty->error*duty->dt; // area under error for Ki
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	6a1a      	ldr	r2, [r3, #32]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	69db      	ldr	r3, [r3, #28]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001c94:	fb01 f303 	mul.w	r3, r1, r3
 8001c98:	441a      	add	r2, r3
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	621a      	str	r2, [r3, #32]

	duty->error_change = duty->error - duty->error_old; // change in error
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	69da      	ldr	r2, [r3, #28]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca6:	1ad2      	subs	r2, r2, r3
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	629a      	str	r2, [r3, #40]	; 0x28
	duty->error_old = duty->error; //store the error for next round
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	69da      	ldr	r2, [r3, #28]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	625a      	str	r2, [r3, #36]	; 0x24
	duty->error_rate = duty->error_change/duty->dt; // for Kd
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cbc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cc0:	ee07 3a90 	vmov	s15, r3
 8001cc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	duty->newPwmVal = (int)(duty->error * dcPidCfg->Kp + duty->error_area * dcPidCfg->Ki + duty->error_rate * dcPidCfg->Kd);  // PID
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	edd3 7a00 	vldr	s15, [r3]
 8001ce0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	ee07 3a90 	vmov	s15, r3
 8001cec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cfa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d16:	ee17 2a90 	vmov	r2, s15
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	609a      	str	r2, [r3, #8]

	duty->pwmVal += duty->newPwmVal;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	68da      	ldr	r2, [r3, #12]
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	441a      	add	r2, r3
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	60da      	str	r2, [r3, #12]

//	sprintf(displayStr, "pwmVO:%6d\0", duty->pwmVal);
//	OLED_ShowString(10, 50, displayStr);

	if (duty->pwmVal > PWM_MAX) // Clamp the PWM to its maximum value
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001d34:	4293      	cmp	r3, r2
 8001d36:	dd04      	ble.n	8001d42 <DC_PID_Control+0x18a>
		duty->pwmVal = PWM_MAX;
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	e007      	b.n	8001d52 <DC_PID_Control+0x19a>
	else if(duty->pwmVal < PWM_MIN){ //If PWMValue goes to negative value, restart the PWMvalue back to 500
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	da03      	bge.n	8001d52 <DC_PID_Control+0x19a>
		duty->pwmVal = 500;
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d50:	60da      	str	r2, [r3, #12]
	}

	duty->oldCount = duty->newCount; //Bring over the newCount to the next iteration
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	e000      	b.n	8001d5e <DC_PID_Control+0x1a6>
		return;
 8001d5c:	bf00      	nop
}
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000450 	.word	0x20000450
 8001d68:	20000300 	.word	0x20000300
 8001d6c:	2000048c 	.word	0x2000048c
 8001d70:	20000348 	.word	0x20000348
 8001d74:	634c0635 	.word	0x634c0635

08001d78 <SERVO_PID_Control>:

void SERVO_PID_Control(PIDConfig *servoPidCfg, ServoConfig *servo, int dir){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
	//Control Loop

	if(dir)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00b      	beq.n	8001da2 <SERVO_PID_Control+0x2a>
		servo->error =  servo->current_Angle - servo->target_Angle;
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	edc3 7a03 	vstr	s15, [r3, #12]
 8001da0:	e00a      	b.n	8001db8 <SERVO_PID_Control+0x40>
	else
		servo->error =  servo->target_Angle - servo->current_Angle;
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	edc3 7a03 	vstr	s15, [r3, #12]

	servo->millisNow = HAL_GetTick();
 8001db8:	f000 ff8c 	bl	8002cd4 <HAL_GetTick>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	625a      	str	r2, [r3, #36]	; 0x24
	servo->dt = (servo->millisNow - servo->millisOld); // time elapsed in millisecond (delta time)
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	1ad2      	subs	r2, r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	629a      	str	r2, [r3, #40]	; 0x28
	servo->millisOld = servo->millisNow; // store the current time for next round
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	621a      	str	r2, [r3, #32]

	servo->error_area = servo->error_area + servo->error*servo->dt; // area under error for Ki
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	ed93 7a04 	vldr	s14, [r3, #16]
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dea:	ee07 3a90 	vmov	s15, r3
 8001dee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	edc3 7a04 	vstr	s15, [r3, #16]

	servo->error_change = servo->error - servo->error_old; // change in error
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	edc3 7a06 	vstr	s15, [r3, #24]
	servo->error_old = servo->error; //store the error for next round
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	615a      	str	r2, [r3, #20]
	servo->error_rate = servo->error_change/servo->dt; // for Kd
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	edd3 6a06 	vldr	s13, [r3, #24]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e28:	ee07 3a90 	vmov	s15, r3
 8001e2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	edc3 7a07 	vstr	s15, [r3, #28]

	servo->servoValue = (int)(servo->error * servoPidCfg->Kp + servo->error_area * servoPidCfg->Ki + servo->error_rate * servoPidCfg->Kd);  // PID
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	edd3 7a00 	vldr	s15, [r3]
 8001e46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	edd3 6a07 	vldr	s13, [r3, #28]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	edc3 7a00 	vstr	s15, [r3]

	//duty->pwmVal += duty->newPwmVal;



	if (servo->servoValue > 75) // Clamp the degree angle to its maximum value 75 for LEFT
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	edd3 7a00 	vldr	s15, [r3]
 8001e86:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001ec0 <SERVO_PID_Control+0x148>
 8001e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e92:	dd03      	ble.n	8001e9c <SERVO_PID_Control+0x124>
		servo->servoValue = 75;
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <SERVO_PID_Control+0x14c>)
 8001e98:	601a      	str	r2, [r3, #0]
	else if(servo->servoValue < -72){ //Clamp the degree angle to its minimum value -72 for RIGHT
		servo->servoValue = -72;
	}
}
 8001e9a:	e00d      	b.n	8001eb8 <SERVO_PID_Control+0x140>
	else if(servo->servoValue < -72){ //Clamp the degree angle to its minimum value -72 for RIGHT
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001ec8 <SERVO_PID_Control+0x150>
 8001ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eae:	d400      	bmi.n	8001eb2 <SERVO_PID_Control+0x13a>
}
 8001eb0:	e002      	b.n	8001eb8 <SERVO_PID_Control+0x140>
		servo->servoValue = -72;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	4a05      	ldr	r2, [pc, #20]	; (8001ecc <SERVO_PID_Control+0x154>)
 8001eb6:	601a      	str	r2, [r3, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	42960000 	.word	0x42960000
 8001ec4:	42960000 	.word	0x42960000
 8001ec8:	c2900000 	.word	0xc2900000
 8001ecc:	c2900000 	.word	0xc2900000

08001ed0 <Read_Gyro_DataZ>:
//	pos->x += deltaDistance * cos(pos->theta + deltaTheta / 2.0); //Car, X horizontal position (X axis) in meters
//	pos->y += deltaDistance * sin(pos->theta + deltaTheta / 2.0); //Car, Y vertical position (Y axis) in meters
//	pos->theta += deltaTheta; //Car, Orientation of car in Radians
}

void Read_Gyro_DataZ(int16_t * gyroZAxis){
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af04      	add	r7, sp, #16
 8001ed6:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1,ICM20948__I2C_SLAVE_ADDRESS_1 << 1, ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER, I2C_MEMADD_SIZE_8BIT, gyroData, 2, 0xFFFF);
 8001ed8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001edc:	9302      	str	r3, [sp, #8]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <Read_Gyro_DataZ+0x40>)
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	2237      	movs	r2, #55	; 0x37
 8001eea:	21d0      	movs	r1, #208	; 0xd0
 8001eec:	4809      	ldr	r0, [pc, #36]	; (8001f14 <Read_Gyro_DataZ+0x44>)
 8001eee:	f001 feeb 	bl	8003cc8 <HAL_I2C_Mem_Read>
	*gyroZAxis = gyroData[0] << 8 | gyroData[1];
 8001ef2:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <Read_Gyro_DataZ+0x40>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	b21a      	sxth	r2, r3
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <Read_Gyro_DataZ+0x40>)
 8001efc:	785b      	ldrb	r3, [r3, #1]
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	4313      	orrs	r3, r2
 8001f02:	b21a      	sxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	801a      	strh	r2, [r3, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200004f4 	.word	0x200004f4
 8001f14:	20000264 	.word	0x20000264

08001f18 <SERVO_Straight_Control>:

void SERVO_Straight_Control(int dir){
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	//Straight value of servo = 160
	int servoOutput = 160, offset = 0;
 8001f20:	23a0      	movs	r3, #160	; 0xa0
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	2300      	movs	r3, #0
 8001f26:	60bb      	str	r3, [r7, #8]
	//char displayStr1[20];

	//Read from gyro
	Read_Gyro_DataZ(&gyroZAxis);
 8001f28:	4849      	ldr	r0, [pc, #292]	; (8002050 <SERVO_Straight_Control+0x138>)
 8001f2a:	f7ff ffd1 	bl	8001ed0 <Read_Gyro_DataZ>
	currAngle += gyroZAxis / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8001f2e:	4b49      	ldr	r3, [pc, #292]	; (8002054 <SERVO_Straight_Control+0x13c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fb08 	bl	8000548 <__aeabi_f2d>
 8001f38:	4604      	mov	r4, r0
 8001f3a:	460d      	mov	r5, r1
 8001f3c:	4b44      	ldr	r3, [pc, #272]	; (8002050 <SERVO_Straight_Control+0x138>)
 8001f3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe faee 	bl	8000524 <__aeabi_i2d>
 8001f48:	a33d      	add	r3, pc, #244	; (adr r3, 8002040 <SERVO_Straight_Control+0x128>)
 8001f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4e:	f7fe fc7d 	bl	800084c <__aeabi_ddiv>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	a33b      	add	r3, pc, #236	; (adr r3, 8002048 <SERVO_Straight_Control+0x130>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	f7fe fb4a 	bl	80005f8 <__aeabi_dmul>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4620      	mov	r0, r4
 8001f6a:	4629      	mov	r1, r5
 8001f6c:	f7fe f98e 	bl	800028c <__adddf3>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe fe16 	bl	8000ba8 <__aeabi_d2f>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4a35      	ldr	r2, [pc, #212]	; (8002054 <SERVO_Straight_Control+0x13c>)
 8001f80:	6013      	str	r3, [r2, #0]

	servo.target_Angle = 0;
 8001f82:	4b35      	ldr	r3, [pc, #212]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
	servo.current_Angle = currAngle;
 8001f8a:	4b32      	ldr	r3, [pc, #200]	; (8002054 <SERVO_Straight_Control+0x13c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a32      	ldr	r2, [pc, #200]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001f90:	6053      	str	r3, [r2, #4]

	if(servo.error >= 0 && servo.current_Angle < 0)// If wheel is recovering from right turn, require extra effort to straighten car
 8001f92:	4b31      	ldr	r3, [pc, #196]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001f94:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa0:	db0a      	blt.n	8001fb8 <SERVO_Straight_Control+0xa0>
 8001fa2:	4b2d      	ldr	r3, [pc, #180]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001fa4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb0:	d502      	bpl.n	8001fb8 <SERVO_Straight_Control+0xa0>
		offset = -20;
 8001fb2:	f06f 0313 	mvn.w	r3, #19
 8001fb6:	60bb      	str	r3, [r7, #8]

	//Call PID to calculate the servo output required to hit the target angle (straight)
	SERVO_PID_Control(&servoPidCfg, &servo, dir);
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	4927      	ldr	r1, [pc, #156]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001fbc:	4827      	ldr	r0, [pc, #156]	; (800205c <SERVO_Straight_Control+0x144>)
 8001fbe:	f7ff fedb 	bl	8001d78 <SERVO_PID_Control>

	//servo_output = round((output - MIN_PID_OUTPUT) * (MAX_SERVO_RANGE - MIN_SERVO_RANGE) / (MAX_PID_OUTPUT - MIN_PID_OUTPUT) + MIN_SERVO_RANGE);
	servoOutput = round((servo.servoValue - (-72)) * (RIGHT_MAX - LEFT_MAX) / (75 - (-72)) + LEFT_MAX);
 8001fc2:	4b25      	ldr	r3, [pc, #148]	; (8002058 <SERVO_Straight_Control+0x140>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002060 <SERVO_Straight_Control+0x148>
 8001fcc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fd0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002064 <SERVO_Straight_Control+0x14c>
 8001fd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002068 <SERVO_Straight_Control+0x150>
 8001fdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800206c <SERVO_Straight_Control+0x154>
 8001fe4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fe8:	ee17 0a90 	vmov	r0, s15
 8001fec:	f7fe faac 	bl	8000548 <__aeabi_f2d>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	ec43 2b10 	vmov	d0, r2, r3
 8001ff8:	f00b fc9c 	bl	800d934 <round>
 8001ffc:	ec53 2b10 	vmov	r2, r3, d0
 8002000:	4610      	mov	r0, r2
 8002002:	4619      	mov	r1, r3
 8002004:	f7fe fda8 	bl	8000b58 <__aeabi_d2iz>
 8002008:	4603      	mov	r3, r0
 800200a:	60fb      	str	r3, [r7, #12]

	servoOutput += offset; //Add offsets to consider recovery from right turn scenario
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	4413      	add	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]
//			  servoOutput = 140 - offset;
//		  } else {
//			  servoOutput = 160 + offset;
//		  }
//		}
	if(servoOutput > RIGHT_MAX)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2bf0      	cmp	r3, #240	; 0xf0
 8002018:	dd02      	ble.n	8002020 <SERVO_Straight_Control+0x108>
		servoOutput = RIGHT_MAX;
 800201a:	23f0      	movs	r3, #240	; 0xf0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	e004      	b.n	800202a <SERVO_Straight_Control+0x112>
	else if(servoOutput < LEFT_MAX)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b4d      	cmp	r3, #77	; 0x4d
 8002024:	dc01      	bgt.n	800202a <SERVO_Straight_Control+0x112>
		servoOutput = LEFT_MAX;
 8002026:	234e      	movs	r3, #78	; 0x4e
 8002028:	60fb      	str	r3, [r7, #12]

//		sprintf(displayStr1, "S: %6d\0", servoOutput);
//		OLED_ShowString(10, 30, displayStr1);

	htim1.Instance->CCR4 = servoOutput;
 800202a:	4b11      	ldr	r3, [pc, #68]	; (8002070 <SERVO_Straight_Control+0x158>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	641a      	str	r2, [r3, #64]	; 0x40

}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bdb0      	pop	{r4, r5, r7, pc}
 800203a:	bf00      	nop
 800203c:	f3af 8000 	nop.w
 8002040:	66666666 	.word	0x66666666
 8002044:	40306666 	.word	0x40306666
 8002048:	47ae147b 	.word	0x47ae147b
 800204c:	3f847ae1 	.word	0x3f847ae1
 8002050:	200004fc 	.word	0x200004fc
 8002054:	200004f8 	.word	0x200004f8
 8002058:	200004c8 	.word	0x200004c8
 800205c:	2000000c 	.word	0x2000000c
 8002060:	42900000 	.word	0x42900000
 8002064:	43220000 	.word	0x43220000
 8002068:	43130000 	.word	0x43130000
 800206c:	429c0000 	.word	0x429c0000
 8002070:	200002b8 	.word	0x200002b8

08002074 <DC_MoveDistForward>:

		Reset_Duty_Config();

}

void DC_MoveDistForward(int rpm, float distance, int dir){
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002080:	6079      	str	r1, [r7, #4]
	uint32_t dcTick, servoTick;

	//Initiate timer to count when to trigger PID
	dcTick = HAL_GetTick();
 8002082:	f000 fe27 	bl	8002cd4 <HAL_GetTick>
 8002086:	6178      	str	r0, [r7, #20]
	//Initiate timer to count when to trigger PID
	servoTick = HAL_GetTick();
 8002088:	f000 fe24 	bl	8002cd4 <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]
	//Initiate timer to count when to trigger DistEst
	distTick.startTick = HAL_GetTick();
 800208e:	f000 fe21 	bl	8002cd4 <HAL_GetTick>
 8002092:	4603      	mov	r3, r0
 8002094:	4a30      	ldr	r2, [pc, #192]	; (8002158 <DC_MoveDistForward+0xe4>)
 8002096:	6093      	str	r3, [r2, #8]

	//Start the motor
	Set_Motor_Direction(dir);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fbfd 	bl	800189c <Set_Motor_Direction>
	Init_Duty_Config(rpm, distance);
 80020a2:	ed97 0a02 	vldr	s0, [r7, #8]
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f7ff fd00 	bl	8001aac <Init_Duty_Config>
	//Straighten wheels
	htim1.Instance->CCR4 = CENTER_RIGHT;
 80020ac:	4b2b      	ldr	r3, [pc, #172]	; (800215c <DC_MoveDistForward+0xe8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	228c      	movs	r2, #140	; 0x8c
 80020b2:	641a      	str	r2, [r3, #64]	; 0x40
	htim1.Instance->CCR4 = CENTER_LEFT;
 80020b4:	4b29      	ldr	r3, [pc, #164]	; (800215c <DC_MoveDistForward+0xe8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	22a0      	movs	r2, #160	; 0xa0
 80020ba:	641a      	str	r2, [r3, #64]	; 0x40

	do{
		if(HAL_GetTick() - servoTick >= 10){ //Sample frequency of 10ms
 80020bc:	f000 fe0a 	bl	8002cd4 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b09      	cmp	r3, #9
 80020c8:	d905      	bls.n	80020d6 <DC_MoveDistForward+0x62>
			SERVO_Straight_Control(dir);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f7ff ff24 	bl	8001f18 <SERVO_Straight_Control>
			servoTick = HAL_GetTick();
 80020d0:	f000 fe00 	bl	8002cd4 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]
		}

		if(HAL_GetTick() - distTick.startTick >= 50){ //Sample frequency of 50ms
 80020d6:	f000 fdfd 	bl	8002cd4 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <DC_MoveDistForward+0xe4>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b31      	cmp	r3, #49	; 0x31
 80020e4:	d913      	bls.n	800210e <DC_MoveDistForward+0x9a>
			Calculate_Car_Distance(&distTick, &encoderL, &encoderR); //Calculate dist and update the currentTick
 80020e6:	4a1e      	ldr	r2, [pc, #120]	; (8002160 <DC_MoveDistForward+0xec>)
 80020e8:	491e      	ldr	r1, [pc, #120]	; (8002164 <DC_MoveDistForward+0xf0>)
 80020ea:	481b      	ldr	r0, [pc, #108]	; (8002158 <DC_MoveDistForward+0xe4>)
 80020ec:	f7ff fc80 	bl	80019f0 <Calculate_Car_Distance>

			if(distTick.currDistTick >= distTick.targetTick - 180){ //Once target distance reached, stop the car
 80020f0:	4b19      	ldr	r3, [pc, #100]	; (8002158 <DC_MoveDistForward+0xe4>)
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	4b18      	ldr	r3, [pc, #96]	; (8002158 <DC_MoveDistForward+0xe4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	3bb4      	subs	r3, #180	; 0xb4
 80020fa:	429a      	cmp	r2, r3
 80020fc:	db02      	blt.n	8002104 <DC_MoveDistForward+0x90>
				Reset_Duty_Config(); //Set all duty param to 0 & stop the vehicle
 80020fe:	f7ff fd11 	bl	8001b24 <Reset_Duty_Config>
				break;
 8002102:	e024      	b.n	800214e <DC_MoveDistForward+0xda>
			}

			distTick.startTick = HAL_GetTick();
 8002104:	f000 fde6 	bl	8002cd4 <HAL_GetTick>
 8002108:	4603      	mov	r3, r0
 800210a:	4a13      	ldr	r2, [pc, #76]	; (8002158 <DC_MoveDistForward+0xe4>)
 800210c:	6093      	str	r3, [r2, #8]
		}

		if(HAL_GetTick() - dcTick >= 1000L){
 800210e:	f000 fde1 	bl	8002cd4 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800211c:	d3ce      	bcc.n	80020bc <DC_MoveDistForward+0x48>
			DC_PID_Control(&dcPidCfg, &dutyL, &encoderL); //Call PID Control for LeftWheel
 800211e:	4a11      	ldr	r2, [pc, #68]	; (8002164 <DC_MoveDistForward+0xf0>)
 8002120:	4911      	ldr	r1, [pc, #68]	; (8002168 <DC_MoveDistForward+0xf4>)
 8002122:	4812      	ldr	r0, [pc, #72]	; (800216c <DC_MoveDistForward+0xf8>)
 8002124:	f7ff fd48 	bl	8001bb8 <DC_PID_Control>
			DC_PID_Control(&dcPidCfg, &dutyR, &encoderR); //Call PID Control for RightWheel
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <DC_MoveDistForward+0xec>)
 800212a:	4911      	ldr	r1, [pc, #68]	; (8002170 <DC_MoveDistForward+0xfc>)
 800212c:	480f      	ldr	r0, [pc, #60]	; (800216c <DC_MoveDistForward+0xf8>)
 800212e:	f7ff fd43 	bl	8001bb8 <DC_PID_Control>


			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, dutyL.pwmVal); //Update the latest PWMValue after PID update for L
 8002132:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <DC_MoveDistForward+0xf4>)
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <DC_MoveDistForward+0x100>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, dutyR.pwmVal); //Update the latest PWMValue after PID update for R
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <DC_MoveDistForward+0xfc>)
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <DC_MoveDistForward+0x100>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	639a      	str	r2, [r3, #56]	; 0x38
			dcTick = HAL_GetTick(); //Reset tick for comparison in later iteration
 8002146:	f000 fdc5 	bl	8002cd4 <HAL_GetTick>
 800214a:	6178      	str	r0, [r7, #20]
		if(HAL_GetTick() - servoTick >= 10){ //Sample frequency of 10ms
 800214c:	e7b6      	b.n	80020bc <DC_MoveDistForward+0x48>
		}
	}while(1);

}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000444 	.word	0x20000444
 800215c:	200002b8 	.word	0x200002b8
 8002160:	2000043c 	.word	0x2000043c
 8002164:	20000434 	.word	0x20000434
 8002168:	20000450 	.word	0x20000450
 800216c:	20000000 	.word	0x20000000
 8002170:	2000048c 	.word	0x2000048c
 8002174:	20000390 	.word	0x20000390

08002178 <CommandQueue_IsEmpty>:

int CommandQueue_IsEmpty(CommandQueue *commandQueue){
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	if(commandQueue->head == commandQueue->tail)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	785b      	ldrb	r3, [r3, #1]
 8002188:	429a      	cmp	r2, r3
 800218a:	d101      	bne.n	8002190 <CommandQueue_IsEmpty+0x18>
		return 1;
 800218c:	2301      	movs	r3, #1
 800218e:	e000      	b.n	8002192 <CommandQueue_IsEmpty+0x1a>

	return 0;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <CommandQueue_Enqueue>:

void CommandQueue_Enqueue(CommandQueue *commandQueue, uint8_t index, uint16_t val){
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	460b      	mov	r3, r1
 80021a8:	70fb      	strb	r3, [r7, #3]
 80021aa:	4613      	mov	r3, r2
 80021ac:	803b      	strh	r3, [r7, #0]
	commandQueue->buffer[commandQueue->head].index = index;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	711a      	strb	r2, [r3, #4]
	commandQueue->buffer[commandQueue->head].val = val;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	883a      	ldrh	r2, [r7, #0]
 80021c8:	80da      	strh	r2, [r3, #6]
	commandQueue->head = (commandQueue->head + 1) % commandQueue->size; //Move head to the next empty buffer
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	3301      	adds	r3, #1
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	7892      	ldrb	r2, [r2, #2]
 80021d4:	fb93 f1f2 	sdiv	r1, r3, r2
 80021d8:	fb01 f202 	mul.w	r2, r1, r2
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	701a      	strb	r2, [r3, #0]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <CommandQueue_Dequeue>:

void CommandQueue_Dequeue(CommandQueue *commandQueue, Command *currCmd){
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
	currCmd->index = commandQueue->buffer[commandQueue->tail].index; //Assign the latest command into currCommand
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	785b      	ldrb	r3, [r3, #1]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	791a      	ldrb	r2, [r3, #4]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	701a      	strb	r2, [r3, #0]
	currCmd->val = commandQueue->buffer[commandQueue->tail].val; //Assign the latest command into currCommand
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	785b      	ldrb	r3, [r3, #1]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	88da      	ldrh	r2, [r3, #6]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	805a      	strh	r2, [r3, #2]
//	commandQueue->buffer[commandQueue->tail].index = 100;
//	commandQueue->buffer[commandQueue->tail]. val = 0;
	commandQueue->tail = (commandQueue->tail +1) % commandQueue->size; //Move tail to the next command in the buffer (Dequeue process)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	785b      	ldrb	r3, [r3, #1]
 800221e:	3301      	adds	r3, #1
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	7892      	ldrb	r2, [r2, #2]
 8002224:	fb93 f1f2 	sdiv	r1, r3, r2
 8002228:	fb01 f202 	mul.w	r2, r1, r2
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	b2da      	uxtb	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	705a      	strb	r2, [r3, #1]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <CurrentCommand_Clear>:

void CurrentCommand_Clear(Command *currCmd){
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	currCmd->index = 100;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2264      	movs	r2, #100	; 0x64
 800224c:	701a      	strb	r2, [r3, #0]
	currCmd->val = 0;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	805a      	strh	r2, [r3, #2]
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <CurrentCommand_Pending>:

void CurrentCommand_Pending(Command *currCmd){
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	currCmd->index = 99;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2263      	movs	r2, #99	; 0x63
 800226c:	701a      	strb	r2, [r3, #0]
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
	...

0800227c <Task_ACK>:

void Task_ACK(){
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
	char msg[11];
	sprintf(msg, "ACK");
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	4907      	ldr	r1, [pc, #28]	; (80022a4 <Task_ACK+0x28>)
 8002286:	4618      	mov	r0, r3
 8002288:	f009 f928 	bl	800b4dc <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) msg, 10, 0xFFFF);
 800228c:	1d39      	adds	r1, r7, #4
 800228e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002292:	220a      	movs	r2, #10
 8002294:	4804      	ldr	r0, [pc, #16]	; (80022a8 <Task_ACK+0x2c>)
 8002296:	f004 f97a 	bl	800658e <HAL_UART_Transmit>
}
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	0800da28 	.word	0x0800da28
 80022a8:	200003d8 	.word	0x200003d8

080022ac <Task_END>:

void Task_END(){
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
	currTask = TASK_NONE;
 80022b0:	4b03      	ldr	r3, [pc, #12]	; (80022c0 <Task_END+0x14>)
 80022b2:	2207      	movs	r2, #7
 80022b4:	701a      	strb	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	2000001c 	.word	0x2000001c

080022c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
//
//	//Start the motor
//	Set_Motor_Direction(dir);
//	Init_Duty_Config(500, 1);
//	//Straighten wheels
	htim1.Instance->CCR4 = CENTER_RIGHT;
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <StartDefaultTask+0x38>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	228c      	movs	r2, #140	; 0x8c
 80022d2:	641a      	str	r2, [r3, #64]	; 0x40
	htim1.Instance->CCR4 = CENTER_LEFT;
 80022d4:	4b09      	ldr	r3, [pc, #36]	; (80022fc <StartDefaultTask+0x38>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	22a0      	movs	r2, #160	; 0xa0
 80022da:	641a      	str	r2, [r3, #64]	; 0x40

	DC_MoveDistForward(400, 2, 1);
 80022dc:	2101      	movs	r1, #1
 80022de:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80022e2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80022e6:	f7ff fec5 	bl	8002074 <DC_MoveDistForward>
	DC_MoveDistForward(400, 2, 0);
 80022ea:	2100      	movs	r1, #0
 80022ec:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80022f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80022f4:	f7ff febe 	bl	8002074 <DC_MoveDistForward>
	//__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 1000); //Update the latest PWMValue after PID update for R

	//uint8_t ch = 'A';

  /* Infinite loop */
	for(;;)
 80022f8:	e7fe      	b.n	80022f8 <StartDefaultTask+0x34>
 80022fa:	bf00      	nop
 80022fc:	200002b8 	.word	0x200002b8

08002300 <displayOLED_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayOLED_Task */
void displayOLED_Task(void *argument)
{
 8002300:	b5b0      	push	{r4, r5, r7, lr}
 8002302:	b08c      	sub	sp, #48	; 0x30
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
	char displayStr1[20];
	char buff[20];
  for(;;)
  { //theta_r = (theta - (2 * math.pi * math.floor((theta + math.pi)/(2*math.pi)))) * 180/math.pi (Theta in degree)

	gcvt(servo.current_Angle, 5, buff);
 8002308:	4b21      	ldr	r3, [pc, #132]	; (8002390 <displayOLED_Task+0x90>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4618      	mov	r0, r3
 800230e:	f7fe f91b 	bl	8000548 <__aeabi_f2d>
 8002312:	4604      	mov	r4, r0
 8002314:	460d      	mov	r5, r1
 8002316:	f107 0308 	add.w	r3, r7, #8
 800231a:	4619      	mov	r1, r3
 800231c:	2005      	movs	r0, #5
 800231e:	ec45 4b10 	vmov	d0, r4, r5
 8002322:	f008 fa05 	bl	800a730 <gcvt>
	sprintf(displayStr1, "A: %s\0", buff);
 8002326:	f107 0208 	add.w	r2, r7, #8
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4919      	ldr	r1, [pc, #100]	; (8002394 <displayOLED_Task+0x94>)
 8002330:	4618      	mov	r0, r3
 8002332:	f009 f8d3 	bl	800b4dc <siprintf>
	OLED_ShowString(10, 10, displayStr1);
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	461a      	mov	r2, r3
 800233c:	210a      	movs	r1, #10
 800233e:	200a      	movs	r0, #10
 8002340:	f008 f938 	bl	800a5b4 <OLED_ShowString>


	sprintf(displayStr1, "Z: %6d\0", gyroZAxis);
 8002344:	4b14      	ldr	r3, [pc, #80]	; (8002398 <displayOLED_Task+0x98>)
 8002346:	f9b3 3000 	ldrsh.w	r3, [r3]
 800234a:	461a      	mov	r2, r3
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	4912      	ldr	r1, [pc, #72]	; (800239c <displayOLED_Task+0x9c>)
 8002352:	4618      	mov	r0, r3
 8002354:	f009 f8c2 	bl	800b4dc <siprintf>
	OLED_ShowString(10, 20, displayStr1);
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	461a      	mov	r2, r3
 800235e:	2114      	movs	r1, #20
 8002360:	200a      	movs	r0, #10
 8002362:	f008 f927 	bl	800a5b4 <OLED_ShowString>
//	OLED_ShowString(10, 20, displayStr1);
//
//	sprintf(displayStr1, "C: %5d\0", currCmd.index);
//	OLED_ShowString(10, 40, displayStr1);

	sprintf(displayStr1, "msg: %s\0", aRxBuffer);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4a0d      	ldr	r2, [pc, #52]	; (80023a0 <displayOLED_Task+0xa0>)
 800236c:	490d      	ldr	r1, [pc, #52]	; (80023a4 <displayOLED_Task+0xa4>)
 800236e:	4618      	mov	r0, r3
 8002370:	f009 f8b4 	bl	800b4dc <siprintf>
	OLED_ShowString(10, 30, displayStr1);
 8002374:	f107 031c 	add.w	r3, r7, #28
 8002378:	461a      	mov	r2, r3
 800237a:	211e      	movs	r1, #30
 800237c:	200a      	movs	r0, #10
 800237e:	f008 f919 	bl	800a5b4 <OLED_ShowString>
//	osDelay(5);
//	sprintf(displayStr1, "IR: %.4f\0", obsDist_IR);
//	OLED_ShowString(10, 40, displayStr1);

	//Refreshing of the status on the hardware to ensure that new display value will be updated.
	OLED_Refresh_Gram();
 8002382:	f007 ffa3 	bl	800a2cc <OLED_Refresh_Gram>
	osDelay(100);
 8002386:	2064      	movs	r0, #100	; 0x64
 8002388:	f005 fa4c 	bl	8007824 <osDelay>
  { //theta_r = (theta - (2 * math.pi * math.floor((theta + math.pi)/(2*math.pi)))) * 180/math.pi (Theta in degree)
 800238c:	e7bc      	b.n	8002308 <displayOLED_Task+0x8>
 800238e:	bf00      	nop
 8002390:	200004c8 	.word	0x200004c8
 8002394:	0800da2c 	.word	0x0800da2c
 8002398:	200004fc 	.word	0x200004fc
 800239c:	0800da34 	.word	0x0800da34
 80023a0:	20000500 	.word	0x20000500
 80023a4:	0800da3c 	.word	0x0800da3c

080023a8 <Command_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Command_Task */
void Command_Task(void *argument)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Command_Task */
  /* Infinite loop */
  for(;;)
  {
	  switch(currCmd.index) {
 80023b0:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <Command_Task+0x48>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	dc02      	bgt.n	80023be <Command_Task+0x16>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	dc03      	bgt.n	80023c4 <Command_Task+0x1c>
	  	  		CurrentCommand_Pending(&currCmd);
	  	  		 break;
	  	  	 case 99:
	  	  		 break;
	  	  	 default:
	  	  		 break;
 80023bc:	e014      	b.n	80023e8 <Command_Task+0x40>
	  switch(currCmd.index) {
 80023be:	2b63      	cmp	r3, #99	; 0x63
 80023c0:	d011      	beq.n	80023e6 <Command_Task+0x3e>
	  	  		 break;
 80023c2:	e011      	b.n	80023e8 <Command_Task+0x40>
	  	  		currTask = currCmd.index == 1 ? TASK_MOVE : TASK_MOVE_BACKWARD;
 80023c4:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <Command_Task+0x48>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	461a      	mov	r2, r3
 80023d4:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <Command_Task+0x4c>)
 80023d6:	701a      	strb	r2, [r3, #0]
	  	  		manualMode = 1;
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <Command_Task+0x50>)
 80023da:	2201      	movs	r2, #1
 80023dc:	701a      	strb	r2, [r3, #0]
	  	  		CurrentCommand_Pending(&currCmd);
 80023de:	4804      	ldr	r0, [pc, #16]	; (80023f0 <Command_Task+0x48>)
 80023e0:	f7ff ff3e 	bl	8002260 <CurrentCommand_Pending>
	  	  		 break;
 80023e4:	e000      	b.n	80023e8 <Command_Task+0x40>
	  	  		 break;
 80023e6:	bf00      	nop
	  	  	 }

	  	  osDelay(100);
 80023e8:	2064      	movs	r0, #100	; 0x64
 80023ea:	f005 fa1b 	bl	8007824 <osDelay>
	  switch(currCmd.index) {
 80023ee:	e7df      	b.n	80023b0 <Command_Task+0x8>
 80023f0:	20000018 	.word	0x20000018
 80023f4:	2000001c 	.word	0x2000001c
 80023f8:	20000548 	.word	0x20000548

080023fc <MoveDistance_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MoveDistance_Task */
void MoveDistance_Task(void *argument)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MoveDistance_Task */
  /* Infinite loop */
  for(;;)
  {
	  if (currTask != TASK_MOVE && currTask != TASK_MOVE_BACKWARD)
 8002404:	4b13      	ldr	r3, [pc, #76]	; (8002454 <MoveDistance_Task+0x58>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d008      	beq.n	800241e <MoveDistance_Task+0x22>
 800240c:	4b11      	ldr	r3, [pc, #68]	; (8002454 <MoveDistance_Task+0x58>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d004      	beq.n	800241e <MoveDistance_Task+0x22>
		  osDelay(1000);
 8002414:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002418:	f005 fa04 	bl	8007824 <osDelay>
 800241c:	e019      	b.n	8002452 <MoveDistance_Task+0x56>
	  else{
		  if(manualMode){
 800241e:	4b0e      	ldr	r3, [pc, #56]	; (8002458 <MoveDistance_Task+0x5c>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0ee      	beq.n	8002404 <MoveDistance_Task+0x8>
			  CurrentCommand_Clear(&currCmd);
 8002426:	480d      	ldr	r0, [pc, #52]	; (800245c <MoveDistance_Task+0x60>)
 8002428:	f7ff ff0a 	bl	8002240 <CurrentCommand_Clear>
			  int dir = currTask == TASK_MOVE ? 1 : 0;
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <MoveDistance_Task+0x58>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	bf0c      	ite	eq
 8002434:	2301      	moveq	r3, #1
 8002436:	2300      	movne	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	60fb      	str	r3, [r7, #12]
			  DC_MoveDistForward(300, 1, dir);//DC_MoveForward(400, currTask == TASK_MOVE ? 1 : 0);
 800243c:	68f9      	ldr	r1, [r7, #12]
 800243e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002442:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002446:	f7ff fe15 	bl	8002074 <DC_MoveDistForward>
			  Task_ACK();
 800244a:	f7ff ff17 	bl	800227c <Task_ACK>
			  Task_END();
 800244e:	f7ff ff2d 	bl	80022ac <Task_END>
	  if (currTask != TASK_MOVE && currTask != TASK_MOVE_BACKWARD)
 8002452:	e7d7      	b.n	8002404 <MoveDistance_Task+0x8>
 8002454:	2000001c 	.word	0x2000001c
 8002458:	20000548 	.word	0x20000548
 800245c:	20000018 	.word	0x20000018

08002460 <servoMotor_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoMotor_Task */
void servoMotor_Task(void *argument)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoMotor_Task */
//  /* Infinite loop */
	//HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
  for(;;)
 8002468:	e7fe      	b.n	8002468 <servoMotor_Task+0x8>

0800246a <motorEncoder2_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motorEncoder2_Task */
void motorEncoder2_Task(void *argument)
{
 800246a:	b480      	push	{r7}
 800246c:	b083      	sub	sp, #12
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motorEncoder2_Task */
  /* Infinite loop */
	for(;;){};
 8002472:	e7fe      	b.n	8002472 <motorEncoder2_Task+0x8>

08002474 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a04      	ldr	r2, [pc, #16]	; (8002494 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d101      	bne.n	800248a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002486:	f000 fc11 	bl	8002cac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40001000 	.word	0x40001000

08002498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800249c:	b672      	cpsid	i
}
 800249e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024a0:	e7fe      	b.n	80024a0 <Error_Handler+0x8>
	...

080024a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	607b      	str	r3, [r7, #4]
 80024ae:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <HAL_MspInit+0x54>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b2:	4a11      	ldr	r2, [pc, #68]	; (80024f8 <HAL_MspInit+0x54>)
 80024b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ba:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <HAL_MspInit+0x54>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_MspInit+0x54>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	4a0a      	ldr	r2, [pc, #40]	; (80024f8 <HAL_MspInit+0x54>)
 80024d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d4:	6413      	str	r3, [r2, #64]	; 0x40
 80024d6:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <HAL_MspInit+0x54>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024e2:	2200      	movs	r2, #0
 80024e4:	210f      	movs	r1, #15
 80024e6:	f06f 0001 	mvn.w	r0, #1
 80024ea:	f000 ff3d 	bl	8003368 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40023800 	.word	0x40023800

080024fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08a      	sub	sp, #40	; 0x28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a17      	ldr	r2, [pc, #92]	; (8002578 <HAL_ADC_MspInit+0x7c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d127      	bne.n	800256e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	4b16      	ldr	r3, [pc, #88]	; (800257c <HAL_ADC_MspInit+0x80>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002526:	4a15      	ldr	r2, [pc, #84]	; (800257c <HAL_ADC_MspInit+0x80>)
 8002528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252c:	6453      	str	r3, [r2, #68]	; 0x44
 800252e:	4b13      	ldr	r3, [pc, #76]	; (800257c <HAL_ADC_MspInit+0x80>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <HAL_ADC_MspInit+0x80>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	4a0e      	ldr	r2, [pc, #56]	; (800257c <HAL_ADC_MspInit+0x80>)
 8002544:	f043 0304 	orr.w	r3, r3, #4
 8002548:	6313      	str	r3, [r2, #48]	; 0x30
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <HAL_ADC_MspInit+0x80>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002556:	2302      	movs	r3, #2
 8002558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800255a:	2303      	movs	r3, #3
 800255c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002562:	f107 0314 	add.w	r3, r7, #20
 8002566:	4619      	mov	r1, r3
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <HAL_ADC_MspInit+0x84>)
 800256a:	f000 ffb9 	bl	80034e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800256e:	bf00      	nop
 8002570:	3728      	adds	r7, #40	; 0x28
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40012000 	.word	0x40012000
 800257c:	40023800 	.word	0x40023800
 8002580:	40020800 	.word	0x40020800

08002584 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08a      	sub	sp, #40	; 0x28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	60da      	str	r2, [r3, #12]
 800259a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a19      	ldr	r2, [pc, #100]	; (8002608 <HAL_I2C_MspInit+0x84>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d12c      	bne.n	8002600 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	4b18      	ldr	r3, [pc, #96]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	4a17      	ldr	r2, [pc, #92]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	6313      	str	r3, [r2, #48]	; 0x30
 80025b6:	4b15      	ldr	r3, [pc, #84]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	613b      	str	r3, [r7, #16]
 80025c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025c8:	2312      	movs	r3, #18
 80025ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d0:	2303      	movs	r3, #3
 80025d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025d4:	2304      	movs	r3, #4
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4619      	mov	r1, r3
 80025de:	480c      	ldr	r0, [pc, #48]	; (8002610 <HAL_I2C_MspInit+0x8c>)
 80025e0:	f000 ff7e 	bl	80034e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	4a07      	ldr	r2, [pc, #28]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025f2:	6413      	str	r3, [r2, #64]	; 0x40
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <HAL_I2C_MspInit+0x88>)
 80025f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002600:	bf00      	nop
 8002602:	3728      	adds	r7, #40	; 0x28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40005400 	.word	0x40005400
 800260c:	40023800 	.word	0x40023800
 8002610:	40020400 	.word	0x40020400

08002614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	; 0x28
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a23      	ldr	r2, [pc, #140]	; (80026c0 <HAL_TIM_Base_MspInit+0xac>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d10e      	bne.n	8002654 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263e:	4a21      	ldr	r2, [pc, #132]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002640:	f043 0301 	orr.w	r3, r3, #1
 8002644:	6453      	str	r3, [r2, #68]	; 0x44
 8002646:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002652:	e030      	b.n	80026b6 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM8)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a1b      	ldr	r2, [pc, #108]	; (80026c8 <HAL_TIM_Base_MspInit+0xb4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d12b      	bne.n	80026b6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002666:	4a17      	ldr	r2, [pc, #92]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002668:	f043 0302 	orr.w	r3, r3, #2
 800266c:	6453      	str	r3, [r2, #68]	; 0x44
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a10      	ldr	r2, [pc, #64]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <HAL_TIM_Base_MspInit+0xb0>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8002696:	23c0      	movs	r3, #192	; 0xc0
 8002698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80026a6:	2303      	movs	r3, #3
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	4619      	mov	r1, r3
 80026b0:	4806      	ldr	r0, [pc, #24]	; (80026cc <HAL_TIM_Base_MspInit+0xb8>)
 80026b2:	f000 ff15 	bl	80034e0 <HAL_GPIO_Init>
}
 80026b6:	bf00      	nop
 80026b8:	3728      	adds	r7, #40	; 0x28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40010000 	.word	0x40010000
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40010400 	.word	0x40010400
 80026cc:	40020800 	.word	0x40020800

080026d0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08c      	sub	sp, #48	; 0x30
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 031c 	add.w	r3, r7, #28
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026f0:	d14b      	bne.n	800278a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	61bb      	str	r3, [r7, #24]
 80026f6:	4b3f      	ldr	r3, [pc, #252]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	4a3e      	ldr	r2, [pc, #248]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6413      	str	r3, [r2, #64]	; 0x40
 8002702:	4b3c      	ldr	r3, [pc, #240]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	61bb      	str	r3, [r7, #24]
 800270c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	4b38      	ldr	r3, [pc, #224]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	4a37      	ldr	r2, [pc, #220]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	; 0x30
 800271e:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b31      	ldr	r3, [pc, #196]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a30      	ldr	r2, [pc, #192]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b2e      	ldr	r3, [pc, #184]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800274a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274c:	2302      	movs	r3, #2
 800274e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002750:	2300      	movs	r3, #0
 8002752:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002754:	2300      	movs	r3, #0
 8002756:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002758:	2301      	movs	r3, #1
 800275a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275c:	f107 031c 	add.w	r3, r7, #28
 8002760:	4619      	mov	r1, r3
 8002762:	4825      	ldr	r0, [pc, #148]	; (80027f8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002764:	f000 febc 	bl	80034e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002768:	2308      	movs	r3, #8
 800276a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276c:	2302      	movs	r3, #2
 800276e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002778:	2301      	movs	r3, #1
 800277a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277c:	f107 031c 	add.w	r3, r7, #28
 8002780:	4619      	mov	r1, r3
 8002782:	481e      	ldr	r0, [pc, #120]	; (80027fc <HAL_TIM_Encoder_MspInit+0x12c>)
 8002784:	f000 feac 	bl	80034e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002788:	e030      	b.n	80027ec <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1c      	ldr	r2, [pc, #112]	; (8002800 <HAL_TIM_Encoder_MspInit+0x130>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d12b      	bne.n	80027ec <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	4b16      	ldr	r3, [pc, #88]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	4a15      	ldr	r2, [pc, #84]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 800279e:	f043 0302 	orr.w	r3, r3, #2
 80027a2:	6413      	str	r3, [r2, #64]	; 0x40
 80027a4:	4b13      	ldr	r3, [pc, #76]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b0:	2300      	movs	r3, #0
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	4a0e      	ldr	r2, [pc, #56]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6313      	str	r3, [r2, #48]	; 0x30
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <HAL_TIM_Encoder_MspInit+0x124>)
 80027c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027cc:	23c0      	movs	r3, #192	; 0xc0
 80027ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d0:	2302      	movs	r3, #2
 80027d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d8:	2300      	movs	r3, #0
 80027da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027dc:	2302      	movs	r3, #2
 80027de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	4619      	mov	r1, r3
 80027e6:	4804      	ldr	r0, [pc, #16]	; (80027f8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027e8:	f000 fe7a 	bl	80034e0 <HAL_GPIO_Init>
}
 80027ec:	bf00      	nop
 80027ee:	3730      	adds	r7, #48	; 0x30
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020000 	.word	0x40020000
 80027fc:	40020400 	.word	0x40020400
 8002800:	40000400 	.word	0x40000400

08002804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a12      	ldr	r2, [pc, #72]	; (800286c <HAL_TIM_MspPostInit+0x68>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d11e      	bne.n	8002864 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a10      	ldr	r2, [pc, #64]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 8002830:	f043 0310 	orr.w	r3, r3, #16
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = ServoPWM_Pin;
 8002842:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002846:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002848:	2302      	movs	r3, #2
 800284a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002850:	2300      	movs	r3, #0
 8002852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002854:	2301      	movs	r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ServoPWM_GPIO_Port, &GPIO_InitStruct);
 8002858:	f107 030c 	add.w	r3, r7, #12
 800285c:	4619      	mov	r1, r3
 800285e:	4805      	ldr	r0, [pc, #20]	; (8002874 <HAL_TIM_MspPostInit+0x70>)
 8002860:	f000 fe3e 	bl	80034e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002864:	bf00      	nop
 8002866:	3720      	adds	r7, #32
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40010000 	.word	0x40010000
 8002870:	40023800 	.word	0x40023800
 8002874:	40021000 	.word	0x40021000

08002878 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	; 0x28
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a1d      	ldr	r2, [pc, #116]	; (800290c <HAL_UART_MspInit+0x94>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d134      	bne.n	8002904 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	4a1b      	ldr	r2, [pc, #108]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a8:	6413      	str	r3, [r2, #64]	; 0x40
 80028aa:	4b19      	ldr	r3, [pc, #100]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b15      	ldr	r3, [pc, #84]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a14      	ldr	r2, [pc, #80]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028c0:	f043 0304 	orr.w	r3, r3, #4
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b12      	ldr	r3, [pc, #72]	; (8002910 <HAL_UART_MspInit+0x98>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d8:	2302      	movs	r3, #2
 80028da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e0:	2303      	movs	r3, #3
 80028e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028e4:	2307      	movs	r3, #7
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028e8:	f107 0314 	add.w	r3, r7, #20
 80028ec:	4619      	mov	r1, r3
 80028ee:	4809      	ldr	r0, [pc, #36]	; (8002914 <HAL_UART_MspInit+0x9c>)
 80028f0:	f000 fdf6 	bl	80034e0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80028f4:	2200      	movs	r2, #0
 80028f6:	2105      	movs	r1, #5
 80028f8:	2027      	movs	r0, #39	; 0x27
 80028fa:	f000 fd35 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028fe:	2027      	movs	r0, #39	; 0x27
 8002900:	f000 fd4e 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002904:	bf00      	nop
 8002906:	3728      	adds	r7, #40	; 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40004800 	.word	0x40004800
 8002910:	40023800 	.word	0x40023800
 8002914:	40020800 	.word	0x40020800

08002918 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08e      	sub	sp, #56	; 0x38
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	4b33      	ldr	r3, [pc, #204]	; (80029fc <HAL_InitTick+0xe4>)
 800292e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002930:	4a32      	ldr	r2, [pc, #200]	; (80029fc <HAL_InitTick+0xe4>)
 8002932:	f043 0310 	orr.w	r3, r3, #16
 8002936:	6413      	str	r3, [r2, #64]	; 0x40
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_InitTick+0xe4>)
 800293a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002944:	f107 0210 	add.w	r2, r7, #16
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	4611      	mov	r1, r2
 800294e:	4618      	mov	r0, r3
 8002950:	f002 fbbc 	bl	80050cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d103      	bne.n	8002966 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800295e:	f002 fb8d 	bl	800507c <HAL_RCC_GetPCLK1Freq>
 8002962:	6378      	str	r0, [r7, #52]	; 0x34
 8002964:	e004      	b.n	8002970 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002966:	f002 fb89 	bl	800507c <HAL_RCC_GetPCLK1Freq>
 800296a:	4603      	mov	r3, r0
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002972:	4a23      	ldr	r2, [pc, #140]	; (8002a00 <HAL_InitTick+0xe8>)
 8002974:	fba2 2303 	umull	r2, r3, r2, r3
 8002978:	0c9b      	lsrs	r3, r3, #18
 800297a:	3b01      	subs	r3, #1
 800297c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800297e:	4b21      	ldr	r3, [pc, #132]	; (8002a04 <HAL_InitTick+0xec>)
 8002980:	4a21      	ldr	r2, [pc, #132]	; (8002a08 <HAL_InitTick+0xf0>)
 8002982:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002984:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <HAL_InitTick+0xec>)
 8002986:	f240 32e7 	movw	r2, #999	; 0x3e7
 800298a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800298c:	4a1d      	ldr	r2, [pc, #116]	; (8002a04 <HAL_InitTick+0xec>)
 800298e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002990:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002992:	4b1c      	ldr	r3, [pc, #112]	; (8002a04 <HAL_InitTick+0xec>)
 8002994:	2200      	movs	r2, #0
 8002996:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002998:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <HAL_InitTick+0xec>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299e:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <HAL_InitTick+0xec>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80029a4:	4817      	ldr	r0, [pc, #92]	; (8002a04 <HAL_InitTick+0xec>)
 80029a6:	f002 fbc3 	bl	8005130 <HAL_TIM_Base_Init>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80029b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d11b      	bne.n	80029f0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80029b8:	4812      	ldr	r0, [pc, #72]	; (8002a04 <HAL_InitTick+0xec>)
 80029ba:	f002 fc09 	bl	80051d0 <HAL_TIM_Base_Start_IT>
 80029be:	4603      	mov	r3, r0
 80029c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80029c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d111      	bne.n	80029f0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029cc:	2036      	movs	r0, #54	; 0x36
 80029ce:	f000 fce7 	bl	80033a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b0f      	cmp	r3, #15
 80029d6:	d808      	bhi.n	80029ea <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80029d8:	2200      	movs	r2, #0
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	2036      	movs	r0, #54	; 0x36
 80029de:	f000 fcc3 	bl	8003368 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029e2:	4a0a      	ldr	r2, [pc, #40]	; (8002a0c <HAL_InitTick+0xf4>)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	e002      	b.n	80029f0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80029f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3738      	adds	r7, #56	; 0x38
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40023800 	.word	0x40023800
 8002a00:	431bde83 	.word	0x431bde83
 8002a04:	2000054c 	.word	0x2000054c
 8002a08:	40001000 	.word	0x40001000
 8002a0c:	20000024 	.word	0x20000024

08002a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <NMI_Handler+0x4>

08002a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a1a:	e7fe      	b.n	8002a1a <HardFault_Handler+0x4>

08002a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a20:	e7fe      	b.n	8002a20 <MemManage_Handler+0x4>

08002a22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a22:	b480      	push	{r7}
 8002a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a26:	e7fe      	b.n	8002a26 <BusFault_Handler+0x4>

08002a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a2c:	e7fe      	b.n	8002a2c <UsageFault_Handler+0x4>

08002a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a40:	4802      	ldr	r0, [pc, #8]	; (8002a4c <USART3_IRQHandler+0x10>)
 8002a42:	f003 fe67 	bl	8006714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a46:	bf00      	nop
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200003d8 	.word	0x200003d8

08002a50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <TIM6_DAC_IRQHandler+0x10>)
 8002a56:	f002 fea1 	bl	800579c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	2000054c 	.word	0x2000054c

08002a64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  return 1;
 8002a68:	2301      	movs	r3, #1
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <_kill>:

int _kill(int pid, int sig)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a7e:	f007 fe7b 	bl	800a778 <__errno>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2216      	movs	r2, #22
 8002a86:	601a      	str	r2, [r3, #0]
  return -1;
 8002a88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <_exit>:

void _exit (int status)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f7ff ffe7 	bl	8002a74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002aa6:	e7fe      	b.n	8002aa6 <_exit+0x12>

08002aa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
 8002ab8:	e00a      	b.n	8002ad0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002aba:	f3af 8000 	nop.w
 8002abe:	4601      	mov	r1, r0
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	60ba      	str	r2, [r7, #8]
 8002ac6:	b2ca      	uxtb	r2, r1
 8002ac8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	3301      	adds	r3, #1
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	dbf0      	blt.n	8002aba <_read+0x12>
  }

  return len;
 8002ad8:	687b      	ldr	r3, [r7, #4]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	e009      	b.n	8002b08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	60ba      	str	r2, [r7, #8]
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	dbf1      	blt.n	8002af4 <_write+0x12>
  }
  return len;
 8002b10:	687b      	ldr	r3, [r7, #4]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <_close>:

int _close(int file)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b42:	605a      	str	r2, [r3, #4]
  return 0;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <_isatty>:

int _isatty(int file)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b5a:	2301      	movs	r3, #1
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
	...

08002b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b8c:	4a14      	ldr	r2, [pc, #80]	; (8002be0 <_sbrk+0x5c>)
 8002b8e:	4b15      	ldr	r3, [pc, #84]	; (8002be4 <_sbrk+0x60>)
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b98:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d102      	bne.n	8002ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ba0:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <_sbrk+0x64>)
 8002ba2:	4a12      	ldr	r2, [pc, #72]	; (8002bec <_sbrk+0x68>)
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ba6:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <_sbrk+0x64>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d207      	bcs.n	8002bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bb4:	f007 fde0 	bl	800a778 <__errno>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	220c      	movs	r2, #12
 8002bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc2:	e009      	b.n	8002bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bc4:	4b08      	ldr	r3, [pc, #32]	; (8002be8 <_sbrk+0x64>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bca:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <_sbrk+0x64>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	4a05      	ldr	r2, [pc, #20]	; (8002be8 <_sbrk+0x64>)
 8002bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20020000 	.word	0x20020000
 8002be4:	00000400 	.word	0x00000400
 8002be8:	20000594 	.word	0x20000594
 8002bec:	200053c0 	.word	0x200053c0

08002bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bf4:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <SystemInit+0x20>)
 8002bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfa:	4a05      	ldr	r2, [pc, #20]	; (8002c10 <SystemInit+0x20>)
 8002bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c18:	480d      	ldr	r0, [pc, #52]	; (8002c50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c1a:	490e      	ldr	r1, [pc, #56]	; (8002c54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c1c:	4a0e      	ldr	r2, [pc, #56]	; (8002c58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c20:	e002      	b.n	8002c28 <LoopCopyDataInit>

08002c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c26:	3304      	adds	r3, #4

08002c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c2c:	d3f9      	bcc.n	8002c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c2e:	4a0b      	ldr	r2, [pc, #44]	; (8002c5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c30:	4c0b      	ldr	r4, [pc, #44]	; (8002c60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c34:	e001      	b.n	8002c3a <LoopFillZerobss>

08002c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c38:	3204      	adds	r2, #4

08002c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c3c:	d3fb      	bcc.n	8002c36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c3e:	f7ff ffd7 	bl	8002bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c42:	f007 fe95 	bl	800a970 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c46:	f7fe f981 	bl	8000f4c <main>
  bx  lr    
 8002c4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c54:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002c58:	0800e99c 	.word	0x0800e99c
  ldr r2, =_sbss
 8002c5c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002c60:	200053bc 	.word	0x200053bc

08002c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c64:	e7fe      	b.n	8002c64 <ADC_IRQHandler>
	...

08002c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ca8 <HAL_Init+0x40>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0d      	ldr	r2, [pc, #52]	; (8002ca8 <HAL_Init+0x40>)
 8002c72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c78:	4b0b      	ldr	r3, [pc, #44]	; (8002ca8 <HAL_Init+0x40>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ca8 <HAL_Init+0x40>)
 8002c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c84:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <HAL_Init+0x40>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <HAL_Init+0x40>)
 8002c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c90:	2003      	movs	r0, #3
 8002c92:	f000 fb5e 	bl	8003352 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c96:	200f      	movs	r0, #15
 8002c98:	f7ff fe3e 	bl	8002918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c9c:	f7ff fc02 	bl	80024a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40023c00 	.word	0x40023c00

08002cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_IncTick+0x20>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <HAL_IncTick+0x24>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4413      	add	r3, r2
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <HAL_IncTick+0x24>)
 8002cbe:	6013      	str	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000028 	.word	0x20000028
 8002cd0:	20000598 	.word	0x20000598

08002cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <HAL_GetTick+0x14>)
 8002cda:	681b      	ldr	r3, [r3, #0]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000598 	.word	0x20000598

08002cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf4:	f7ff ffee 	bl	8002cd4 <HAL_GetTick>
 8002cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d04:	d005      	beq.n	8002d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d06:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <HAL_Delay+0x44>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d12:	bf00      	nop
 8002d14:	f7ff ffde 	bl	8002cd4 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d8f7      	bhi.n	8002d14 <HAL_Delay+0x28>
  {
  }
}
 8002d24:	bf00      	nop
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000028 	.word	0x20000028

08002d34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e033      	b.n	8002db2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fbd2 	bl	80024fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d118      	bne.n	8002da4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d7a:	f023 0302 	bic.w	r3, r3, #2
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f93a 	bl	8003000 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	f043 0201 	orr.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
 8002da2:	e001      	b.n	8002da8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x1c>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e105      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x228>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b09      	cmp	r3, #9
 8002de6:	d925      	bls.n	8002e34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68d9      	ldr	r1, [r3, #12]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	461a      	mov	r2, r3
 8002df6:	4613      	mov	r3, r2
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3b1e      	subs	r3, #30
 8002dfe:	2207      	movs	r2, #7
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43da      	mvns	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	400a      	ands	r2, r1
 8002e0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68d9      	ldr	r1, [r3, #12]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	4618      	mov	r0, r3
 8002e20:	4603      	mov	r3, r0
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	4403      	add	r3, r0
 8002e26:	3b1e      	subs	r3, #30
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	60da      	str	r2, [r3, #12]
 8002e32:	e022      	b.n	8002e7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6919      	ldr	r1, [r3, #16]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	461a      	mov	r2, r3
 8002e42:	4613      	mov	r3, r2
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	4413      	add	r3, r2
 8002e48:	2207      	movs	r2, #7
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	400a      	ands	r2, r1
 8002e56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6919      	ldr	r1, [r3, #16]
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4618      	mov	r0, r3
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	4403      	add	r3, r0
 8002e70:	409a      	lsls	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b06      	cmp	r3, #6
 8002e80:	d824      	bhi.n	8002ecc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	3b05      	subs	r3, #5
 8002e94:	221f      	movs	r2, #31
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43da      	mvns	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	400a      	ands	r2, r1
 8002ea2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b05      	subs	r3, #5
 8002ebe:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eca:	e04c      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b0c      	cmp	r3, #12
 8002ed2:	d824      	bhi.n	8002f1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3b23      	subs	r3, #35	; 0x23
 8002ee6:	221f      	movs	r2, #31
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43da      	mvns	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	400a      	ands	r2, r1
 8002ef4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4618      	mov	r0, r3
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	3b23      	subs	r3, #35	; 0x23
 8002f10:	fa00 f203 	lsl.w	r2, r0, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f1c:	e023      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3b41      	subs	r3, #65	; 0x41
 8002f30:	221f      	movs	r2, #31
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	43da      	mvns	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	3b41      	subs	r3, #65	; 0x41
 8002f5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f66:	4b22      	ldr	r3, [pc, #136]	; (8002ff0 <HAL_ADC_ConfigChannel+0x234>)
 8002f68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a21      	ldr	r2, [pc, #132]	; (8002ff4 <HAL_ADC_ConfigChannel+0x238>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d109      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x1cc>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2b12      	cmp	r3, #18
 8002f7a:	d105      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	; (8002ff4 <HAL_ADC_ConfigChannel+0x238>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d123      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x21e>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b10      	cmp	r3, #16
 8002f98:	d003      	beq.n	8002fa2 <HAL_ADC_ConfigChannel+0x1e6>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b11      	cmp	r3, #17
 8002fa0:	d11b      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d111      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fb6:	4b10      	ldr	r3, [pc, #64]	; (8002ff8 <HAL_ADC_ConfigChannel+0x23c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a10      	ldr	r2, [pc, #64]	; (8002ffc <HAL_ADC_ConfigChannel+0x240>)
 8002fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc0:	0c9a      	lsrs	r2, r3, #18
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fcc:	e002      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f9      	bne.n	8002fce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	40012300 	.word	0x40012300
 8002ff4:	40012000 	.word	0x40012000
 8002ff8:	20000020 	.word	0x20000020
 8002ffc:	431bde83 	.word	0x431bde83

08003000 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003008:	4b79      	ldr	r3, [pc, #484]	; (80031f0 <ADC_Init+0x1f0>)
 800300a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	431a      	orrs	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003034:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	021a      	lsls	r2, r3, #8
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003058:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6859      	ldr	r1, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800307a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6899      	ldr	r1, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	4a58      	ldr	r2, [pc, #352]	; (80031f4 <ADC_Init+0x1f4>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d022      	beq.n	80030de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6899      	ldr	r1, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6899      	ldr	r1, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	e00f      	b.n	80030fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0202 	bic.w	r2, r2, #2
 800310c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6899      	ldr	r1, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	7e1b      	ldrb	r3, [r3, #24]
 8003118:	005a      	lsls	r2, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	430a      	orrs	r2, r1
 8003120:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01b      	beq.n	8003164 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800313a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800314a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	3b01      	subs	r3, #1
 8003158:	035a      	lsls	r2, r3, #13
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	e007      	b.n	8003174 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003172:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	3b01      	subs	r3, #1
 8003190:	051a      	lsls	r2, r3, #20
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6899      	ldr	r1, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031b6:	025a      	lsls	r2, r3, #9
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6899      	ldr	r1, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	029a      	lsls	r2, r3, #10
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	609a      	str	r2, [r3, #8]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	40012300 	.word	0x40012300
 80031f4:	0f000001 	.word	0x0f000001

080031f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003214:	4013      	ands	r3, r2
 8003216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800322a:	4a04      	ldr	r2, [pc, #16]	; (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	60d3      	str	r3, [r2, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <__NVIC_GetPriorityGrouping+0x18>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	0a1b      	lsrs	r3, r3, #8
 800324a:	f003 0307 	and.w	r3, r3, #7
}
 800324e:	4618      	mov	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	2b00      	cmp	r3, #0
 800326c:	db0b      	blt.n	8003286 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	f003 021f 	and.w	r2, r3, #31
 8003274:	4907      	ldr	r1, [pc, #28]	; (8003294 <__NVIC_EnableIRQ+0x38>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	2001      	movs	r0, #1
 800327e:	fa00 f202 	lsl.w	r2, r0, r2
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	e000e100 	.word	0xe000e100

08003298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db0a      	blt.n	80032c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	490c      	ldr	r1, [pc, #48]	; (80032e4 <__NVIC_SetPriority+0x4c>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	440b      	add	r3, r1
 80032bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032c0:	e00a      	b.n	80032d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4908      	ldr	r1, [pc, #32]	; (80032e8 <__NVIC_SetPriority+0x50>)
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	3b04      	subs	r3, #4
 80032d0:	0112      	lsls	r2, r2, #4
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	440b      	add	r3, r1
 80032d6:	761a      	strb	r2, [r3, #24]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b089      	sub	sp, #36	; 0x24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f1c3 0307 	rsb	r3, r3, #7
 8003306:	2b04      	cmp	r3, #4
 8003308:	bf28      	it	cs
 800330a:	2304      	movcs	r3, #4
 800330c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3304      	adds	r3, #4
 8003312:	2b06      	cmp	r3, #6
 8003314:	d902      	bls.n	800331c <NVIC_EncodePriority+0x30>
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3b03      	subs	r3, #3
 800331a:	e000      	b.n	800331e <NVIC_EncodePriority+0x32>
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	43d9      	mvns	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003344:	4313      	orrs	r3, r2
         );
}
 8003346:	4618      	mov	r0, r3
 8003348:	3724      	adds	r7, #36	; 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ff4c 	bl	80031f8 <__NVIC_SetPriorityGrouping>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800337a:	f7ff ff61 	bl	8003240 <__NVIC_GetPriorityGrouping>
 800337e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	6978      	ldr	r0, [r7, #20]
 8003386:	f7ff ffb1 	bl	80032ec <NVIC_EncodePriority>
 800338a:	4602      	mov	r2, r0
 800338c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003390:	4611      	mov	r1, r2
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff80 	bl	8003298 <__NVIC_SetPriority>
}
 8003398:	bf00      	nop
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff54 	bl	800325c <__NVIC_EnableIRQ>
}
 80033b4:	bf00      	nop
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033ca:	f7ff fc83 	bl	8002cd4 <HAL_GetTick>
 80033ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d008      	beq.n	80033ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2280      	movs	r2, #128	; 0x80
 80033e0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e052      	b.n	8003494 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0216 	bic.w	r2, r2, #22
 80033fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695a      	ldr	r2, [r3, #20]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800340c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	2b00      	cmp	r3, #0
 8003414:	d103      	bne.n	800341e <HAL_DMA_Abort+0x62>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800341a:	2b00      	cmp	r3, #0
 800341c:	d007      	beq.n	800342e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0208 	bic.w	r2, r2, #8
 800342c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0201 	bic.w	r2, r2, #1
 800343c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800343e:	e013      	b.n	8003468 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003440:	f7ff fc48 	bl	8002cd4 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b05      	cmp	r3, #5
 800344c:	d90c      	bls.n	8003468 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2220      	movs	r2, #32
 8003452:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2203      	movs	r2, #3
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e015      	b.n	8003494 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1e4      	bne.n	8003440 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347a:	223f      	movs	r2, #63	; 0x3f
 800347c:	409a      	lsls	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d004      	beq.n	80034ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2280      	movs	r2, #128	; 0x80
 80034b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e00c      	b.n	80034d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2205      	movs	r2, #5
 80034be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0201 	bic.w	r2, r2, #1
 80034d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b089      	sub	sp, #36	; 0x24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f6:	2300      	movs	r3, #0
 80034f8:	61fb      	str	r3, [r7, #28]
 80034fa:	e16b      	b.n	80037d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	429a      	cmp	r2, r3
 8003516:	f040 815a 	bne.w	80037ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d005      	beq.n	8003532 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800352e:	2b02      	cmp	r3, #2
 8003530:	d130      	bne.n	8003594 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	2203      	movs	r2, #3
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003568:	2201      	movs	r2, #1
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 0201 	and.w	r2, r3, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	2b03      	cmp	r3, #3
 800359e:	d017      	beq.n	80035d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	2203      	movs	r2, #3
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d123      	bne.n	8003624 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	08da      	lsrs	r2, r3, #3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3208      	adds	r2, #8
 80035e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	220f      	movs	r2, #15
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4013      	ands	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4313      	orrs	r3, r2
 8003614:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	08da      	lsrs	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3208      	adds	r2, #8
 800361e:	69b9      	ldr	r1, [r7, #24]
 8003620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0203 	and.w	r2, r3, #3
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80b4 	beq.w	80037ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	4b60      	ldr	r3, [pc, #384]	; (80037ec <HAL_GPIO_Init+0x30c>)
 800366c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366e:	4a5f      	ldr	r2, [pc, #380]	; (80037ec <HAL_GPIO_Init+0x30c>)
 8003670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003674:	6453      	str	r3, [r2, #68]	; 0x44
 8003676:	4b5d      	ldr	r3, [pc, #372]	; (80037ec <HAL_GPIO_Init+0x30c>)
 8003678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003682:	4a5b      	ldr	r2, [pc, #364]	; (80037f0 <HAL_GPIO_Init+0x310>)
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	089b      	lsrs	r3, r3, #2
 8003688:	3302      	adds	r3, #2
 800368a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	220f      	movs	r2, #15
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	43db      	mvns	r3, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a52      	ldr	r2, [pc, #328]	; (80037f4 <HAL_GPIO_Init+0x314>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d02b      	beq.n	8003706 <HAL_GPIO_Init+0x226>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a51      	ldr	r2, [pc, #324]	; (80037f8 <HAL_GPIO_Init+0x318>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d025      	beq.n	8003702 <HAL_GPIO_Init+0x222>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a50      	ldr	r2, [pc, #320]	; (80037fc <HAL_GPIO_Init+0x31c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d01f      	beq.n	80036fe <HAL_GPIO_Init+0x21e>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a4f      	ldr	r2, [pc, #316]	; (8003800 <HAL_GPIO_Init+0x320>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d019      	beq.n	80036fa <HAL_GPIO_Init+0x21a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a4e      	ldr	r2, [pc, #312]	; (8003804 <HAL_GPIO_Init+0x324>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d013      	beq.n	80036f6 <HAL_GPIO_Init+0x216>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a4d      	ldr	r2, [pc, #308]	; (8003808 <HAL_GPIO_Init+0x328>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00d      	beq.n	80036f2 <HAL_GPIO_Init+0x212>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a4c      	ldr	r2, [pc, #304]	; (800380c <HAL_GPIO_Init+0x32c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d007      	beq.n	80036ee <HAL_GPIO_Init+0x20e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a4b      	ldr	r2, [pc, #300]	; (8003810 <HAL_GPIO_Init+0x330>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d101      	bne.n	80036ea <HAL_GPIO_Init+0x20a>
 80036e6:	2307      	movs	r3, #7
 80036e8:	e00e      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036ea:	2308      	movs	r3, #8
 80036ec:	e00c      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036ee:	2306      	movs	r3, #6
 80036f0:	e00a      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036f2:	2305      	movs	r3, #5
 80036f4:	e008      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036f6:	2304      	movs	r3, #4
 80036f8:	e006      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036fa:	2303      	movs	r3, #3
 80036fc:	e004      	b.n	8003708 <HAL_GPIO_Init+0x228>
 80036fe:	2302      	movs	r3, #2
 8003700:	e002      	b.n	8003708 <HAL_GPIO_Init+0x228>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <HAL_GPIO_Init+0x228>
 8003706:	2300      	movs	r3, #0
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	f002 0203 	and.w	r2, r2, #3
 800370e:	0092      	lsls	r2, r2, #2
 8003710:	4093      	lsls	r3, r2
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003718:	4935      	ldr	r1, [pc, #212]	; (80037f0 <HAL_GPIO_Init+0x310>)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	089b      	lsrs	r3, r3, #2
 800371e:	3302      	adds	r3, #2
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003726:	4b3b      	ldr	r3, [pc, #236]	; (8003814 <HAL_GPIO_Init+0x334>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	43db      	mvns	r3, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4013      	ands	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800374a:	4a32      	ldr	r2, [pc, #200]	; (8003814 <HAL_GPIO_Init+0x334>)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003750:	4b30      	ldr	r3, [pc, #192]	; (8003814 <HAL_GPIO_Init+0x334>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003774:	4a27      	ldr	r2, [pc, #156]	; (8003814 <HAL_GPIO_Init+0x334>)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800377a:	4b26      	ldr	r3, [pc, #152]	; (8003814 <HAL_GPIO_Init+0x334>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	43db      	mvns	r3, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4013      	ands	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d003      	beq.n	800379e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	4313      	orrs	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800379e:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <HAL_GPIO_Init+0x334>)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037a4:	4b1b      	ldr	r3, [pc, #108]	; (8003814 <HAL_GPIO_Init+0x334>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	43db      	mvns	r3, r3
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4013      	ands	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037c8:	4a12      	ldr	r2, [pc, #72]	; (8003814 <HAL_GPIO_Init+0x334>)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3301      	adds	r3, #1
 80037d2:	61fb      	str	r3, [r7, #28]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	2b0f      	cmp	r3, #15
 80037d8:	f67f ae90 	bls.w	80034fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037dc:	bf00      	nop
 80037de:	bf00      	nop
 80037e0:	3724      	adds	r7, #36	; 0x24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40023800 	.word	0x40023800
 80037f0:	40013800 	.word	0x40013800
 80037f4:	40020000 	.word	0x40020000
 80037f8:	40020400 	.word	0x40020400
 80037fc:	40020800 	.word	0x40020800
 8003800:	40020c00 	.word	0x40020c00
 8003804:	40021000 	.word	0x40021000
 8003808:	40021400 	.word	0x40021400
 800380c:	40021800 	.word	0x40021800
 8003810:	40021c00 	.word	0x40021c00
 8003814:	40013c00 	.word	0x40013c00

08003818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	807b      	strh	r3, [r7, #2]
 8003824:	4613      	mov	r3, r2
 8003826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003828:	787b      	ldrb	r3, [r7, #1]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003834:	e003      	b.n	800383e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003836:	887b      	ldrh	r3, [r7, #2]
 8003838:	041a      	lsls	r2, r3, #16
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	619a      	str	r2, [r3, #24]
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e12b      	b.n	8003ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d106      	bne.n	8003878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fe fe86 	bl	8002584 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2224      	movs	r2, #36	; 0x24
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800389e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038b0:	f001 fbe4 	bl	800507c <HAL_RCC_GetPCLK1Freq>
 80038b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	4a81      	ldr	r2, [pc, #516]	; (8003ac0 <HAL_I2C_Init+0x274>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d807      	bhi.n	80038d0 <HAL_I2C_Init+0x84>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4a80      	ldr	r2, [pc, #512]	; (8003ac4 <HAL_I2C_Init+0x278>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	bf94      	ite	ls
 80038c8:	2301      	movls	r3, #1
 80038ca:	2300      	movhi	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	e006      	b.n	80038de <HAL_I2C_Init+0x92>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4a7d      	ldr	r2, [pc, #500]	; (8003ac8 <HAL_I2C_Init+0x27c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	bf94      	ite	ls
 80038d8:	2301      	movls	r3, #1
 80038da:	2300      	movhi	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0e7      	b.n	8003ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4a78      	ldr	r2, [pc, #480]	; (8003acc <HAL_I2C_Init+0x280>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	0c9b      	lsrs	r3, r3, #18
 80038f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	430a      	orrs	r2, r1
 8003904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	4a6a      	ldr	r2, [pc, #424]	; (8003ac0 <HAL_I2C_Init+0x274>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d802      	bhi.n	8003920 <HAL_I2C_Init+0xd4>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	3301      	adds	r3, #1
 800391e:	e009      	b.n	8003934 <HAL_I2C_Init+0xe8>
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003926:	fb02 f303 	mul.w	r3, r2, r3
 800392a:	4a69      	ldr	r2, [pc, #420]	; (8003ad0 <HAL_I2C_Init+0x284>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	3301      	adds	r3, #1
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6812      	ldr	r2, [r2, #0]
 8003938:	430b      	orrs	r3, r1
 800393a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003946:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	495c      	ldr	r1, [pc, #368]	; (8003ac0 <HAL_I2C_Init+0x274>)
 8003950:	428b      	cmp	r3, r1
 8003952:	d819      	bhi.n	8003988 <HAL_I2C_Init+0x13c>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1e59      	subs	r1, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003962:	1c59      	adds	r1, r3, #1
 8003964:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003968:	400b      	ands	r3, r1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00a      	beq.n	8003984 <HAL_I2C_Init+0x138>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1e59      	subs	r1, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fbb1 f3f3 	udiv	r3, r1, r3
 800397c:	3301      	adds	r3, #1
 800397e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003982:	e051      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003984:	2304      	movs	r3, #4
 8003986:	e04f      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d111      	bne.n	80039b4 <HAL_I2C_Init+0x168>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	1e58      	subs	r0, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6859      	ldr	r1, [r3, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	440b      	add	r3, r1
 800399e:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a2:	3301      	adds	r3, #1
 80039a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	e012      	b.n	80039da <HAL_I2C_Init+0x18e>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1e58      	subs	r0, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6859      	ldr	r1, [r3, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	0099      	lsls	r1, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_I2C_Init+0x196>
 80039de:	2301      	movs	r3, #1
 80039e0:	e022      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10e      	bne.n	8003a08 <HAL_I2C_Init+0x1bc>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1e58      	subs	r0, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6859      	ldr	r1, [r3, #4]
 80039f2:	460b      	mov	r3, r1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	440b      	add	r3, r1
 80039f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fc:	3301      	adds	r3, #1
 80039fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a06:	e00f      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	1e58      	subs	r0, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	0099      	lsls	r1, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	6809      	ldr	r1, [r1, #0]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69da      	ldr	r2, [r3, #28]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6911      	ldr	r1, [r2, #16]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	68d2      	ldr	r2, [r2, #12]
 8003a62:	4311      	orrs	r1, r2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695a      	ldr	r2, [r3, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	000186a0 	.word	0x000186a0
 8003ac4:	001e847f 	.word	0x001e847f
 8003ac8:	003d08ff 	.word	0x003d08ff
 8003acc:	431bde83 	.word	0x431bde83
 8003ad0:	10624dd3 	.word	0x10624dd3

08003ad4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b088      	sub	sp, #32
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	4608      	mov	r0, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	817b      	strh	r3, [r7, #10]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	813b      	strh	r3, [r7, #8]
 8003aea:	4613      	mov	r3, r2
 8003aec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aee:	f7ff f8f1 	bl	8002cd4 <HAL_GetTick>
 8003af2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	f040 80d9 	bne.w	8003cb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	2319      	movs	r3, #25
 8003b08:	2201      	movs	r2, #1
 8003b0a:	496d      	ldr	r1, [pc, #436]	; (8003cc0 <HAL_I2C_Mem_Write+0x1ec>)
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 fc7f 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e0cc      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_I2C_Mem_Write+0x56>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0c5      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d007      	beq.n	8003b50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0201 	orr.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2221      	movs	r2, #33	; 0x21
 8003b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2240      	movs	r2, #64	; 0x40
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6a3a      	ldr	r2, [r7, #32]
 8003b7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4a4d      	ldr	r2, [pc, #308]	; (8003cc4 <HAL_I2C_Mem_Write+0x1f0>)
 8003b90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b92:	88f8      	ldrh	r0, [r7, #6]
 8003b94:	893a      	ldrh	r2, [r7, #8]
 8003b96:	8979      	ldrh	r1, [r7, #10]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	9301      	str	r3, [sp, #4]
 8003b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 fab6 	bl	8004114 <I2C_RequestMemoryWrite>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d052      	beq.n	8003c54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e081      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fd00 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d107      	bne.n	8003bda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e06b      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d11b      	bne.n	8003c54 <HAL_I2C_Mem_Write+0x180>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d017      	beq.n	8003c54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1aa      	bne.n	8003bb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 fcec 	bl	800463e <I2C_WaitOnBTFFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d107      	bne.n	8003c84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e016      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	00100002 	.word	0x00100002
 8003cc4:	ffff0000 	.word	0xffff0000

08003cc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08c      	sub	sp, #48	; 0x30
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	817b      	strh	r3, [r7, #10]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	813b      	strh	r3, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce2:	f7fe fff7 	bl	8002cd4 <HAL_GetTick>
 8003ce6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	f040 8208 	bne.w	8004106 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	2319      	movs	r3, #25
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	497b      	ldr	r1, [pc, #492]	; (8003eec <HAL_I2C_Mem_Read+0x224>)
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fb85 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e1fb      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Read+0x56>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e1f4      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d007      	beq.n	8003d44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2222      	movs	r2, #34	; 0x22
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2240      	movs	r2, #64	; 0x40
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003d74:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a5b      	ldr	r2, [pc, #364]	; (8003ef0 <HAL_I2C_Mem_Read+0x228>)
 8003d84:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d86:	88f8      	ldrh	r0, [r7, #6]
 8003d88:	893a      	ldrh	r2, [r7, #8]
 8003d8a:	8979      	ldrh	r1, [r7, #10]
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	9301      	str	r3, [sp, #4]
 8003d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4603      	mov	r3, r0
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fa52 	bl	8004240 <I2C_RequestMemoryRead>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1b0      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d113      	bne.n	8003dd6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dae:	2300      	movs	r3, #0
 8003db0:	623b      	str	r3, [r7, #32]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	623b      	str	r3, [r7, #32]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	623b      	str	r3, [r7, #32]
 8003dc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	e184      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d11b      	bne.n	8003e16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e164      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d11b      	bne.n	8003e56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61bb      	str	r3, [r7, #24]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	61bb      	str	r3, [r7, #24]
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	e144      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e6c:	e138      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f200 80f1 	bhi.w	800405a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d123      	bne.n	8003ec8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fc1b 	bl	80046c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e139      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ec6:	e10b      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d14e      	bne.n	8003f6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	4906      	ldr	r1, [pc, #24]	; (8003ef4 <HAL_I2C_Mem_Read+0x22c>)
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 fa98 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d008      	beq.n	8003ef8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e10e      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
 8003eea:	bf00      	nop
 8003eec:	00100002 	.word	0x00100002
 8003ef0:	ffff0000 	.word	0xffff0000
 8003ef4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	691a      	ldr	r2, [r3, #16]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f6c:	e0b8      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f74:	2200      	movs	r2, #0
 8003f76:	4966      	ldr	r1, [pc, #408]	; (8004110 <HAL_I2C_Mem_Read+0x448>)
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fa49 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0bf      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	494f      	ldr	r1, [pc, #316]	; (8004110 <HAL_I2C_Mem_Read+0x448>)
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fa1b 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e091      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ff2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691a      	ldr	r2, [r3, #16]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004010:	3b01      	subs	r3, #1
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401c:	b29b      	uxth	r3, r3
 800401e:	3b01      	subs	r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004042:	3b01      	subs	r3, #1
 8004044:	b29a      	uxth	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004058:	e042      	b.n	80040e0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800405a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800405c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 fb2e 	bl	80046c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e04c      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	3b01      	subs	r3, #1
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d118      	bne.n	80040e0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	691a      	ldr	r2, [r3, #16]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c0:	1c5a      	adds	r2, r3, #1
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	3b01      	subs	r3, #1
 80040da:	b29a      	uxth	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f47f aec2 	bne.w	8003e6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	e000      	b.n	8004108 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004106:	2302      	movs	r3, #2
  }
}
 8004108:	4618      	mov	r0, r3
 800410a:	3728      	adds	r7, #40	; 0x28
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	00010004 	.word	0x00010004

08004114 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b088      	sub	sp, #32
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	4608      	mov	r0, r1
 800411e:	4611      	mov	r1, r2
 8004120:	461a      	mov	r2, r3
 8004122:	4603      	mov	r3, r0
 8004124:	817b      	strh	r3, [r7, #10]
 8004126:	460b      	mov	r3, r1
 8004128:	813b      	strh	r3, [r7, #8]
 800412a:	4613      	mov	r3, r2
 800412c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800413c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	2200      	movs	r2, #0
 8004146:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 f960 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00d      	beq.n	8004172 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004160:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004164:	d103      	bne.n	800416e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f44f 7200 	mov.w	r2, #512	; 0x200
 800416c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e05f      	b.n	8004232 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004172:	897b      	ldrh	r3, [r7, #10]
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004180:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	6a3a      	ldr	r2, [r7, #32]
 8004186:	492d      	ldr	r1, [pc, #180]	; (800423c <I2C_RequestMemoryWrite+0x128>)
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f000 f998 	bl	80044be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e04c      	b.n	8004232 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	617b      	str	r3, [r7, #20]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	617b      	str	r3, [r7, #20]
 80041ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b0:	6a39      	ldr	r1, [r7, #32]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 fa02 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00d      	beq.n	80041da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d107      	bne.n	80041d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e02b      	b.n	8004232 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d105      	bne.n	80041ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041e0:	893b      	ldrh	r3, [r7, #8]
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	611a      	str	r2, [r3, #16]
 80041ea:	e021      	b.n	8004230 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041ec:	893b      	ldrh	r3, [r7, #8]
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041fc:	6a39      	ldr	r1, [r7, #32]
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 f9dc 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00d      	beq.n	8004226 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420e:	2b04      	cmp	r3, #4
 8004210:	d107      	bne.n	8004222 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004220:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e005      	b.n	8004232 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004226:	893b      	ldrh	r3, [r7, #8]
 8004228:	b2da      	uxtb	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	00010002 	.word	0x00010002

08004240 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b088      	sub	sp, #32
 8004244:	af02      	add	r7, sp, #8
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	4608      	mov	r0, r1
 800424a:	4611      	mov	r1, r2
 800424c:	461a      	mov	r2, r3
 800424e:	4603      	mov	r3, r0
 8004250:	817b      	strh	r3, [r7, #10]
 8004252:	460b      	mov	r3, r1
 8004254:	813b      	strh	r3, [r7, #8]
 8004256:	4613      	mov	r3, r2
 8004258:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004268:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004278:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	2200      	movs	r2, #0
 8004282:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f000 f8c2 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00d      	beq.n	80042ae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800429c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042a0:	d103      	bne.n	80042aa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042a8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e0aa      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042ae:	897b      	ldrh	r3, [r7, #10]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	6a3a      	ldr	r2, [r7, #32]
 80042c2:	4952      	ldr	r1, [pc, #328]	; (800440c <I2C_RequestMemoryRead+0x1cc>)
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	f000 f8fa 	bl	80044be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e097      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d4:	2300      	movs	r3, #0
 80042d6:	617b      	str	r3, [r7, #20]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ec:	6a39      	ldr	r1, [r7, #32]
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 f964 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00d      	beq.n	8004316 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d107      	bne.n	8004312 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004310:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e076      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d105      	bne.n	8004328 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800431c:	893b      	ldrh	r3, [r7, #8]
 800431e:	b2da      	uxtb	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]
 8004326:	e021      	b.n	800436c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004328:	893b      	ldrh	r3, [r7, #8]
 800432a:	0a1b      	lsrs	r3, r3, #8
 800432c:	b29b      	uxth	r3, r3
 800432e:	b2da      	uxtb	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004338:	6a39      	ldr	r1, [r7, #32]
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f93e 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00d      	beq.n	8004362 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	2b04      	cmp	r3, #4
 800434c:	d107      	bne.n	800435e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800435c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e050      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004362:	893b      	ldrh	r3, [r7, #8]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800436c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800436e:	6a39      	ldr	r1, [r7, #32]
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 f923 	bl	80045bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00d      	beq.n	8004398 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004380:	2b04      	cmp	r3, #4
 8004382:	d107      	bne.n	8004394 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004392:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e035      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f000 f82b 	bl	8004410 <I2C_WaitOnFlagUntilTimeout>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00d      	beq.n	80043dc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043ce:	d103      	bne.n	80043d8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e013      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043dc:	897b      	ldrh	r3, [r7, #10]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	6a3a      	ldr	r2, [r7, #32]
 80043f0:	4906      	ldr	r1, [pc, #24]	; (800440c <I2C_RequestMemoryRead+0x1cc>)
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f863 	bl	80044be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	00010002 	.word	0x00010002

08004410 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	603b      	str	r3, [r7, #0]
 800441c:	4613      	mov	r3, r2
 800441e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004420:	e025      	b.n	800446e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004428:	d021      	beq.n	800446e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800442a:	f7fe fc53 	bl	8002cd4 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	429a      	cmp	r2, r3
 8004438:	d302      	bcc.n	8004440 <I2C_WaitOnFlagUntilTimeout+0x30>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d116      	bne.n	800446e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e023      	b.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b01      	cmp	r3, #1
 8004476:	d10d      	bne.n	8004494 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	43da      	mvns	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4013      	ands	r3, r2
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	bf0c      	ite	eq
 800448a:	2301      	moveq	r3, #1
 800448c:	2300      	movne	r3, #0
 800448e:	b2db      	uxtb	r3, r3
 8004490:	461a      	mov	r2, r3
 8004492:	e00c      	b.n	80044ae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	43da      	mvns	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	4013      	ands	r3, r2
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	bf0c      	ite	eq
 80044a6:	2301      	moveq	r3, #1
 80044a8:	2300      	movne	r3, #0
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	461a      	mov	r2, r3
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d0b6      	beq.n	8004422 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	607a      	str	r2, [r7, #4]
 80044ca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044cc:	e051      	b.n	8004572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044dc:	d123      	bne.n	8004526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044f6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2220      	movs	r2, #32
 8004502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	f043 0204 	orr.w	r2, r3, #4
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e046      	b.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452c:	d021      	beq.n	8004572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800452e:	f7fe fbd1 	bl	8002cd4 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	429a      	cmp	r2, r3
 800453c:	d302      	bcc.n	8004544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d116      	bne.n	8004572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f043 0220 	orr.w	r2, r3, #32
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e020      	b.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	0c1b      	lsrs	r3, r3, #16
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b01      	cmp	r3, #1
 800457a:	d10c      	bne.n	8004596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	43da      	mvns	r2, r3
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	4013      	ands	r3, r2
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	bf14      	ite	ne
 800458e:	2301      	movne	r3, #1
 8004590:	2300      	moveq	r3, #0
 8004592:	b2db      	uxtb	r3, r3
 8004594:	e00b      	b.n	80045ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	43da      	mvns	r2, r3
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4013      	ands	r3, r2
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	bf14      	ite	ne
 80045a8:	2301      	movne	r3, #1
 80045aa:	2300      	moveq	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d18d      	bne.n	80044ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045c8:	e02d      	b.n	8004626 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f8ce 	bl	800476c <I2C_IsAcknowledgeFailed>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e02d      	b.n	8004636 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e0:	d021      	beq.n	8004626 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045e2:	f7fe fb77 	bl	8002cd4 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d302      	bcc.n	80045f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d116      	bne.n	8004626 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004612:	f043 0220 	orr.w	r2, r3, #32
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e007      	b.n	8004636 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004630:	2b80      	cmp	r3, #128	; 0x80
 8004632:	d1ca      	bne.n	80045ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800464a:	e02d      	b.n	80046a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 f88d 	bl	800476c <I2C_IsAcknowledgeFailed>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e02d      	b.n	80046b8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004662:	d021      	beq.n	80046a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004664:	f7fe fb36 	bl	8002cd4 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	429a      	cmp	r2, r3
 8004672:	d302      	bcc.n	800467a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d116      	bne.n	80046a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004694:	f043 0220 	orr.w	r2, r3, #32
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e007      	b.n	80046b8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d1ca      	bne.n	800464c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046cc:	e042      	b.n	8004754 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	f003 0310 	and.w	r3, r3, #16
 80046d8:	2b10      	cmp	r3, #16
 80046da:	d119      	bne.n	8004710 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f06f 0210 	mvn.w	r2, #16
 80046e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e029      	b.n	8004764 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004710:	f7fe fae0 	bl	8002cd4 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	429a      	cmp	r2, r3
 800471e:	d302      	bcc.n	8004726 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d116      	bne.n	8004754 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	f043 0220 	orr.w	r2, r3, #32
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e007      	b.n	8004764 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475e:	2b40      	cmp	r3, #64	; 0x40
 8004760:	d1b5      	bne.n	80046ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004782:	d11b      	bne.n	80047bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800478c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a8:	f043 0204 	orr.w	r2, r3, #4
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e000      	b.n	80047be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
	...

080047cc <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80047d2:	4b06      	ldr	r3, [pc, #24]	; (80047ec <HAL_PWR_EnableBkUpAccess+0x20>)
 80047d4:	2201      	movs	r2, #1
 80047d6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80047d8:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <HAL_PWR_EnableBkUpAccess+0x24>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80047de:	687b      	ldr	r3, [r7, #4]
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr
 80047ec:	420e0020 	.word	0x420e0020
 80047f0:	40007000 	.word	0x40007000

080047f4 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80047fa:	4b06      	ldr	r3, [pc, #24]	; (8004814 <HAL_PWR_DisableBkUpAccess+0x20>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <HAL_PWR_DisableBkUpAccess+0x24>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004806:	687b      	ldr	r3, [r7, #4]
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	420e0020 	.word	0x420e0020
 8004818:	40007000 	.word	0x40007000

0800481c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e267      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d075      	beq.n	8004926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800483a:	4b88      	ldr	r3, [pc, #544]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 030c 	and.w	r3, r3, #12
 8004842:	2b04      	cmp	r3, #4
 8004844:	d00c      	beq.n	8004860 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004846:	4b85      	ldr	r3, [pc, #532]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800484e:	2b08      	cmp	r3, #8
 8004850:	d112      	bne.n	8004878 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004852:	4b82      	ldr	r3, [pc, #520]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800485e:	d10b      	bne.n	8004878 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004860:	4b7e      	ldr	r3, [pc, #504]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d05b      	beq.n	8004924 <HAL_RCC_OscConfig+0x108>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d157      	bne.n	8004924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e242      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004880:	d106      	bne.n	8004890 <HAL_RCC_OscConfig+0x74>
 8004882:	4b76      	ldr	r3, [pc, #472]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a75      	ldr	r2, [pc, #468]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	e01d      	b.n	80048cc <HAL_RCC_OscConfig+0xb0>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004898:	d10c      	bne.n	80048b4 <HAL_RCC_OscConfig+0x98>
 800489a:	4b70      	ldr	r3, [pc, #448]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a6f      	ldr	r2, [pc, #444]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	4b6d      	ldr	r3, [pc, #436]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a6c      	ldr	r2, [pc, #432]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	e00b      	b.n	80048cc <HAL_RCC_OscConfig+0xb0>
 80048b4:	4b69      	ldr	r3, [pc, #420]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a68      	ldr	r2, [pc, #416]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048be:	6013      	str	r3, [r2, #0]
 80048c0:	4b66      	ldr	r3, [pc, #408]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a65      	ldr	r2, [pc, #404]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d013      	beq.n	80048fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d4:	f7fe f9fe 	bl	8002cd4 <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048dc:	f7fe f9fa 	bl	8002cd4 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b64      	cmp	r3, #100	; 0x64
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e207      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b5b      	ldr	r3, [pc, #364]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d0f0      	beq.n	80048dc <HAL_RCC_OscConfig+0xc0>
 80048fa:	e014      	b.n	8004926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fc:	f7fe f9ea 	bl	8002cd4 <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004904:	f7fe f9e6 	bl	8002cd4 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b64      	cmp	r3, #100	; 0x64
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e1f3      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004916:	4b51      	ldr	r3, [pc, #324]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1f0      	bne.n	8004904 <HAL_RCC_OscConfig+0xe8>
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d063      	beq.n	80049fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004932:	4b4a      	ldr	r3, [pc, #296]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 030c 	and.w	r3, r3, #12
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00b      	beq.n	8004956 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800493e:	4b47      	ldr	r3, [pc, #284]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004946:	2b08      	cmp	r3, #8
 8004948:	d11c      	bne.n	8004984 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800494a:	4b44      	ldr	r3, [pc, #272]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d116      	bne.n	8004984 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004956:	4b41      	ldr	r3, [pc, #260]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d005      	beq.n	800496e <HAL_RCC_OscConfig+0x152>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d001      	beq.n	800496e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e1c7      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800496e:	4b3b      	ldr	r3, [pc, #236]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4937      	ldr	r1, [pc, #220]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 800497e:	4313      	orrs	r3, r2
 8004980:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004982:	e03a      	b.n	80049fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d020      	beq.n	80049ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800498c:	4b34      	ldr	r3, [pc, #208]	; (8004a60 <HAL_RCC_OscConfig+0x244>)
 800498e:	2201      	movs	r2, #1
 8004990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004992:	f7fe f99f 	bl	8002cd4 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800499a:	f7fe f99b 	bl	8002cd4 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e1a8      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ac:	4b2b      	ldr	r3, [pc, #172]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b8:	4b28      	ldr	r3, [pc, #160]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	4925      	ldr	r1, [pc, #148]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	600b      	str	r3, [r1, #0]
 80049cc:	e015      	b.n	80049fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ce:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <HAL_RCC_OscConfig+0x244>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d4:	f7fe f97e 	bl	8002cd4 <HAL_GetTick>
 80049d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049da:	e008      	b.n	80049ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049dc:	f7fe f97a 	bl	8002cd4 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d901      	bls.n	80049ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e187      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ee:	4b1b      	ldr	r3, [pc, #108]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1f0      	bne.n	80049dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0308 	and.w	r3, r3, #8
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d036      	beq.n	8004a74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d016      	beq.n	8004a3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a0e:	4b15      	ldr	r3, [pc, #84]	; (8004a64 <HAL_RCC_OscConfig+0x248>)
 8004a10:	2201      	movs	r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a14:	f7fe f95e 	bl	8002cd4 <HAL_GetTick>
 8004a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1a:	e008      	b.n	8004a2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a1c:	f7fe f95a 	bl	8002cd4 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e167      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a2e:	4b0b      	ldr	r3, [pc, #44]	; (8004a5c <HAL_RCC_OscConfig+0x240>)
 8004a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d0f0      	beq.n	8004a1c <HAL_RCC_OscConfig+0x200>
 8004a3a:	e01b      	b.n	8004a74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a3c:	4b09      	ldr	r3, [pc, #36]	; (8004a64 <HAL_RCC_OscConfig+0x248>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a42:	f7fe f947 	bl	8002cd4 <HAL_GetTick>
 8004a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a48:	e00e      	b.n	8004a68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a4a:	f7fe f943 	bl	8002cd4 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d907      	bls.n	8004a68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e150      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	42470000 	.word	0x42470000
 8004a64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a68:	4b88      	ldr	r3, [pc, #544]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004a6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1ea      	bne.n	8004a4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0304 	and.w	r3, r3, #4
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 8097 	beq.w	8004bb0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a82:	2300      	movs	r3, #0
 8004a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a86:	4b81      	ldr	r3, [pc, #516]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10f      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a92:	2300      	movs	r3, #0
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	4b7d      	ldr	r3, [pc, #500]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	4a7c      	ldr	r2, [pc, #496]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8004aa2:	4b7a      	ldr	r3, [pc, #488]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aaa:	60bb      	str	r3, [r7, #8]
 8004aac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab2:	4b77      	ldr	r3, [pc, #476]	; (8004c90 <HAL_RCC_OscConfig+0x474>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d118      	bne.n	8004af0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004abe:	4b74      	ldr	r3, [pc, #464]	; (8004c90 <HAL_RCC_OscConfig+0x474>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a73      	ldr	r2, [pc, #460]	; (8004c90 <HAL_RCC_OscConfig+0x474>)
 8004ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ac8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aca:	f7fe f903 	bl	8002cd4 <HAL_GetTick>
 8004ace:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ad2:	f7fe f8ff 	bl	8002cd4 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e10c      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae4:	4b6a      	ldr	r3, [pc, #424]	; (8004c90 <HAL_RCC_OscConfig+0x474>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0f0      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d106      	bne.n	8004b06 <HAL_RCC_OscConfig+0x2ea>
 8004af8:	4b64      	ldr	r3, [pc, #400]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afc:	4a63      	ldr	r2, [pc, #396]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004afe:	f043 0301 	orr.w	r3, r3, #1
 8004b02:	6713      	str	r3, [r2, #112]	; 0x70
 8004b04:	e01c      	b.n	8004b40 <HAL_RCC_OscConfig+0x324>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	2b05      	cmp	r3, #5
 8004b0c:	d10c      	bne.n	8004b28 <HAL_RCC_OscConfig+0x30c>
 8004b0e:	4b5f      	ldr	r3, [pc, #380]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b12:	4a5e      	ldr	r2, [pc, #376]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b14:	f043 0304 	orr.w	r3, r3, #4
 8004b18:	6713      	str	r3, [r2, #112]	; 0x70
 8004b1a:	4b5c      	ldr	r3, [pc, #368]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1e:	4a5b      	ldr	r2, [pc, #364]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b20:	f043 0301 	orr.w	r3, r3, #1
 8004b24:	6713      	str	r3, [r2, #112]	; 0x70
 8004b26:	e00b      	b.n	8004b40 <HAL_RCC_OscConfig+0x324>
 8004b28:	4b58      	ldr	r3, [pc, #352]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2c:	4a57      	ldr	r2, [pc, #348]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b2e:	f023 0301 	bic.w	r3, r3, #1
 8004b32:	6713      	str	r3, [r2, #112]	; 0x70
 8004b34:	4b55      	ldr	r3, [pc, #340]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b38:	4a54      	ldr	r2, [pc, #336]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b3a:	f023 0304 	bic.w	r3, r3, #4
 8004b3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d015      	beq.n	8004b74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b48:	f7fe f8c4 	bl	8002cd4 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b4e:	e00a      	b.n	8004b66 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b50:	f7fe f8c0 	bl	8002cd4 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e0cb      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b66:	4b49      	ldr	r3, [pc, #292]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0ee      	beq.n	8004b50 <HAL_RCC_OscConfig+0x334>
 8004b72:	e014      	b.n	8004b9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b74:	f7fe f8ae 	bl	8002cd4 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b7c:	f7fe f8aa 	bl	8002cd4 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e0b5      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b92:	4b3e      	ldr	r3, [pc, #248]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1ee      	bne.n	8004b7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b9e:	7dfb      	ldrb	r3, [r7, #23]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d105      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ba4:	4b39      	ldr	r3, [pc, #228]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	4a38      	ldr	r2, [pc, #224]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004baa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 80a1 	beq.w	8004cfc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bba:	4b34      	ldr	r3, [pc, #208]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 030c 	and.w	r3, r3, #12
 8004bc2:	2b08      	cmp	r3, #8
 8004bc4:	d05c      	beq.n	8004c80 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d141      	bne.n	8004c52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bce:	4b31      	ldr	r3, [pc, #196]	; (8004c94 <HAL_RCC_OscConfig+0x478>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd4:	f7fe f87e 	bl	8002cd4 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bdc:	f7fe f87a 	bl	8002cd4 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e087      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bee:	4b27      	ldr	r3, [pc, #156]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69da      	ldr	r2, [r3, #28]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	431a      	orrs	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	019b      	lsls	r3, r3, #6
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c10:	085b      	lsrs	r3, r3, #1
 8004c12:	3b01      	subs	r3, #1
 8004c14:	041b      	lsls	r3, r3, #16
 8004c16:	431a      	orrs	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1c:	061b      	lsls	r3, r3, #24
 8004c1e:	491b      	ldr	r1, [pc, #108]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c24:	4b1b      	ldr	r3, [pc, #108]	; (8004c94 <HAL_RCC_OscConfig+0x478>)
 8004c26:	2201      	movs	r2, #1
 8004c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2a:	f7fe f853 	bl	8002cd4 <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c30:	e008      	b.n	8004c44 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c32:	f7fe f84f 	bl	8002cd4 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e05c      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c44:	4b11      	ldr	r3, [pc, #68]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0f0      	beq.n	8004c32 <HAL_RCC_OscConfig+0x416>
 8004c50:	e054      	b.n	8004cfc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c52:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <HAL_RCC_OscConfig+0x478>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe f83c 	bl	8002cd4 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c60:	f7fe f838 	bl	8002cd4 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e045      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <HAL_RCC_OscConfig+0x470>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x444>
 8004c7e:	e03d      	b.n	8004cfc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d107      	bne.n	8004c98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e038      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	40007000 	.word	0x40007000
 8004c94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c98:	4b1b      	ldr	r3, [pc, #108]	; (8004d08 <HAL_RCC_OscConfig+0x4ec>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d028      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d121      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d11a      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cc8:	4013      	ands	r3, r2
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d111      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d107      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800

08004d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0cc      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d20:	4b68      	ldr	r3, [pc, #416]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d90c      	bls.n	8004d48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d2e:	4b65      	ldr	r3, [pc, #404]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	b2d2      	uxtb	r2, r2
 8004d34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d36:	4b63      	ldr	r3, [pc, #396]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	683a      	ldr	r2, [r7, #0]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d001      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e0b8      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d020      	beq.n	8004d96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d60:	4b59      	ldr	r3, [pc, #356]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	4a58      	ldr	r2, [pc, #352]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0308 	and.w	r3, r3, #8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d78:	4b53      	ldr	r3, [pc, #332]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	4a52      	ldr	r2, [pc, #328]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d84:	4b50      	ldr	r3, [pc, #320]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	494d      	ldr	r1, [pc, #308]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d044      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d107      	bne.n	8004dba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004daa:	4b47      	ldr	r3, [pc, #284]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d119      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e07f      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d003      	beq.n	8004dca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dc6:	2b03      	cmp	r3, #3
 8004dc8:	d107      	bne.n	8004dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dca:	4b3f      	ldr	r3, [pc, #252]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e06f      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dda:	4b3b      	ldr	r3, [pc, #236]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e067      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dea:	4b37      	ldr	r3, [pc, #220]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f023 0203 	bic.w	r2, r3, #3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4934      	ldr	r1, [pc, #208]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dfc:	f7fd ff6a 	bl	8002cd4 <HAL_GetTick>
 8004e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e02:	e00a      	b.n	8004e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e04:	f7fd ff66 	bl	8002cd4 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e04f      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1a:	4b2b      	ldr	r3, [pc, #172]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 020c 	and.w	r2, r3, #12
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d1eb      	bne.n	8004e04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e2c:	4b25      	ldr	r3, [pc, #148]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d20c      	bcs.n	8004e54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3a:	4b22      	ldr	r3, [pc, #136]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e42:	4b20      	ldr	r3, [pc, #128]	; (8004ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d001      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e032      	b.n	8004eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d008      	beq.n	8004e72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e60:	4b19      	ldr	r3, [pc, #100]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	4916      	ldr	r1, [pc, #88]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0308 	and.w	r3, r3, #8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d009      	beq.n	8004e92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e7e:	4b12      	ldr	r3, [pc, #72]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	490e      	ldr	r1, [pc, #56]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e92:	f000 f821 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 8004e96:	4602      	mov	r2, r0
 8004e98:	4b0b      	ldr	r3, [pc, #44]	; (8004ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	490a      	ldr	r1, [pc, #40]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004ea4:	5ccb      	ldrb	r3, [r1, r3]
 8004ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eaa:	4a09      	ldr	r2, [pc, #36]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004eae:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7fd fd30 	bl	8002918 <HAL_InitTick>

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40023c00 	.word	0x40023c00
 8004ec8:	40023800 	.word	0x40023800
 8004ecc:	0800db38 	.word	0x0800db38
 8004ed0:	20000020 	.word	0x20000020
 8004ed4:	20000024 	.word	0x20000024

08004ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004edc:	b090      	sub	sp, #64	; 0x40
 8004ede:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ee8:	2300      	movs	r3, #0
 8004eea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ef0:	4b59      	ldr	r3, [pc, #356]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f003 030c 	and.w	r3, r3, #12
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	d00d      	beq.n	8004f18 <HAL_RCC_GetSysClockFreq+0x40>
 8004efc:	2b08      	cmp	r3, #8
 8004efe:	f200 80a1 	bhi.w	8005044 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d002      	beq.n	8004f0c <HAL_RCC_GetSysClockFreq+0x34>
 8004f06:	2b04      	cmp	r3, #4
 8004f08:	d003      	beq.n	8004f12 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f0a:	e09b      	b.n	8005044 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f0c:	4b53      	ldr	r3, [pc, #332]	; (800505c <HAL_RCC_GetSysClockFreq+0x184>)
 8004f0e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004f10:	e09b      	b.n	800504a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f12:	4b53      	ldr	r3, [pc, #332]	; (8005060 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f14:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f16:	e098      	b.n	800504a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f18:	4b4f      	ldr	r3, [pc, #316]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f20:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f22:	4b4d      	ldr	r3, [pc, #308]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d028      	beq.n	8004f80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f2e:	4b4a      	ldr	r3, [pc, #296]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	099b      	lsrs	r3, r3, #6
 8004f34:	2200      	movs	r2, #0
 8004f36:	623b      	str	r3, [r7, #32]
 8004f38:	627a      	str	r2, [r7, #36]	; 0x24
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f40:	2100      	movs	r1, #0
 8004f42:	4b47      	ldr	r3, [pc, #284]	; (8005060 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f44:	fb03 f201 	mul.w	r2, r3, r1
 8004f48:	2300      	movs	r3, #0
 8004f4a:	fb00 f303 	mul.w	r3, r0, r3
 8004f4e:	4413      	add	r3, r2
 8004f50:	4a43      	ldr	r2, [pc, #268]	; (8005060 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f52:	fba0 1202 	umull	r1, r2, r0, r2
 8004f56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f58:	460a      	mov	r2, r1
 8004f5a:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f5e:	4413      	add	r3, r2
 8004f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f64:	2200      	movs	r2, #0
 8004f66:	61bb      	str	r3, [r7, #24]
 8004f68:	61fa      	str	r2, [r7, #28]
 8004f6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004f72:	f7fb fe69 	bl	8000c48 <__aeabi_uldivmod>
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f7e:	e053      	b.n	8005028 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f80:	4b35      	ldr	r3, [pc, #212]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	099b      	lsrs	r3, r3, #6
 8004f86:	2200      	movs	r2, #0
 8004f88:	613b      	str	r3, [r7, #16]
 8004f8a:	617a      	str	r2, [r7, #20]
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f92:	f04f 0b00 	mov.w	fp, #0
 8004f96:	4652      	mov	r2, sl
 8004f98:	465b      	mov	r3, fp
 8004f9a:	f04f 0000 	mov.w	r0, #0
 8004f9e:	f04f 0100 	mov.w	r1, #0
 8004fa2:	0159      	lsls	r1, r3, #5
 8004fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fa8:	0150      	lsls	r0, r2, #5
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	ebb2 080a 	subs.w	r8, r2, sl
 8004fb2:	eb63 090b 	sbc.w	r9, r3, fp
 8004fb6:	f04f 0200 	mov.w	r2, #0
 8004fba:	f04f 0300 	mov.w	r3, #0
 8004fbe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004fc2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004fc6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004fca:	ebb2 0408 	subs.w	r4, r2, r8
 8004fce:	eb63 0509 	sbc.w	r5, r3, r9
 8004fd2:	f04f 0200 	mov.w	r2, #0
 8004fd6:	f04f 0300 	mov.w	r3, #0
 8004fda:	00eb      	lsls	r3, r5, #3
 8004fdc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fe0:	00e2      	lsls	r2, r4, #3
 8004fe2:	4614      	mov	r4, r2
 8004fe4:	461d      	mov	r5, r3
 8004fe6:	eb14 030a 	adds.w	r3, r4, sl
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	eb45 030b 	adc.w	r3, r5, fp
 8004ff0:	607b      	str	r3, [r7, #4]
 8004ff2:	f04f 0200 	mov.w	r2, #0
 8004ff6:	f04f 0300 	mov.w	r3, #0
 8004ffa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ffe:	4629      	mov	r1, r5
 8005000:	028b      	lsls	r3, r1, #10
 8005002:	4621      	mov	r1, r4
 8005004:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005008:	4621      	mov	r1, r4
 800500a:	028a      	lsls	r2, r1, #10
 800500c:	4610      	mov	r0, r2
 800500e:	4619      	mov	r1, r3
 8005010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005012:	2200      	movs	r2, #0
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	60fa      	str	r2, [r7, #12]
 8005018:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800501c:	f7fb fe14 	bl	8000c48 <__aeabi_uldivmod>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4613      	mov	r3, r2
 8005026:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005028:	4b0b      	ldr	r3, [pc, #44]	; (8005058 <HAL_RCC_GetSysClockFreq+0x180>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	0c1b      	lsrs	r3, r3, #16
 800502e:	f003 0303 	and.w	r3, r3, #3
 8005032:	3301      	adds	r3, #1
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005038:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800503a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005040:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005042:	e002      	b.n	800504a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005044:	4b05      	ldr	r3, [pc, #20]	; (800505c <HAL_RCC_GetSysClockFreq+0x184>)
 8005046:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005048:	bf00      	nop
    }
  }
  return sysclockfreq;
 800504a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800504c:	4618      	mov	r0, r3
 800504e:	3740      	adds	r7, #64	; 0x40
 8005050:	46bd      	mov	sp, r7
 8005052:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005056:	bf00      	nop
 8005058:	40023800 	.word	0x40023800
 800505c:	00f42400 	.word	0x00f42400
 8005060:	017d7840 	.word	0x017d7840

08005064 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005068:	4b03      	ldr	r3, [pc, #12]	; (8005078 <HAL_RCC_GetHCLKFreq+0x14>)
 800506a:	681b      	ldr	r3, [r3, #0]
}
 800506c:	4618      	mov	r0, r3
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	20000020 	.word	0x20000020

0800507c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005080:	f7ff fff0 	bl	8005064 <HAL_RCC_GetHCLKFreq>
 8005084:	4602      	mov	r2, r0
 8005086:	4b05      	ldr	r3, [pc, #20]	; (800509c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	0a9b      	lsrs	r3, r3, #10
 800508c:	f003 0307 	and.w	r3, r3, #7
 8005090:	4903      	ldr	r1, [pc, #12]	; (80050a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005092:	5ccb      	ldrb	r3, [r1, r3]
 8005094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005098:	4618      	mov	r0, r3
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40023800 	.word	0x40023800
 80050a0:	0800db48 	.word	0x0800db48

080050a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050a8:	f7ff ffdc 	bl	8005064 <HAL_RCC_GetHCLKFreq>
 80050ac:	4602      	mov	r2, r0
 80050ae:	4b05      	ldr	r3, [pc, #20]	; (80050c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	0b5b      	lsrs	r3, r3, #13
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	4903      	ldr	r1, [pc, #12]	; (80050c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ba:	5ccb      	ldrb	r3, [r1, r3]
 80050bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40023800 	.word	0x40023800
 80050c8:	0800db48 	.word	0x0800db48

080050cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	220f      	movs	r2, #15
 80050da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050dc:	4b12      	ldr	r3, [pc, #72]	; (8005128 <HAL_RCC_GetClockConfig+0x5c>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 0203 	and.w	r2, r3, #3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050e8:	4b0f      	ldr	r3, [pc, #60]	; (8005128 <HAL_RCC_GetClockConfig+0x5c>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050f4:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <HAL_RCC_GetClockConfig+0x5c>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005100:	4b09      	ldr	r3, [pc, #36]	; (8005128 <HAL_RCC_GetClockConfig+0x5c>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	08db      	lsrs	r3, r3, #3
 8005106:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800510e:	4b07      	ldr	r3, [pc, #28]	; (800512c <HAL_RCC_GetClockConfig+0x60>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0207 	and.w	r2, r3, #7
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	601a      	str	r2, [r3, #0]
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40023800 	.word	0x40023800
 800512c:	40023c00 	.word	0x40023c00

08005130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e041      	b.n	80051c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fd fa5c 	bl	8002614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3304      	adds	r3, #4
 800516c:	4619      	mov	r1, r3
 800516e:	4610      	mov	r0, r2
 8005170:	f000 fdce 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
	...

080051d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d001      	beq.n	80051e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e04e      	b.n	8005286 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68da      	ldr	r2, [r3, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0201 	orr.w	r2, r2, #1
 80051fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a23      	ldr	r2, [pc, #140]	; (8005294 <HAL_TIM_Base_Start_IT+0xc4>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d022      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005212:	d01d      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a1f      	ldr	r2, [pc, #124]	; (8005298 <HAL_TIM_Base_Start_IT+0xc8>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d018      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a1e      	ldr	r2, [pc, #120]	; (800529c <HAL_TIM_Base_Start_IT+0xcc>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d013      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a1c      	ldr	r2, [pc, #112]	; (80052a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00e      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a1b      	ldr	r2, [pc, #108]	; (80052a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d009      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d004      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x80>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a18      	ldr	r2, [pc, #96]	; (80052ac <HAL_TIM_Base_Start_IT+0xdc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d111      	bne.n	8005274 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b06      	cmp	r3, #6
 8005260:	d010      	beq.n	8005284 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f042 0201 	orr.w	r2, r2, #1
 8005270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005272:	e007      	b.n	8005284 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f042 0201 	orr.w	r2, r2, #1
 8005282:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40010000 	.word	0x40010000
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800
 80052a0:	40000c00 	.word	0x40000c00
 80052a4:	40010400 	.word	0x40010400
 80052a8:	40014000 	.word	0x40014000
 80052ac:	40001800 	.word	0x40001800

080052b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e041      	b.n	8005346 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d106      	bne.n	80052dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f839 	bl	800534e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3304      	adds	r3, #4
 80052ec:	4619      	mov	r1, r3
 80052ee:	4610      	mov	r0, r2
 80052f0:	f000 fd0e 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005356:	bf00      	nop
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
	...

08005364 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d109      	bne.n	8005388 <HAL_TIM_PWM_Start+0x24>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	bf14      	ite	ne
 8005380:	2301      	movne	r3, #1
 8005382:	2300      	moveq	r3, #0
 8005384:	b2db      	uxtb	r3, r3
 8005386:	e022      	b.n	80053ce <HAL_TIM_PWM_Start+0x6a>
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	2b04      	cmp	r3, #4
 800538c:	d109      	bne.n	80053a2 <HAL_TIM_PWM_Start+0x3e>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b01      	cmp	r3, #1
 8005398:	bf14      	ite	ne
 800539a:	2301      	movne	r3, #1
 800539c:	2300      	moveq	r3, #0
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	e015      	b.n	80053ce <HAL_TIM_PWM_Start+0x6a>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d109      	bne.n	80053bc <HAL_TIM_PWM_Start+0x58>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	bf14      	ite	ne
 80053b4:	2301      	movne	r3, #1
 80053b6:	2300      	moveq	r3, #0
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	e008      	b.n	80053ce <HAL_TIM_PWM_Start+0x6a>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	bf14      	ite	ne
 80053c8:	2301      	movne	r3, #1
 80053ca:	2300      	moveq	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e07c      	b.n	80054d0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <HAL_TIM_PWM_Start+0x82>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053e4:	e013      	b.n	800540e <HAL_TIM_PWM_Start+0xaa>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	2b04      	cmp	r3, #4
 80053ea:	d104      	bne.n	80053f6 <HAL_TIM_PWM_Start+0x92>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053f4:	e00b      	b.n	800540e <HAL_TIM_PWM_Start+0xaa>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b08      	cmp	r3, #8
 80053fa:	d104      	bne.n	8005406 <HAL_TIM_PWM_Start+0xa2>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005404:	e003      	b.n	800540e <HAL_TIM_PWM_Start+0xaa>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2202      	movs	r2, #2
 800540a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2201      	movs	r2, #1
 8005414:	6839      	ldr	r1, [r7, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f000 ff64 	bl	80062e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a2d      	ldr	r2, [pc, #180]	; (80054d8 <HAL_TIM_PWM_Start+0x174>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d004      	beq.n	8005430 <HAL_TIM_PWM_Start+0xcc>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a2c      	ldr	r2, [pc, #176]	; (80054dc <HAL_TIM_PWM_Start+0x178>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d101      	bne.n	8005434 <HAL_TIM_PWM_Start+0xd0>
 8005430:	2301      	movs	r3, #1
 8005432:	e000      	b.n	8005436 <HAL_TIM_PWM_Start+0xd2>
 8005434:	2300      	movs	r3, #0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d007      	beq.n	800544a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005448:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a22      	ldr	r2, [pc, #136]	; (80054d8 <HAL_TIM_PWM_Start+0x174>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d022      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545c:	d01d      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a1f      	ldr	r2, [pc, #124]	; (80054e0 <HAL_TIM_PWM_Start+0x17c>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d018      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a1d      	ldr	r2, [pc, #116]	; (80054e4 <HAL_TIM_PWM_Start+0x180>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d013      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1c      	ldr	r2, [pc, #112]	; (80054e8 <HAL_TIM_PWM_Start+0x184>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00e      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a16      	ldr	r2, [pc, #88]	; (80054dc <HAL_TIM_PWM_Start+0x178>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d009      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a18      	ldr	r2, [pc, #96]	; (80054ec <HAL_TIM_PWM_Start+0x188>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d004      	beq.n	800549a <HAL_TIM_PWM_Start+0x136>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a16      	ldr	r2, [pc, #88]	; (80054f0 <HAL_TIM_PWM_Start+0x18c>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d111      	bne.n	80054be <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2b06      	cmp	r3, #6
 80054aa:	d010      	beq.n	80054ce <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f042 0201 	orr.w	r2, r2, #1
 80054ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054bc:	e007      	b.n	80054ce <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f042 0201 	orr.w	r2, r2, #1
 80054cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40010000 	.word	0x40010000
 80054dc:	40010400 	.word	0x40010400
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00
 80054ec:	40014000 	.word	0x40014000
 80054f0:	40001800 	.word	0x40001800

080054f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e097      	b.n	8005638 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d106      	bne.n	8005522 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7fd f8d7 	bl	80026d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2202      	movs	r2, #2
 8005526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005538:	f023 0307 	bic.w	r3, r3, #7
 800553c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3304      	adds	r3, #4
 8005546:	4619      	mov	r1, r3
 8005548:	4610      	mov	r0, r2
 800554a:	f000 fbe1 	bl	8005d10 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	021b      	lsls	r3, r3, #8
 8005586:	4313      	orrs	r3, r2
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4313      	orrs	r3, r2
 800558c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005594:	f023 030c 	bic.w	r3, r3, #12
 8005598:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	021b      	lsls	r3, r3, #8
 80055b0:	4313      	orrs	r3, r2
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	691b      	ldr	r3, [r3, #16]
 80055bc:	011a      	lsls	r2, r3, #4
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	031b      	lsls	r3, r3, #12
 80055c4:	4313      	orrs	r3, r2
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80055d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80055da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	4313      	orrs	r3, r2
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005650:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005658:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005660:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005668:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d110      	bne.n	8005692 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d102      	bne.n	800567c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005676:	7b7b      	ldrb	r3, [r7, #13]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d001      	beq.n	8005680 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e089      	b.n	8005794 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005690:	e031      	b.n	80056f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b04      	cmp	r3, #4
 8005696:	d110      	bne.n	80056ba <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005698:	7bbb      	ldrb	r3, [r7, #14]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d102      	bne.n	80056a4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800569e:	7b3b      	ldrb	r3, [r7, #12]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d001      	beq.n	80056a8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e075      	b.n	8005794 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2202      	movs	r2, #2
 80056ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056b8:	e01d      	b.n	80056f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d108      	bne.n	80056d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056c0:	7bbb      	ldrb	r3, [r7, #14]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d105      	bne.n	80056d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056c6:	7b7b      	ldrb	r3, [r7, #13]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d102      	bne.n	80056d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80056cc:	7b3b      	ldrb	r3, [r7, #12]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d001      	beq.n	80056d6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e05e      	b.n	8005794 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2202      	movs	r2, #2
 80056da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2202      	movs	r2, #2
 80056e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2202      	movs	r2, #2
 80056ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2202      	movs	r2, #2
 80056f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d003      	beq.n	8005704 <HAL_TIM_Encoder_Start_IT+0xc4>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d010      	beq.n	8005724 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005702:	e01f      	b.n	8005744 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2201      	movs	r2, #1
 800570a:	2100      	movs	r1, #0
 800570c:	4618      	mov	r0, r3
 800570e:	f000 fde9 	bl	80062e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0202 	orr.w	r2, r2, #2
 8005720:	60da      	str	r2, [r3, #12]
      break;
 8005722:	e02e      	b.n	8005782 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2201      	movs	r2, #1
 800572a:	2104      	movs	r1, #4
 800572c:	4618      	mov	r0, r3
 800572e:	f000 fdd9 	bl	80062e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68da      	ldr	r2, [r3, #12]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f042 0204 	orr.w	r2, r2, #4
 8005740:	60da      	str	r2, [r3, #12]
      break;
 8005742:	e01e      	b.n	8005782 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2201      	movs	r2, #1
 800574a:	2100      	movs	r1, #0
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fdc9 	bl	80062e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2201      	movs	r2, #1
 8005758:	2104      	movs	r1, #4
 800575a:	4618      	mov	r0, r3
 800575c:	f000 fdc2 	bl	80062e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f042 0202 	orr.w	r2, r2, #2
 800576e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68da      	ldr	r2, [r3, #12]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 0204 	orr.w	r2, r2, #4
 800577e:	60da      	str	r2, [r3, #12]
      break;
 8005780:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3710      	adds	r7, #16
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d122      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d11b      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0202 	mvn.w	r2, #2
 80057c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fa77 	bl	8005cd2 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fa69 	bl	8005cbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 fa7a 	bl	8005ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b04      	cmp	r3, #4
 8005804:	d122      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b04      	cmp	r3, #4
 8005812:	d11b      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0204 	mvn.w	r2, #4
 800581c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2202      	movs	r2, #2
 8005822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fa4d 	bl	8005cd2 <HAL_TIM_IC_CaptureCallback>
 8005838:	e005      	b.n	8005846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fa3f 	bl	8005cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fa50 	bl	8005ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b08      	cmp	r3, #8
 8005858:	d122      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b08      	cmp	r3, #8
 8005866:	d11b      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0208 	mvn.w	r2, #8
 8005870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2204      	movs	r2, #4
 8005876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fa23 	bl	8005cd2 <HAL_TIM_IC_CaptureCallback>
 800588c:	e005      	b.n	800589a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 fa15 	bl	8005cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fa26 	bl	8005ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2b10      	cmp	r3, #16
 80058ac:	d122      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d11b      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0210 	mvn.w	r2, #16
 80058c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2208      	movs	r2, #8
 80058ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f9f9 	bl	8005cd2 <HAL_TIM_IC_CaptureCallback>
 80058e0:	e005      	b.n	80058ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f9eb 	bl	8005cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f9fc 	bl	8005ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d10e      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b01      	cmp	r3, #1
 800590e:	d107      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0201 	mvn.w	r2, #1
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fc fdaa 	bl	8002474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b80      	cmp	r3, #128	; 0x80
 800592c:	d10e      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005938:	2b80      	cmp	r3, #128	; 0x80
 800593a:	d107      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fdca 	bl	80064e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b40      	cmp	r3, #64	; 0x40
 8005958:	d10e      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005964:	2b40      	cmp	r3, #64	; 0x40
 8005966:	d107      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f9c1 	bl	8005cfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b20      	cmp	r3, #32
 8005984:	d10e      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f003 0320 	and.w	r3, r3, #32
 8005990:	2b20      	cmp	r3, #32
 8005992:	d107      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0220 	mvn.w	r2, #32
 800599c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fd94 	bl	80064cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059a4:	bf00      	nop
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d101      	bne.n	80059ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059c6:	2302      	movs	r3, #2
 80059c8:	e0ae      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b0c      	cmp	r3, #12
 80059d6:	f200 809f 	bhi.w	8005b18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059da:	a201      	add	r2, pc, #4	; (adr r2, 80059e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e0:	08005a15 	.word	0x08005a15
 80059e4:	08005b19 	.word	0x08005b19
 80059e8:	08005b19 	.word	0x08005b19
 80059ec:	08005b19 	.word	0x08005b19
 80059f0:	08005a55 	.word	0x08005a55
 80059f4:	08005b19 	.word	0x08005b19
 80059f8:	08005b19 	.word	0x08005b19
 80059fc:	08005b19 	.word	0x08005b19
 8005a00:	08005a97 	.word	0x08005a97
 8005a04:	08005b19 	.word	0x08005b19
 8005a08:	08005b19 	.word	0x08005b19
 8005a0c:	08005b19 	.word	0x08005b19
 8005a10:	08005ad7 	.word	0x08005ad7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68b9      	ldr	r1, [r7, #8]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fa18 	bl	8005e50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0208 	orr.w	r2, r2, #8
 8005a2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	699a      	ldr	r2, [r3, #24]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0204 	bic.w	r2, r2, #4
 8005a3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6999      	ldr	r1, [r3, #24]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	691a      	ldr	r2, [r3, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	619a      	str	r2, [r3, #24]
      break;
 8005a52:	e064      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68b9      	ldr	r1, [r7, #8]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 fa68 	bl	8005f30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699a      	ldr	r2, [r3, #24]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6999      	ldr	r1, [r3, #24]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	021a      	lsls	r2, r3, #8
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	619a      	str	r2, [r3, #24]
      break;
 8005a94:	e043      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fabd 	bl	800601c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69da      	ldr	r2, [r3, #28]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f042 0208 	orr.w	r2, r2, #8
 8005ab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	69da      	ldr	r2, [r3, #28]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0204 	bic.w	r2, r2, #4
 8005ac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	69d9      	ldr	r1, [r3, #28]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	691a      	ldr	r2, [r3, #16]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	61da      	str	r2, [r3, #28]
      break;
 8005ad4:	e023      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 fb11 	bl	8006104 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	69da      	ldr	r2, [r3, #28]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	69d9      	ldr	r1, [r3, #28]
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	021a      	lsls	r2, r3, #8
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	61da      	str	r2, [r3, #28]
      break;
 8005b16:	e002      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_ConfigClockSource+0x1c>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e0b4      	b.n	8005cb6 <HAL_TIM_ConfigClockSource+0x186>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b84:	d03e      	beq.n	8005c04 <HAL_TIM_ConfigClockSource+0xd4>
 8005b86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b8a:	f200 8087 	bhi.w	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b92:	f000 8086 	beq.w	8005ca2 <HAL_TIM_ConfigClockSource+0x172>
 8005b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9a:	d87f      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005b9c:	2b70      	cmp	r3, #112	; 0x70
 8005b9e:	d01a      	beq.n	8005bd6 <HAL_TIM_ConfigClockSource+0xa6>
 8005ba0:	2b70      	cmp	r3, #112	; 0x70
 8005ba2:	d87b      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ba4:	2b60      	cmp	r3, #96	; 0x60
 8005ba6:	d050      	beq.n	8005c4a <HAL_TIM_ConfigClockSource+0x11a>
 8005ba8:	2b60      	cmp	r3, #96	; 0x60
 8005baa:	d877      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bac:	2b50      	cmp	r3, #80	; 0x50
 8005bae:	d03c      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0xfa>
 8005bb0:	2b50      	cmp	r3, #80	; 0x50
 8005bb2:	d873      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bb4:	2b40      	cmp	r3, #64	; 0x40
 8005bb6:	d058      	beq.n	8005c6a <HAL_TIM_ConfigClockSource+0x13a>
 8005bb8:	2b40      	cmp	r3, #64	; 0x40
 8005bba:	d86f      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bbc:	2b30      	cmp	r3, #48	; 0x30
 8005bbe:	d064      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bc0:	2b30      	cmp	r3, #48	; 0x30
 8005bc2:	d86b      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	d060      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d867      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d05c      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bd0:	2b10      	cmp	r3, #16
 8005bd2:	d05a      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bd4:	e062      	b.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6899      	ldr	r1, [r3, #8]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685a      	ldr	r2, [r3, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f000 fb5d 	bl	80062a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005bf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	609a      	str	r2, [r3, #8]
      break;
 8005c02:	e04f      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	6899      	ldr	r1, [r3, #8]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f000 fb46 	bl	80062a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c26:	609a      	str	r2, [r3, #8]
      break;
 8005c28:	e03c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	6859      	ldr	r1, [r3, #4]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f000 faba 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2150      	movs	r1, #80	; 0x50
 8005c42:	4618      	mov	r0, r3
 8005c44:	f000 fb13 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c48:	e02c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	6859      	ldr	r1, [r3, #4]
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f000 fad9 	bl	800620e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2160      	movs	r1, #96	; 0x60
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 fb03 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c68:	e01c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6859      	ldr	r1, [r3, #4]
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	461a      	mov	r2, r3
 8005c78:	f000 fa9a 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2140      	movs	r1, #64	; 0x40
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 faf3 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c88:	e00c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4619      	mov	r1, r3
 8005c94:	4610      	mov	r0, r2
 8005c96:	f000 faea 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c9a:	e003      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005ca0:	e000      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ca2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cc6:	bf00      	nop
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b083      	sub	sp, #12
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cda:	bf00      	nop
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b083      	sub	sp, #12
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a40      	ldr	r2, [pc, #256]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d013      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2e:	d00f      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a3d      	ldr	r2, [pc, #244]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00b      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a3c      	ldr	r2, [pc, #240]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d007      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a3b      	ldr	r2, [pc, #236]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d003      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a3a      	ldr	r2, [pc, #232]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d108      	bne.n	8005d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a2f      	ldr	r2, [pc, #188]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d02b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d70:	d027      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a2c      	ldr	r2, [pc, #176]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d023      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a2b      	ldr	r2, [pc, #172]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d01f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d01b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a29      	ldr	r2, [pc, #164]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d017      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a28      	ldr	r2, [pc, #160]	; (8005e38 <TIM_Base_SetConfig+0x128>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a27      	ldr	r2, [pc, #156]	; (8005e3c <TIM_Base_SetConfig+0x12c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a26      	ldr	r2, [pc, #152]	; (8005e40 <TIM_Base_SetConfig+0x130>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a25      	ldr	r2, [pc, #148]	; (8005e44 <TIM_Base_SetConfig+0x134>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d007      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a24      	ldr	r2, [pc, #144]	; (8005e48 <TIM_Base_SetConfig+0x138>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d003      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a23      	ldr	r2, [pc, #140]	; (8005e4c <TIM_Base_SetConfig+0x13c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d108      	bne.n	8005dd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a0a      	ldr	r2, [pc, #40]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_Base_SetConfig+0xf8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a0c      	ldr	r2, [pc, #48]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d103      	bne.n	8005e10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	615a      	str	r2, [r3, #20]
}
 8005e16:	bf00      	nop
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40010000 	.word	0x40010000
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00
 8005e34:	40010400 	.word	0x40010400
 8005e38:	40014000 	.word	0x40014000
 8005e3c:	40014400 	.word	0x40014400
 8005e40:	40014800 	.word	0x40014800
 8005e44:	40001800 	.word	0x40001800
 8005e48:	40001c00 	.word	0x40001c00
 8005e4c:	40002000 	.word	0x40002000

08005e50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f023 0201 	bic.w	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f023 0302 	bic.w	r3, r3, #2
 8005e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a20      	ldr	r2, [pc, #128]	; (8005f28 <TIM_OC1_SetConfig+0xd8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d003      	beq.n	8005eb4 <TIM_OC1_SetConfig+0x64>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a1f      	ldr	r2, [pc, #124]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d10c      	bne.n	8005ece <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f023 0308 	bic.w	r3, r3, #8
 8005eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f023 0304 	bic.w	r3, r3, #4
 8005ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a15      	ldr	r2, [pc, #84]	; (8005f28 <TIM_OC1_SetConfig+0xd8>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d003      	beq.n	8005ede <TIM_OC1_SetConfig+0x8e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a14      	ldr	r2, [pc, #80]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d111      	bne.n	8005f02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	621a      	str	r2, [r3, #32]
}
 8005f1c:	bf00      	nop
 8005f1e:	371c      	adds	r7, #28
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	40010000 	.word	0x40010000
 8005f2c:	40010400 	.word	0x40010400

08005f30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	f023 0210 	bic.w	r2, r3, #16
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a1b      	ldr	r3, [r3, #32]
 8005f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	021b      	lsls	r3, r3, #8
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f023 0320 	bic.w	r3, r3, #32
 8005f7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a22      	ldr	r2, [pc, #136]	; (8006014 <TIM_OC2_SetConfig+0xe4>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d003      	beq.n	8005f98 <TIM_OC2_SetConfig+0x68>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a21      	ldr	r2, [pc, #132]	; (8006018 <TIM_OC2_SetConfig+0xe8>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d10d      	bne.n	8005fb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	011b      	lsls	r3, r3, #4
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a17      	ldr	r2, [pc, #92]	; (8006014 <TIM_OC2_SetConfig+0xe4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d003      	beq.n	8005fc4 <TIM_OC2_SetConfig+0x94>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a16      	ldr	r2, [pc, #88]	; (8006018 <TIM_OC2_SetConfig+0xe8>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d113      	bne.n	8005fec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	40010000 	.word	0x40010000
 8006018:	40010400 	.word	0x40010400

0800601c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a21      	ldr	r2, [pc, #132]	; (80060fc <TIM_OC3_SetConfig+0xe0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d003      	beq.n	8006082 <TIM_OC3_SetConfig+0x66>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a20      	ldr	r2, [pc, #128]	; (8006100 <TIM_OC3_SetConfig+0xe4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d10d      	bne.n	800609e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006088:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	021b      	lsls	r3, r3, #8
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	4313      	orrs	r3, r2
 8006094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800609c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a16      	ldr	r2, [pc, #88]	; (80060fc <TIM_OC3_SetConfig+0xe0>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d003      	beq.n	80060ae <TIM_OC3_SetConfig+0x92>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a15      	ldr	r2, [pc, #84]	; (8006100 <TIM_OC3_SetConfig+0xe4>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d113      	bne.n	80060d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	621a      	str	r2, [r3, #32]
}
 80060f0:	bf00      	nop
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	40010000 	.word	0x40010000
 8006100:	40010400 	.word	0x40010400

08006104 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800613a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	021b      	lsls	r3, r3, #8
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800614e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	031b      	lsls	r3, r3, #12
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a12      	ldr	r2, [pc, #72]	; (80061a8 <TIM_OC4_SetConfig+0xa4>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_OC4_SetConfig+0x68>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a11      	ldr	r2, [pc, #68]	; (80061ac <TIM_OC4_SetConfig+0xa8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d109      	bne.n	8006180 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006172:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	019b      	lsls	r3, r3, #6
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	621a      	str	r2, [r3, #32]
}
 800619a:	bf00      	nop
 800619c:	371c      	adds	r7, #28
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40010400 	.word	0x40010400

080061b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	f023 0201 	bic.w	r2, r3, #1
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f023 030a 	bic.w	r3, r3, #10
 80061ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	621a      	str	r2, [r3, #32]
}
 8006202:	bf00      	nop
 8006204:	371c      	adds	r7, #28
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800620e:	b480      	push	{r7}
 8006210:	b087      	sub	sp, #28
 8006212:	af00      	add	r7, sp, #0
 8006214:	60f8      	str	r0, [r7, #12]
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	f023 0210 	bic.w	r2, r3, #16
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006238:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	031b      	lsls	r3, r3, #12
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800624a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800626e:	b480      	push	{r7}
 8006270:	b085      	sub	sp, #20
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
 8006276:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006284:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	4313      	orrs	r3, r2
 800628c:	f043 0307 	orr.w	r3, r3, #7
 8006290:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	609a      	str	r2, [r3, #8]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	021a      	lsls	r2, r3, #8
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	431a      	orrs	r2, r3
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	609a      	str	r2, [r3, #8]
}
 80062d8:	bf00      	nop
 80062da:	371c      	adds	r7, #28
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	2201      	movs	r2, #1
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6a1a      	ldr	r2, [r3, #32]
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	43db      	mvns	r3, r3
 8006306:	401a      	ands	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6a1a      	ldr	r2, [r3, #32]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	f003 031f 	and.w	r3, r3, #31
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	431a      	orrs	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
	...

08006330 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006340:	2b01      	cmp	r3, #1
 8006342:	d101      	bne.n	8006348 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006344:	2302      	movs	r3, #2
 8006346:	e05a      	b.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a21      	ldr	r2, [pc, #132]	; (800640c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d022      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006394:	d01d      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1d      	ldr	r2, [pc, #116]	; (8006410 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d018      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1b      	ldr	r2, [pc, #108]	; (8006414 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d013      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1a      	ldr	r2, [pc, #104]	; (8006418 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d00e      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a18      	ldr	r2, [pc, #96]	; (800641c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d009      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a17      	ldr	r2, [pc, #92]	; (8006420 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d004      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a15      	ldr	r2, [pc, #84]	; (8006424 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d10c      	bne.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	40010000 	.word	0x40010000
 8006410:	40000400 	.word	0x40000400
 8006414:	40000800 	.word	0x40000800
 8006418:	40000c00 	.word	0x40000c00
 800641c:	40010400 	.word	0x40010400
 8006420:	40014000 	.word	0x40014000
 8006424:	40001800 	.word	0x40001800

08006428 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006440:	2302      	movs	r3, #2
 8006442:	e03d      	b.n	80064c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	4313      	orrs	r3, r2
 8006458:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	4313      	orrs	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4313      	orrs	r3, r2
 8006482:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	4313      	orrs	r3, r2
 8006490:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	4313      	orrs	r3, r2
 800649e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr

080064e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e03f      	b.n	8006586 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7fc f9ac 	bl	8002878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2224      	movs	r2, #36	; 0x24
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68da      	ldr	r2, [r3, #12]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006536:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fddf 	bl	80070fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	691a      	ldr	r2, [r3, #16]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800654c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	695a      	ldr	r2, [r3, #20]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800655c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800656c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b08a      	sub	sp, #40	; 0x28
 8006592:	af02      	add	r7, sp, #8
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	603b      	str	r3, [r7, #0]
 800659a:	4613      	mov	r3, r2
 800659c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800659e:	2300      	movs	r3, #0
 80065a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b20      	cmp	r3, #32
 80065ac:	d17c      	bne.n	80066a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <HAL_UART_Transmit+0x2c>
 80065b4:	88fb      	ldrh	r3, [r7, #6]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e075      	b.n	80066aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d101      	bne.n	80065cc <HAL_UART_Transmit+0x3e>
 80065c8:	2302      	movs	r3, #2
 80065ca:	e06e      	b.n	80066aa <HAL_UART_Transmit+0x11c>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2221      	movs	r2, #33	; 0x21
 80065de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065e2:	f7fc fb77 	bl	8002cd4 <HAL_GetTick>
 80065e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	88fa      	ldrh	r2, [r7, #6]
 80065ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	88fa      	ldrh	r2, [r7, #6]
 80065f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065fc:	d108      	bne.n	8006610 <HAL_UART_Transmit+0x82>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d104      	bne.n	8006610 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006606:	2300      	movs	r3, #0
 8006608:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	61bb      	str	r3, [r7, #24]
 800660e:	e003      	b.n	8006618 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006614:	2300      	movs	r3, #0
 8006616:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006620:	e02a      	b.n	8006678 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	2200      	movs	r2, #0
 800662a:	2180      	movs	r1, #128	; 0x80
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 fb1f 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d001      	beq.n	800663c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e036      	b.n	80066aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10b      	bne.n	800665a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	461a      	mov	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006650:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	3302      	adds	r3, #2
 8006656:	61bb      	str	r3, [r7, #24]
 8006658:	e007      	b.n	800666a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	781a      	ldrb	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	3301      	adds	r3, #1
 8006668:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1cf      	bne.n	8006622 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2200      	movs	r2, #0
 800668a:	2140      	movs	r1, #64	; 0x40
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 faef 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d001      	beq.n	800669c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e006      	b.n	80066aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2220      	movs	r2, #32
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80066a4:	2300      	movs	r3, #0
 80066a6:	e000      	b.n	80066aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80066a8:	2302      	movs	r3, #2
  }
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3720      	adds	r7, #32
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b084      	sub	sp, #16
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	60f8      	str	r0, [r7, #12]
 80066ba:	60b9      	str	r1, [r7, #8]
 80066bc:	4613      	mov	r3, r2
 80066be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b20      	cmp	r3, #32
 80066ca:	d11d      	bne.n	8006708 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d002      	beq.n	80066d8 <HAL_UART_Receive_IT+0x26>
 80066d2:	88fb      	ldrh	r3, [r7, #6]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e016      	b.n	800670a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d101      	bne.n	80066ea <HAL_UART_Receive_IT+0x38>
 80066e6:	2302      	movs	r3, #2
 80066e8:	e00f      	b.n	800670a <HAL_UART_Receive_IT+0x58>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80066f8:	88fb      	ldrh	r3, [r7, #6]
 80066fa:	461a      	mov	r2, r3
 80066fc:	68b9      	ldr	r1, [r7, #8]
 80066fe:	68f8      	ldr	r0, [r7, #12]
 8006700:	f000 fb24 	bl	8006d4c <UART_Start_Receive_IT>
 8006704:	4603      	mov	r3, r0
 8006706:	e000      	b.n	800670a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006708:	2302      	movs	r3, #2
  }
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b0ba      	sub	sp, #232	; 0xe8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800673a:	2300      	movs	r3, #0
 800673c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006740:	2300      	movs	r3, #0
 8006742:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10f      	bne.n	800677a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800675a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	2b00      	cmp	r3, #0
 8006764:	d009      	beq.n	800677a <HAL_UART_IRQHandler+0x66>
 8006766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fc07 	bl	8006f86 <UART_Receive_IT>
      return;
 8006778:	e256      	b.n	8006c28 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800677a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800677e:	2b00      	cmp	r3, #0
 8006780:	f000 80de 	beq.w	8006940 <HAL_UART_IRQHandler+0x22c>
 8006784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d106      	bne.n	800679e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006794:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 80d1 	beq.w	8006940 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800679e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00b      	beq.n	80067c2 <HAL_UART_IRQHandler+0xae>
 80067aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d005      	beq.n	80067c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	f043 0201 	orr.w	r2, r3, #1
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067c6:	f003 0304 	and.w	r3, r3, #4
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <HAL_UART_IRQHandler+0xd2>
 80067ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d005      	beq.n	80067e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	f043 0202 	orr.w	r2, r3, #2
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00b      	beq.n	800680a <HAL_UART_IRQHandler+0xf6>
 80067f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006802:	f043 0204 	orr.w	r2, r3, #4
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800680a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800680e:	f003 0308 	and.w	r3, r3, #8
 8006812:	2b00      	cmp	r3, #0
 8006814:	d011      	beq.n	800683a <HAL_UART_IRQHandler+0x126>
 8006816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800681a:	f003 0320 	and.w	r3, r3, #32
 800681e:	2b00      	cmp	r3, #0
 8006820:	d105      	bne.n	800682e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006832:	f043 0208 	orr.w	r2, r3, #8
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 81ed 	beq.w	8006c1e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006848:	f003 0320 	and.w	r3, r3, #32
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <HAL_UART_IRQHandler+0x14e>
 8006850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006854:	f003 0320 	and.w	r3, r3, #32
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fb92 	bl	8006f86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800686c:	2b40      	cmp	r3, #64	; 0x40
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687e:	f003 0308 	and.w	r3, r3, #8
 8006882:	2b00      	cmp	r3, #0
 8006884:	d103      	bne.n	800688e <HAL_UART_IRQHandler+0x17a>
 8006886:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800688a:	2b00      	cmp	r3, #0
 800688c:	d04f      	beq.n	800692e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fa9a 	bl	8006dc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689e:	2b40      	cmp	r3, #64	; 0x40
 80068a0:	d141      	bne.n	8006926 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	3314      	adds	r3, #20
 80068a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80068b0:	e853 3f00 	ldrex	r3, [r3]
 80068b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80068b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3314      	adds	r3, #20
 80068ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80068ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80068d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80068da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80068de:	e841 2300 	strex	r3, r2, [r1]
 80068e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80068e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1d9      	bne.n	80068a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d013      	beq.n	800691e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fa:	4a7d      	ldr	r2, [pc, #500]	; (8006af0 <HAL_UART_IRQHandler+0x3dc>)
 80068fc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006902:	4618      	mov	r0, r3
 8006904:	f7fc fdca 	bl	800349c <HAL_DMA_Abort_IT>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d016      	beq.n	800693c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006918:	4610      	mov	r0, r2
 800691a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800691c:	e00e      	b.n	800693c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f990 	bl	8006c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006924:	e00a      	b.n	800693c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f98c 	bl	8006c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800692c:	e006      	b.n	800693c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f988 	bl	8006c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800693a:	e170      	b.n	8006c1e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800693c:	bf00      	nop
    return;
 800693e:	e16e      	b.n	8006c1e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006944:	2b01      	cmp	r3, #1
 8006946:	f040 814a 	bne.w	8006bde <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800694a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800694e:	f003 0310 	and.w	r3, r3, #16
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 8143 	beq.w	8006bde <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800695c:	f003 0310 	and.w	r3, r3, #16
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 813c 	beq.w	8006bde <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006966:	2300      	movs	r3, #0
 8006968:	60bb      	str	r3, [r7, #8]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	60bb      	str	r3, [r7, #8]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	60bb      	str	r3, [r7, #8]
 800697a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006986:	2b40      	cmp	r3, #64	; 0x40
 8006988:	f040 80b4 	bne.w	8006af4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006998:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 8140 	beq.w	8006c22 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069aa:	429a      	cmp	r2, r3
 80069ac:	f080 8139 	bcs.w	8006c22 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069b6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069c2:	f000 8088 	beq.w	8006ad6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	330c      	adds	r3, #12
 80069cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069d4:	e853 3f00 	ldrex	r3, [r3]
 80069d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80069dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	330c      	adds	r3, #12
 80069ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80069f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80069f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80069fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a02:	e841 2300 	strex	r3, r2, [r1]
 8006a06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006a0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1d9      	bne.n	80069c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3314      	adds	r3, #20
 8006a18:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a1c:	e853 3f00 	ldrex	r3, [r3]
 8006a20:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006a22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a24:	f023 0301 	bic.w	r3, r3, #1
 8006a28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3314      	adds	r3, #20
 8006a32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a36:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006a3a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006a3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006a48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e1      	bne.n	8006a12 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3314      	adds	r3, #20
 8006a54:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006a5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3314      	adds	r3, #20
 8006a6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a72:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006a74:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006a78:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006a80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e3      	bne.n	8006a4e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006aa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006aa6:	f023 0310 	bic.w	r3, r3, #16
 8006aaa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006ab8:	65ba      	str	r2, [r7, #88]	; 0x58
 8006aba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006abe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ac0:	e841 2300 	strex	r3, r2, [r1]
 8006ac4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ac6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e3      	bne.n	8006a94 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fc fc73 	bl	80033bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f8b6 	bl	8006c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006aec:	e099      	b.n	8006c22 <HAL_UART_IRQHandler+0x50e>
 8006aee:	bf00      	nop
 8006af0:	08006e8f 	.word	0x08006e8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 808b 	beq.w	8006c26 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006b10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 8086 	beq.w	8006c26 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	330c      	adds	r3, #12
 8006b20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b24:	e853 3f00 	ldrex	r3, [r3]
 8006b28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b30:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006b3e:	647a      	str	r2, [r7, #68]	; 0x44
 8006b40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b46:	e841 2300 	strex	r3, r2, [r1]
 8006b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1e3      	bne.n	8006b1a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	3314      	adds	r3, #20
 8006b58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	e853 3f00 	ldrex	r3, [r3]
 8006b60:	623b      	str	r3, [r7, #32]
   return(result);
 8006b62:	6a3b      	ldr	r3, [r7, #32]
 8006b64:	f023 0301 	bic.w	r3, r3, #1
 8006b68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3314      	adds	r3, #20
 8006b72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006b76:	633a      	str	r2, [r7, #48]	; 0x30
 8006b78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e3      	bne.n	8006b52 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	330c      	adds	r3, #12
 8006b9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	e853 3f00 	ldrex	r3, [r3]
 8006ba6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 0310 	bic.w	r3, r3, #16
 8006bae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	330c      	adds	r3, #12
 8006bb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006bbc:	61fa      	str	r2, [r7, #28]
 8006bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc0:	69b9      	ldr	r1, [r7, #24]
 8006bc2:	69fa      	ldr	r2, [r7, #28]
 8006bc4:	e841 2300 	strex	r3, r2, [r1]
 8006bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e3      	bne.n	8006b98 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f83e 	bl	8006c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006bdc:	e023      	b.n	8006c26 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d009      	beq.n	8006bfe <HAL_UART_IRQHandler+0x4ea>
 8006bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d003      	beq.n	8006bfe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f95d 	bl	8006eb6 <UART_Transmit_IT>
    return;
 8006bfc:	e014      	b.n	8006c28 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00e      	beq.n	8006c28 <HAL_UART_IRQHandler+0x514>
 8006c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d008      	beq.n	8006c28 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f99d 	bl	8006f56 <UART_EndTransmit_IT>
    return;
 8006c1c:	e004      	b.n	8006c28 <HAL_UART_IRQHandler+0x514>
    return;
 8006c1e:	bf00      	nop
 8006c20:	e002      	b.n	8006c28 <HAL_UART_IRQHandler+0x514>
      return;
 8006c22:	bf00      	nop
 8006c24:	e000      	b.n	8006c28 <HAL_UART_IRQHandler+0x514>
      return;
 8006c26:	bf00      	nop
  }
}
 8006c28:	37e8      	adds	r7, #232	; 0xe8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop

08006c30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	460b      	mov	r3, r1
 8006c62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b090      	sub	sp, #64	; 0x40
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	603b      	str	r3, [r7, #0]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c80:	e050      	b.n	8006d24 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c88:	d04c      	beq.n	8006d24 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d007      	beq.n	8006ca0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c90:	f7fc f820 	bl	8002cd4 <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d241      	bcs.n	8006d24 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	330c      	adds	r3, #12
 8006ca6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cc0:	637a      	str	r2, [r7, #52]	; 0x34
 8006cc2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3314      	adds	r3, #20
 8006cda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	e853 3f00 	ldrex	r3, [r3]
 8006ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f023 0301 	bic.w	r3, r3, #1
 8006cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3314      	adds	r3, #20
 8006cf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006cf4:	623a      	str	r2, [r7, #32]
 8006cf6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf8:	69f9      	ldr	r1, [r7, #28]
 8006cfa:	6a3a      	ldr	r2, [r7, #32]
 8006cfc:	e841 2300 	strex	r3, r2, [r1]
 8006d00:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1e5      	bne.n	8006cd4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2220      	movs	r2, #32
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e00f      	b.n	8006d44 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	bf0c      	ite	eq
 8006d34:	2301      	moveq	r3, #1
 8006d36:	2300      	movne	r3, #0
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	79fb      	ldrb	r3, [r7, #7]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d09f      	beq.n	8006c82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3740      	adds	r7, #64	; 0x40
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	4613      	mov	r3, r2
 8006d58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	88fa      	ldrh	r2, [r7, #6]
 8006d64:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	88fa      	ldrh	r2, [r7, #6]
 8006d6a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2222      	movs	r2, #34	; 0x22
 8006d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d007      	beq.n	8006d9a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d98:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	695a      	ldr	r2, [r3, #20]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f042 0201 	orr.w	r2, r2, #1
 8006da8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68da      	ldr	r2, [r3, #12]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f042 0220 	orr.w	r2, r2, #32
 8006db8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b095      	sub	sp, #84	; 0x54
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	330c      	adds	r3, #12
 8006dd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dda:	e853 3f00 	ldrex	r3, [r3]
 8006dde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006de6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	330c      	adds	r3, #12
 8006dee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006df0:	643a      	str	r2, [r7, #64]	; 0x40
 8006df2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006df6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006df8:	e841 2300 	strex	r3, r2, [r1]
 8006dfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1e5      	bne.n	8006dd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3314      	adds	r3, #20
 8006e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f023 0301 	bic.w	r3, r3, #1
 8006e1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3314      	adds	r3, #20
 8006e22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e5      	bne.n	8006e04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d119      	bne.n	8006e74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	330c      	adds	r3, #12
 8006e46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	e853 3f00 	ldrex	r3, [r3]
 8006e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	f023 0310 	bic.w	r3, r3, #16
 8006e56:	647b      	str	r3, [r7, #68]	; 0x44
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	330c      	adds	r3, #12
 8006e5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e60:	61ba      	str	r2, [r7, #24]
 8006e62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6979      	ldr	r1, [r7, #20]
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e5      	bne.n	8006e40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2220      	movs	r2, #32
 8006e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006e82:	bf00      	nop
 8006e84:	3754      	adds	r7, #84	; 0x54
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b084      	sub	sp, #16
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ea8:	68f8      	ldr	r0, [r7, #12]
 8006eaa:	f7ff fecb 	bl	8006c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006eae:	bf00      	nop
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b085      	sub	sp, #20
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b21      	cmp	r3, #33	; 0x21
 8006ec8:	d13e      	bne.n	8006f48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed2:	d114      	bne.n	8006efe <UART_Transmit_IT+0x48>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d110      	bne.n	8006efe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a1b      	ldr	r3, [r3, #32]
 8006ee0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	881b      	ldrh	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ef0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	1c9a      	adds	r2, r3, #2
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	621a      	str	r2, [r3, #32]
 8006efc:	e008      	b.n	8006f10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	1c59      	adds	r1, r3, #1
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	6211      	str	r1, [r2, #32]
 8006f08:	781a      	ldrb	r2, [r3, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10f      	bne.n	8006f44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68da      	ldr	r2, [r3, #12]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	e000      	b.n	8006f4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f48:	2302      	movs	r3, #2
  }
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr

08006f56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b082      	sub	sp, #8
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68da      	ldr	r2, [r3, #12]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2220      	movs	r2, #32
 8006f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff fe5a 	bl	8006c30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3708      	adds	r7, #8
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b08c      	sub	sp, #48	; 0x30
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b22      	cmp	r3, #34	; 0x22
 8006f98:	f040 80ab 	bne.w	80070f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fa4:	d117      	bne.n	8006fd6 <UART_Receive_IT+0x50>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d113      	bne.n	8006fd6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fce:	1c9a      	adds	r2, r3, #2
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	629a      	str	r2, [r3, #40]	; 0x28
 8006fd4:	e026      	b.n	8007024 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fda:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fe8:	d007      	beq.n	8006ffa <UART_Receive_IT+0x74>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <UART_Receive_IT+0x82>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	b2da      	uxtb	r2, r3
 8007002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007004:	701a      	strb	r2, [r3, #0]
 8007006:	e008      	b.n	800701a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007014:	b2da      	uxtb	r2, r3
 8007016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007018:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007028:	b29b      	uxth	r3, r3
 800702a:	3b01      	subs	r3, #1
 800702c:	b29b      	uxth	r3, r3
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	4619      	mov	r1, r3
 8007032:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007034:	2b00      	cmp	r3, #0
 8007036:	d15a      	bne.n	80070ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 0220 	bic.w	r2, r2, #32
 8007046:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68da      	ldr	r2, [r3, #12]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007056:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	695a      	ldr	r2, [r3, #20]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0201 	bic.w	r2, r2, #1
 8007066:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007074:	2b01      	cmp	r3, #1
 8007076:	d135      	bne.n	80070e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	330c      	adds	r3, #12
 8007084:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	e853 3f00 	ldrex	r3, [r3]
 800708c:	613b      	str	r3, [r7, #16]
   return(result);
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f023 0310 	bic.w	r3, r3, #16
 8007094:	627b      	str	r3, [r7, #36]	; 0x24
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	330c      	adds	r3, #12
 800709c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800709e:	623a      	str	r2, [r7, #32]
 80070a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	69f9      	ldr	r1, [r7, #28]
 80070a4:	6a3a      	ldr	r2, [r7, #32]
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e5      	bne.n	800707e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b10      	cmp	r3, #16
 80070be:	d10a      	bne.n	80070d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070c0:	2300      	movs	r3, #0
 80070c2:	60fb      	str	r3, [r7, #12]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	60fb      	str	r3, [r7, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070da:	4619      	mov	r1, r3
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7ff fdbb 	bl	8006c58 <HAL_UARTEx_RxEventCallback>
 80070e2:	e002      	b.n	80070ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7fa fb81 	bl	80017ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	e002      	b.n	80070f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80070ee:	2300      	movs	r3, #0
 80070f0:	e000      	b.n	80070f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80070f2:	2302      	movs	r3, #2
  }
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3730      	adds	r7, #48	; 0x30
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007100:	b0c0      	sub	sp, #256	; 0x100
 8007102:	af00      	add	r7, sp, #0
 8007104:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007118:	68d9      	ldr	r1, [r3, #12]
 800711a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	ea40 0301 	orr.w	r3, r0, r1
 8007124:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800712a:	689a      	ldr	r2, [r3, #8]
 800712c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	431a      	orrs	r2, r3
 8007134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	431a      	orrs	r2, r3
 800713c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007154:	f021 010c 	bic.w	r1, r1, #12
 8007158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007162:	430b      	orrs	r3, r1
 8007164:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007176:	6999      	ldr	r1, [r3, #24]
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	ea40 0301 	orr.w	r3, r0, r1
 8007182:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	4b8f      	ldr	r3, [pc, #572]	; (80073c8 <UART_SetConfig+0x2cc>)
 800718c:	429a      	cmp	r2, r3
 800718e:	d005      	beq.n	800719c <UART_SetConfig+0xa0>
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	4b8d      	ldr	r3, [pc, #564]	; (80073cc <UART_SetConfig+0x2d0>)
 8007198:	429a      	cmp	r2, r3
 800719a:	d104      	bne.n	80071a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800719c:	f7fd ff82 	bl	80050a4 <HAL_RCC_GetPCLK2Freq>
 80071a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071a4:	e003      	b.n	80071ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071a6:	f7fd ff69 	bl	800507c <HAL_RCC_GetPCLK1Freq>
 80071aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071b8:	f040 810c 	bne.w	80073d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071c0:	2200      	movs	r2, #0
 80071c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071ce:	4622      	mov	r2, r4
 80071d0:	462b      	mov	r3, r5
 80071d2:	1891      	adds	r1, r2, r2
 80071d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80071d6:	415b      	adcs	r3, r3
 80071d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80071de:	4621      	mov	r1, r4
 80071e0:	eb12 0801 	adds.w	r8, r2, r1
 80071e4:	4629      	mov	r1, r5
 80071e6:	eb43 0901 	adc.w	r9, r3, r1
 80071ea:	f04f 0200 	mov.w	r2, #0
 80071ee:	f04f 0300 	mov.w	r3, #0
 80071f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071fe:	4690      	mov	r8, r2
 8007200:	4699      	mov	r9, r3
 8007202:	4623      	mov	r3, r4
 8007204:	eb18 0303 	adds.w	r3, r8, r3
 8007208:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800720c:	462b      	mov	r3, r5
 800720e:	eb49 0303 	adc.w	r3, r9, r3
 8007212:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007222:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007226:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800722a:	460b      	mov	r3, r1
 800722c:	18db      	adds	r3, r3, r3
 800722e:	653b      	str	r3, [r7, #80]	; 0x50
 8007230:	4613      	mov	r3, r2
 8007232:	eb42 0303 	adc.w	r3, r2, r3
 8007236:	657b      	str	r3, [r7, #84]	; 0x54
 8007238:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800723c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007240:	f7f9 fd02 	bl	8000c48 <__aeabi_uldivmod>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4b61      	ldr	r3, [pc, #388]	; (80073d0 <UART_SetConfig+0x2d4>)
 800724a:	fba3 2302 	umull	r2, r3, r3, r2
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	011c      	lsls	r4, r3, #4
 8007252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007256:	2200      	movs	r2, #0
 8007258:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800725c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007260:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007264:	4642      	mov	r2, r8
 8007266:	464b      	mov	r3, r9
 8007268:	1891      	adds	r1, r2, r2
 800726a:	64b9      	str	r1, [r7, #72]	; 0x48
 800726c:	415b      	adcs	r3, r3
 800726e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007270:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007274:	4641      	mov	r1, r8
 8007276:	eb12 0a01 	adds.w	sl, r2, r1
 800727a:	4649      	mov	r1, r9
 800727c:	eb43 0b01 	adc.w	fp, r3, r1
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800728c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007294:	4692      	mov	sl, r2
 8007296:	469b      	mov	fp, r3
 8007298:	4643      	mov	r3, r8
 800729a:	eb1a 0303 	adds.w	r3, sl, r3
 800729e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072a2:	464b      	mov	r3, r9
 80072a4:	eb4b 0303 	adc.w	r3, fp, r3
 80072a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072c0:	460b      	mov	r3, r1
 80072c2:	18db      	adds	r3, r3, r3
 80072c4:	643b      	str	r3, [r7, #64]	; 0x40
 80072c6:	4613      	mov	r3, r2
 80072c8:	eb42 0303 	adc.w	r3, r2, r3
 80072cc:	647b      	str	r3, [r7, #68]	; 0x44
 80072ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80072d6:	f7f9 fcb7 	bl	8000c48 <__aeabi_uldivmod>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	4611      	mov	r1, r2
 80072e0:	4b3b      	ldr	r3, [pc, #236]	; (80073d0 <UART_SetConfig+0x2d4>)
 80072e2:	fba3 2301 	umull	r2, r3, r3, r1
 80072e6:	095b      	lsrs	r3, r3, #5
 80072e8:	2264      	movs	r2, #100	; 0x64
 80072ea:	fb02 f303 	mul.w	r3, r2, r3
 80072ee:	1acb      	subs	r3, r1, r3
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80072f6:	4b36      	ldr	r3, [pc, #216]	; (80073d0 <UART_SetConfig+0x2d4>)
 80072f8:	fba3 2302 	umull	r2, r3, r3, r2
 80072fc:	095b      	lsrs	r3, r3, #5
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007304:	441c      	add	r4, r3
 8007306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800730a:	2200      	movs	r2, #0
 800730c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007310:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007314:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007318:	4642      	mov	r2, r8
 800731a:	464b      	mov	r3, r9
 800731c:	1891      	adds	r1, r2, r2
 800731e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007320:	415b      	adcs	r3, r3
 8007322:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007324:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007328:	4641      	mov	r1, r8
 800732a:	1851      	adds	r1, r2, r1
 800732c:	6339      	str	r1, [r7, #48]	; 0x30
 800732e:	4649      	mov	r1, r9
 8007330:	414b      	adcs	r3, r1
 8007332:	637b      	str	r3, [r7, #52]	; 0x34
 8007334:	f04f 0200 	mov.w	r2, #0
 8007338:	f04f 0300 	mov.w	r3, #0
 800733c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007340:	4659      	mov	r1, fp
 8007342:	00cb      	lsls	r3, r1, #3
 8007344:	4651      	mov	r1, sl
 8007346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800734a:	4651      	mov	r1, sl
 800734c:	00ca      	lsls	r2, r1, #3
 800734e:	4610      	mov	r0, r2
 8007350:	4619      	mov	r1, r3
 8007352:	4603      	mov	r3, r0
 8007354:	4642      	mov	r2, r8
 8007356:	189b      	adds	r3, r3, r2
 8007358:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800735c:	464b      	mov	r3, r9
 800735e:	460a      	mov	r2, r1
 8007360:	eb42 0303 	adc.w	r3, r2, r3
 8007364:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007374:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007378:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800737c:	460b      	mov	r3, r1
 800737e:	18db      	adds	r3, r3, r3
 8007380:	62bb      	str	r3, [r7, #40]	; 0x28
 8007382:	4613      	mov	r3, r2
 8007384:	eb42 0303 	adc.w	r3, r2, r3
 8007388:	62fb      	str	r3, [r7, #44]	; 0x2c
 800738a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800738e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007392:	f7f9 fc59 	bl	8000c48 <__aeabi_uldivmod>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4b0d      	ldr	r3, [pc, #52]	; (80073d0 <UART_SetConfig+0x2d4>)
 800739c:	fba3 1302 	umull	r1, r3, r3, r2
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	2164      	movs	r1, #100	; 0x64
 80073a4:	fb01 f303 	mul.w	r3, r1, r3
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	00db      	lsls	r3, r3, #3
 80073ac:	3332      	adds	r3, #50	; 0x32
 80073ae:	4a08      	ldr	r2, [pc, #32]	; (80073d0 <UART_SetConfig+0x2d4>)
 80073b0:	fba2 2303 	umull	r2, r3, r2, r3
 80073b4:	095b      	lsrs	r3, r3, #5
 80073b6:	f003 0207 	and.w	r2, r3, #7
 80073ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4422      	add	r2, r4
 80073c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073c4:	e105      	b.n	80075d2 <UART_SetConfig+0x4d6>
 80073c6:	bf00      	nop
 80073c8:	40011000 	.word	0x40011000
 80073cc:	40011400 	.word	0x40011400
 80073d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073d8:	2200      	movs	r2, #0
 80073da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80073e6:	4642      	mov	r2, r8
 80073e8:	464b      	mov	r3, r9
 80073ea:	1891      	adds	r1, r2, r2
 80073ec:	6239      	str	r1, [r7, #32]
 80073ee:	415b      	adcs	r3, r3
 80073f0:	627b      	str	r3, [r7, #36]	; 0x24
 80073f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073f6:	4641      	mov	r1, r8
 80073f8:	1854      	adds	r4, r2, r1
 80073fa:	4649      	mov	r1, r9
 80073fc:	eb43 0501 	adc.w	r5, r3, r1
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	f04f 0300 	mov.w	r3, #0
 8007408:	00eb      	lsls	r3, r5, #3
 800740a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800740e:	00e2      	lsls	r2, r4, #3
 8007410:	4614      	mov	r4, r2
 8007412:	461d      	mov	r5, r3
 8007414:	4643      	mov	r3, r8
 8007416:	18e3      	adds	r3, r4, r3
 8007418:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800741c:	464b      	mov	r3, r9
 800741e:	eb45 0303 	adc.w	r3, r5, r3
 8007422:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007432:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007436:	f04f 0200 	mov.w	r2, #0
 800743a:	f04f 0300 	mov.w	r3, #0
 800743e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007442:	4629      	mov	r1, r5
 8007444:	008b      	lsls	r3, r1, #2
 8007446:	4621      	mov	r1, r4
 8007448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800744c:	4621      	mov	r1, r4
 800744e:	008a      	lsls	r2, r1, #2
 8007450:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007454:	f7f9 fbf8 	bl	8000c48 <__aeabi_uldivmod>
 8007458:	4602      	mov	r2, r0
 800745a:	460b      	mov	r3, r1
 800745c:	4b60      	ldr	r3, [pc, #384]	; (80075e0 <UART_SetConfig+0x4e4>)
 800745e:	fba3 2302 	umull	r2, r3, r3, r2
 8007462:	095b      	lsrs	r3, r3, #5
 8007464:	011c      	lsls	r4, r3, #4
 8007466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800746a:	2200      	movs	r2, #0
 800746c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007470:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007474:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	1891      	adds	r1, r2, r2
 800747e:	61b9      	str	r1, [r7, #24]
 8007480:	415b      	adcs	r3, r3
 8007482:	61fb      	str	r3, [r7, #28]
 8007484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007488:	4641      	mov	r1, r8
 800748a:	1851      	adds	r1, r2, r1
 800748c:	6139      	str	r1, [r7, #16]
 800748e:	4649      	mov	r1, r9
 8007490:	414b      	adcs	r3, r1
 8007492:	617b      	str	r3, [r7, #20]
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074a0:	4659      	mov	r1, fp
 80074a2:	00cb      	lsls	r3, r1, #3
 80074a4:	4651      	mov	r1, sl
 80074a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074aa:	4651      	mov	r1, sl
 80074ac:	00ca      	lsls	r2, r1, #3
 80074ae:	4610      	mov	r0, r2
 80074b0:	4619      	mov	r1, r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	4642      	mov	r2, r8
 80074b6:	189b      	adds	r3, r3, r2
 80074b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074bc:	464b      	mov	r3, r9
 80074be:	460a      	mov	r2, r1
 80074c0:	eb42 0303 	adc.w	r3, r2, r3
 80074c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80074d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80074d4:	f04f 0200 	mov.w	r2, #0
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074e0:	4649      	mov	r1, r9
 80074e2:	008b      	lsls	r3, r1, #2
 80074e4:	4641      	mov	r1, r8
 80074e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074ea:	4641      	mov	r1, r8
 80074ec:	008a      	lsls	r2, r1, #2
 80074ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80074f2:	f7f9 fba9 	bl	8000c48 <__aeabi_uldivmod>
 80074f6:	4602      	mov	r2, r0
 80074f8:	460b      	mov	r3, r1
 80074fa:	4b39      	ldr	r3, [pc, #228]	; (80075e0 <UART_SetConfig+0x4e4>)
 80074fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	2164      	movs	r1, #100	; 0x64
 8007504:	fb01 f303 	mul.w	r3, r1, r3
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	011b      	lsls	r3, r3, #4
 800750c:	3332      	adds	r3, #50	; 0x32
 800750e:	4a34      	ldr	r2, [pc, #208]	; (80075e0 <UART_SetConfig+0x4e4>)
 8007510:	fba2 2303 	umull	r2, r3, r2, r3
 8007514:	095b      	lsrs	r3, r3, #5
 8007516:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800751a:	441c      	add	r4, r3
 800751c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007520:	2200      	movs	r2, #0
 8007522:	673b      	str	r3, [r7, #112]	; 0x70
 8007524:	677a      	str	r2, [r7, #116]	; 0x74
 8007526:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800752a:	4642      	mov	r2, r8
 800752c:	464b      	mov	r3, r9
 800752e:	1891      	adds	r1, r2, r2
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	415b      	adcs	r3, r3
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800753a:	4641      	mov	r1, r8
 800753c:	1851      	adds	r1, r2, r1
 800753e:	6039      	str	r1, [r7, #0]
 8007540:	4649      	mov	r1, r9
 8007542:	414b      	adcs	r3, r1
 8007544:	607b      	str	r3, [r7, #4]
 8007546:	f04f 0200 	mov.w	r2, #0
 800754a:	f04f 0300 	mov.w	r3, #0
 800754e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007552:	4659      	mov	r1, fp
 8007554:	00cb      	lsls	r3, r1, #3
 8007556:	4651      	mov	r1, sl
 8007558:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800755c:	4651      	mov	r1, sl
 800755e:	00ca      	lsls	r2, r1, #3
 8007560:	4610      	mov	r0, r2
 8007562:	4619      	mov	r1, r3
 8007564:	4603      	mov	r3, r0
 8007566:	4642      	mov	r2, r8
 8007568:	189b      	adds	r3, r3, r2
 800756a:	66bb      	str	r3, [r7, #104]	; 0x68
 800756c:	464b      	mov	r3, r9
 800756e:	460a      	mov	r2, r1
 8007570:	eb42 0303 	adc.w	r3, r2, r3
 8007574:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	663b      	str	r3, [r7, #96]	; 0x60
 8007580:	667a      	str	r2, [r7, #100]	; 0x64
 8007582:	f04f 0200 	mov.w	r2, #0
 8007586:	f04f 0300 	mov.w	r3, #0
 800758a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800758e:	4649      	mov	r1, r9
 8007590:	008b      	lsls	r3, r1, #2
 8007592:	4641      	mov	r1, r8
 8007594:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007598:	4641      	mov	r1, r8
 800759a:	008a      	lsls	r2, r1, #2
 800759c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075a0:	f7f9 fb52 	bl	8000c48 <__aeabi_uldivmod>
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	4b0d      	ldr	r3, [pc, #52]	; (80075e0 <UART_SetConfig+0x4e4>)
 80075aa:	fba3 1302 	umull	r1, r3, r3, r2
 80075ae:	095b      	lsrs	r3, r3, #5
 80075b0:	2164      	movs	r1, #100	; 0x64
 80075b2:	fb01 f303 	mul.w	r3, r1, r3
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	3332      	adds	r3, #50	; 0x32
 80075bc:	4a08      	ldr	r2, [pc, #32]	; (80075e0 <UART_SetConfig+0x4e4>)
 80075be:	fba2 2303 	umull	r2, r3, r2, r3
 80075c2:	095b      	lsrs	r3, r3, #5
 80075c4:	f003 020f 	and.w	r2, r3, #15
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4422      	add	r2, r4
 80075d0:	609a      	str	r2, [r3, #8]
}
 80075d2:	bf00      	nop
 80075d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075d8:	46bd      	mov	sp, r7
 80075da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075de:	bf00      	nop
 80075e0:	51eb851f 	.word	0x51eb851f

080075e4 <__NVIC_SetPriority>:
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	4603      	mov	r3, r0
 80075ec:	6039      	str	r1, [r7, #0]
 80075ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	db0a      	blt.n	800760e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	490c      	ldr	r1, [pc, #48]	; (8007630 <__NVIC_SetPriority+0x4c>)
 80075fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007602:	0112      	lsls	r2, r2, #4
 8007604:	b2d2      	uxtb	r2, r2
 8007606:	440b      	add	r3, r1
 8007608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800760c:	e00a      	b.n	8007624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	b2da      	uxtb	r2, r3
 8007612:	4908      	ldr	r1, [pc, #32]	; (8007634 <__NVIC_SetPriority+0x50>)
 8007614:	79fb      	ldrb	r3, [r7, #7]
 8007616:	f003 030f 	and.w	r3, r3, #15
 800761a:	3b04      	subs	r3, #4
 800761c:	0112      	lsls	r2, r2, #4
 800761e:	b2d2      	uxtb	r2, r2
 8007620:	440b      	add	r3, r1
 8007622:	761a      	strb	r2, [r3, #24]
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	e000e100 	.word	0xe000e100
 8007634:	e000ed00 	.word	0xe000ed00

08007638 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007638:	b580      	push	{r7, lr}
 800763a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800763c:	4b05      	ldr	r3, [pc, #20]	; (8007654 <SysTick_Handler+0x1c>)
 800763e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007640:	f001 fd28 	bl	8009094 <xTaskGetSchedulerState>
 8007644:	4603      	mov	r3, r0
 8007646:	2b01      	cmp	r3, #1
 8007648:	d001      	beq.n	800764e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800764a:	f002 fb0d 	bl	8009c68 <xPortSysTickHandler>
  }
}
 800764e:	bf00      	nop
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	e000e010 	.word	0xe000e010

08007658 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007658:	b580      	push	{r7, lr}
 800765a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800765c:	2100      	movs	r1, #0
 800765e:	f06f 0004 	mvn.w	r0, #4
 8007662:	f7ff ffbf 	bl	80075e4 <__NVIC_SetPriority>
#endif
}
 8007666:	bf00      	nop
 8007668:	bd80      	pop	{r7, pc}
	...

0800766c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007672:	f3ef 8305 	mrs	r3, IPSR
 8007676:	603b      	str	r3, [r7, #0]
  return(result);
 8007678:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800767a:	2b00      	cmp	r3, #0
 800767c:	d003      	beq.n	8007686 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800767e:	f06f 0305 	mvn.w	r3, #5
 8007682:	607b      	str	r3, [r7, #4]
 8007684:	e00c      	b.n	80076a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007686:	4b0a      	ldr	r3, [pc, #40]	; (80076b0 <osKernelInitialize+0x44>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d105      	bne.n	800769a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800768e:	4b08      	ldr	r3, [pc, #32]	; (80076b0 <osKernelInitialize+0x44>)
 8007690:	2201      	movs	r2, #1
 8007692:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007694:	2300      	movs	r3, #0
 8007696:	607b      	str	r3, [r7, #4]
 8007698:	e002      	b.n	80076a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800769a:	f04f 33ff 	mov.w	r3, #4294967295
 800769e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80076a0:	687b      	ldr	r3, [r7, #4]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	370c      	adds	r7, #12
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	2000059c 	.word	0x2000059c

080076b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076ba:	f3ef 8305 	mrs	r3, IPSR
 80076be:	603b      	str	r3, [r7, #0]
  return(result);
 80076c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d003      	beq.n	80076ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80076c6:	f06f 0305 	mvn.w	r3, #5
 80076ca:	607b      	str	r3, [r7, #4]
 80076cc:	e010      	b.n	80076f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80076ce:	4b0b      	ldr	r3, [pc, #44]	; (80076fc <osKernelStart+0x48>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d109      	bne.n	80076ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80076d6:	f7ff ffbf 	bl	8007658 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076da:	4b08      	ldr	r3, [pc, #32]	; (80076fc <osKernelStart+0x48>)
 80076dc:	2202      	movs	r2, #2
 80076de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076e0:	f001 f87c 	bl	80087dc <vTaskStartScheduler>
      stat = osOK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	607b      	str	r3, [r7, #4]
 80076e8:	e002      	b.n	80076f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80076ea:	f04f 33ff 	mov.w	r3, #4294967295
 80076ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80076f0:	687b      	ldr	r3, [r7, #4]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	2000059c 	.word	0x2000059c

08007700 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007700:	b580      	push	{r7, lr}
 8007702:	b08e      	sub	sp, #56	; 0x38
 8007704:	af04      	add	r7, sp, #16
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800770c:	2300      	movs	r3, #0
 800770e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007710:	f3ef 8305 	mrs	r3, IPSR
 8007714:	617b      	str	r3, [r7, #20]
  return(result);
 8007716:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007718:	2b00      	cmp	r3, #0
 800771a:	d17e      	bne.n	800781a <osThreadNew+0x11a>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d07b      	beq.n	800781a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007722:	2380      	movs	r3, #128	; 0x80
 8007724:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007726:	2318      	movs	r3, #24
 8007728:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800772a:	2300      	movs	r3, #0
 800772c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800772e:	f04f 33ff 	mov.w	r3, #4294967295
 8007732:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d045      	beq.n	80077c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d002      	beq.n	8007748 <osThreadNew+0x48>
        name = attr->name;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d002      	beq.n	8007756 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d008      	beq.n	800776e <osThreadNew+0x6e>
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	2b38      	cmp	r3, #56	; 0x38
 8007760:	d805      	bhi.n	800776e <osThreadNew+0x6e>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <osThreadNew+0x72>
        return (NULL);
 800776e:	2300      	movs	r3, #0
 8007770:	e054      	b.n	800781c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d003      	beq.n	8007782 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	089b      	lsrs	r3, r3, #2
 8007780:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00e      	beq.n	80077a8 <osThreadNew+0xa8>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	2bbb      	cmp	r3, #187	; 0xbb
 8007790:	d90a      	bls.n	80077a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007796:	2b00      	cmp	r3, #0
 8007798:	d006      	beq.n	80077a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <osThreadNew+0xa8>
        mem = 1;
 80077a2:	2301      	movs	r3, #1
 80077a4:	61bb      	str	r3, [r7, #24]
 80077a6:	e010      	b.n	80077ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10c      	bne.n	80077ca <osThreadNew+0xca>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d108      	bne.n	80077ca <osThreadNew+0xca>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d104      	bne.n	80077ca <osThreadNew+0xca>
          mem = 0;
 80077c0:	2300      	movs	r3, #0
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	e001      	b.n	80077ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80077c6:	2300      	movs	r3, #0
 80077c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d110      	bne.n	80077f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80077d8:	9202      	str	r2, [sp, #8]
 80077da:	9301      	str	r3, [sp, #4]
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	6a3a      	ldr	r2, [r7, #32]
 80077e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f000 fe0c 	bl	8008404 <xTaskCreateStatic>
 80077ec:	4603      	mov	r3, r0
 80077ee:	613b      	str	r3, [r7, #16]
 80077f0:	e013      	b.n	800781a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d110      	bne.n	800781a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80077f8:	6a3b      	ldr	r3, [r7, #32]
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	f107 0310 	add.w	r3, r7, #16
 8007800:	9301      	str	r3, [sp, #4]
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 fe57 	bl	80084be <xTaskCreate>
 8007810:	4603      	mov	r3, r0
 8007812:	2b01      	cmp	r3, #1
 8007814:	d001      	beq.n	800781a <osThreadNew+0x11a>
            hTask = NULL;
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800781a:	693b      	ldr	r3, [r7, #16]
}
 800781c:	4618      	mov	r0, r3
 800781e:	3728      	adds	r7, #40	; 0x28
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800782c:	f3ef 8305 	mrs	r3, IPSR
 8007830:	60bb      	str	r3, [r7, #8]
  return(result);
 8007832:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007834:	2b00      	cmp	r3, #0
 8007836:	d003      	beq.n	8007840 <osDelay+0x1c>
    stat = osErrorISR;
 8007838:	f06f 0305 	mvn.w	r3, #5
 800783c:	60fb      	str	r3, [r7, #12]
 800783e:	e007      	b.n	8007850 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007840:	2300      	movs	r3, #0
 8007842:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d002      	beq.n	8007850 <osDelay+0x2c>
      vTaskDelay(ticks);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 ff92 	bl	8008774 <vTaskDelay>
    }
  }

  return (stat);
 8007850:	68fb      	ldr	r3, [r7, #12]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3710      	adds	r7, #16
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
	...

0800785c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	4a07      	ldr	r2, [pc, #28]	; (8007888 <vApplicationGetIdleTaskMemory+0x2c>)
 800786c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	4a06      	ldr	r2, [pc, #24]	; (800788c <vApplicationGetIdleTaskMemory+0x30>)
 8007872:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2280      	movs	r2, #128	; 0x80
 8007878:	601a      	str	r2, [r3, #0]
}
 800787a:	bf00      	nop
 800787c:	3714      	adds	r7, #20
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	200005a0 	.word	0x200005a0
 800788c:	2000065c 	.word	0x2000065c

08007890 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	4a07      	ldr	r2, [pc, #28]	; (80078bc <vApplicationGetTimerTaskMemory+0x2c>)
 80078a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	4a06      	ldr	r2, [pc, #24]	; (80078c0 <vApplicationGetTimerTaskMemory+0x30>)
 80078a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078ae:	601a      	str	r2, [r3, #0]
}
 80078b0:	bf00      	nop
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	2000085c 	.word	0x2000085c
 80078c0:	20000918 	.word	0x20000918

080078c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f103 0208 	add.w	r2, r3, #8
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f04f 32ff 	mov.w	r2, #4294967295
 80078dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f103 0208 	add.w	r2, r3, #8
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f103 0208 	add.w	r2, r3, #8
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007912:	bf00      	nop
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr

0800791e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800791e:	b480      	push	{r7}
 8007920:	b085      	sub	sp, #20
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	1c5a      	adds	r2, r3, #1
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	601a      	str	r2, [r3, #0]
}
 800795a:	bf00      	nop
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr

08007966 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007966:	b480      	push	{r7}
 8007968:	b085      	sub	sp, #20
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800797c:	d103      	bne.n	8007986 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	e00c      	b.n	80079a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	3308      	adds	r3, #8
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	e002      	b.n	8007994 <vListInsert+0x2e>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	429a      	cmp	r2, r3
 800799e:	d2f6      	bcs.n	800798e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	601a      	str	r2, [r3, #0]
}
 80079cc:	bf00      	nop
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6892      	ldr	r2, [r2, #8]
 80079ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6852      	ldr	r2, [r2, #4]
 80079f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d103      	bne.n	8007a0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689a      	ldr	r2, [r3, #8]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	1e5a      	subs	r2, r3, #1
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10a      	bne.n	8007a56 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a52:	bf00      	nop
 8007a54:	e7fe      	b.n	8007a54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a56:	f002 f875 	bl	8009b44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a62:	68f9      	ldr	r1, [r7, #12]
 8007a64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a66:	fb01 f303 	mul.w	r3, r1, r3
 8007a6a:	441a      	add	r2, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a86:	3b01      	subs	r3, #1
 8007a88:	68f9      	ldr	r1, [r7, #12]
 8007a8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a8c:	fb01 f303 	mul.w	r3, r1, r3
 8007a90:	441a      	add	r2, r3
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	22ff      	movs	r2, #255	; 0xff
 8007a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	22ff      	movs	r2, #255	; 0xff
 8007aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d114      	bne.n	8007ad6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d01a      	beq.n	8007aea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3310      	adds	r3, #16
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f001 f929 	bl	8008d10 <xTaskRemoveFromEventList>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d012      	beq.n	8007aea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ac4:	4b0c      	ldr	r3, [pc, #48]	; (8007af8 <xQueueGenericReset+0xcc>)
 8007ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aca:	601a      	str	r2, [r3, #0]
 8007acc:	f3bf 8f4f 	dsb	sy
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	e009      	b.n	8007aea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	3310      	adds	r3, #16
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7ff fef2 	bl	80078c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	3324      	adds	r3, #36	; 0x24
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7ff feed 	bl	80078c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007aea:	f002 f85b 	bl	8009ba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007aee:	2301      	movs	r3, #1
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3710      	adds	r7, #16
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	e000ed04 	.word	0xe000ed04

08007afc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b08e      	sub	sp, #56	; 0x38
 8007b00:	af02      	add	r7, sp, #8
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d10a      	bne.n	8007b26 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b14:	f383 8811 	msr	BASEPRI, r3
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	f3bf 8f4f 	dsb	sy
 8007b20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b22:	bf00      	nop
 8007b24:	e7fe      	b.n	8007b24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10a      	bne.n	8007b42 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b30:	f383 8811 	msr	BASEPRI, r3
 8007b34:	f3bf 8f6f 	isb	sy
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b3e:	bf00      	nop
 8007b40:	e7fe      	b.n	8007b40 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d002      	beq.n	8007b4e <xQueueGenericCreateStatic+0x52>
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d001      	beq.n	8007b52 <xQueueGenericCreateStatic+0x56>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e000      	b.n	8007b54 <xQueueGenericCreateStatic+0x58>
 8007b52:	2300      	movs	r3, #0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10a      	bne.n	8007b6e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	623b      	str	r3, [r7, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	e7fe      	b.n	8007b6c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d102      	bne.n	8007b7a <xQueueGenericCreateStatic+0x7e>
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <xQueueGenericCreateStatic+0x82>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e000      	b.n	8007b80 <xQueueGenericCreateStatic+0x84>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10a      	bne.n	8007b9a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	61fb      	str	r3, [r7, #28]
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007b9a:	2350      	movs	r3, #80	; 0x50
 8007b9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2b50      	cmp	r3, #80	; 0x50
 8007ba2:	d00a      	beq.n	8007bba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	61bb      	str	r3, [r7, #24]
}
 8007bb6:	bf00      	nop
 8007bb8:	e7fe      	b.n	8007bb8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007bba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00d      	beq.n	8007be2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	68b9      	ldr	r1, [r7, #8]
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f000 f805 	bl	8007bec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3730      	adds	r7, #48	; 0x30
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
 8007bf8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d103      	bne.n	8007c08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	69ba      	ldr	r2, [r7, #24]
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	e002      	b.n	8007c0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	69b8      	ldr	r0, [r7, #24]
 8007c1e:	f7ff ff05 	bl	8007a2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	78fa      	ldrb	r2, [r7, #3]
 8007c26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c2a:	bf00      	nop
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
	...

08007c34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b08e      	sub	sp, #56	; 0x38
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
 8007c40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c42:	2300      	movs	r3, #0
 8007c44:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10a      	bne.n	8007c66 <xQueueGenericSend+0x32>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007c62:	bf00      	nop
 8007c64:	e7fe      	b.n	8007c64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d103      	bne.n	8007c74 <xQueueGenericSend+0x40>
 8007c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d101      	bne.n	8007c78 <xQueueGenericSend+0x44>
 8007c74:	2301      	movs	r3, #1
 8007c76:	e000      	b.n	8007c7a <xQueueGenericSend+0x46>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10a      	bne.n	8007c94 <xQueueGenericSend+0x60>
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007c90:	bf00      	nop
 8007c92:	e7fe      	b.n	8007c92 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d103      	bne.n	8007ca2 <xQueueGenericSend+0x6e>
 8007c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d101      	bne.n	8007ca6 <xQueueGenericSend+0x72>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <xQueueGenericSend+0x74>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <xQueueGenericSend+0x8e>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	623b      	str	r3, [r7, #32]
}
 8007cbe:	bf00      	nop
 8007cc0:	e7fe      	b.n	8007cc0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cc2:	f001 f9e7 	bl	8009094 <xTaskGetSchedulerState>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d102      	bne.n	8007cd2 <xQueueGenericSend+0x9e>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <xQueueGenericSend+0xa2>
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e000      	b.n	8007cd8 <xQueueGenericSend+0xa4>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10a      	bne.n	8007cf2 <xQueueGenericSend+0xbe>
	__asm volatile
 8007cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	61fb      	str	r3, [r7, #28]
}
 8007cee:	bf00      	nop
 8007cf0:	e7fe      	b.n	8007cf0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cf2:	f001 ff27 	bl	8009b44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d302      	bcc.n	8007d08 <xQueueGenericSend+0xd4>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d129      	bne.n	8007d5c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d08:	683a      	ldr	r2, [r7, #0]
 8007d0a:	68b9      	ldr	r1, [r7, #8]
 8007d0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d0e:	f000 fa0b 	bl	8008128 <prvCopyDataToQueue>
 8007d12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d010      	beq.n	8007d3e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1e:	3324      	adds	r3, #36	; 0x24
 8007d20:	4618      	mov	r0, r3
 8007d22:	f000 fff5 	bl	8008d10 <xTaskRemoveFromEventList>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d013      	beq.n	8007d54 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d2c:	4b3f      	ldr	r3, [pc, #252]	; (8007e2c <xQueueGenericSend+0x1f8>)
 8007d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	f3bf 8f6f 	isb	sy
 8007d3c:	e00a      	b.n	8007d54 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d007      	beq.n	8007d54 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d44:	4b39      	ldr	r3, [pc, #228]	; (8007e2c <xQueueGenericSend+0x1f8>)
 8007d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d4a:	601a      	str	r2, [r3, #0]
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d54:	f001 ff26 	bl	8009ba4 <vPortExitCritical>
				return pdPASS;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e063      	b.n	8007e24 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d103      	bne.n	8007d6a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d62:	f001 ff1f 	bl	8009ba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d66:	2300      	movs	r3, #0
 8007d68:	e05c      	b.n	8007e24 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d106      	bne.n	8007d7e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d70:	f107 0314 	add.w	r3, r7, #20
 8007d74:	4618      	mov	r0, r3
 8007d76:	f001 f82f 	bl	8008dd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d7e:	f001 ff11 	bl	8009ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d82:	f000 fd9b 	bl	80088bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d86:	f001 fedd 	bl	8009b44 <vPortEnterCritical>
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d90:	b25b      	sxtb	r3, r3
 8007d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d96:	d103      	bne.n	8007da0 <xQueueGenericSend+0x16c>
 8007d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007da6:	b25b      	sxtb	r3, r3
 8007da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dac:	d103      	bne.n	8007db6 <xQueueGenericSend+0x182>
 8007dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007db6:	f001 fef5 	bl	8009ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007dba:	1d3a      	adds	r2, r7, #4
 8007dbc:	f107 0314 	add.w	r3, r7, #20
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f001 f81e 	bl	8008e04 <xTaskCheckForTimeOut>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d124      	bne.n	8007e18 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007dce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007dd0:	f000 faa2 	bl	8008318 <prvIsQueueFull>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d018      	beq.n	8007e0c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ddc:	3310      	adds	r3, #16
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	4611      	mov	r1, r2
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 ff44 	bl	8008c70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007dea:	f000 fa2d 	bl	8008248 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007dee:	f000 fd73 	bl	80088d8 <xTaskResumeAll>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f47f af7c 	bne.w	8007cf2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007dfa:	4b0c      	ldr	r3, [pc, #48]	; (8007e2c <xQueueGenericSend+0x1f8>)
 8007dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e00:	601a      	str	r2, [r3, #0]
 8007e02:	f3bf 8f4f 	dsb	sy
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	e772      	b.n	8007cf2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e0e:	f000 fa1b 	bl	8008248 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e12:	f000 fd61 	bl	80088d8 <xTaskResumeAll>
 8007e16:	e76c      	b.n	8007cf2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e1a:	f000 fa15 	bl	8008248 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e1e:	f000 fd5b 	bl	80088d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3738      	adds	r7, #56	; 0x38
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	e000ed04 	.word	0xe000ed04

08007e30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b090      	sub	sp, #64	; 0x40
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
 8007e3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10a      	bne.n	8007e5e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e4c:	f383 8811 	msr	BASEPRI, r3
 8007e50:	f3bf 8f6f 	isb	sy
 8007e54:	f3bf 8f4f 	dsb	sy
 8007e58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e5a:	bf00      	nop
 8007e5c:	e7fe      	b.n	8007e5c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d103      	bne.n	8007e6c <xQueueGenericSendFromISR+0x3c>
 8007e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <xQueueGenericSendFromISR+0x40>
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e000      	b.n	8007e72 <xQueueGenericSendFromISR+0x42>
 8007e70:	2300      	movs	r3, #0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10a      	bne.n	8007e8c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e88:	bf00      	nop
 8007e8a:	e7fe      	b.n	8007e8a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d103      	bne.n	8007e9a <xQueueGenericSendFromISR+0x6a>
 8007e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d101      	bne.n	8007e9e <xQueueGenericSendFromISR+0x6e>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e000      	b.n	8007ea0 <xQueueGenericSendFromISR+0x70>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10a      	bne.n	8007eba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	623b      	str	r3, [r7, #32]
}
 8007eb6:	bf00      	nop
 8007eb8:	e7fe      	b.n	8007eb8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007eba:	f001 ff25 	bl	8009d08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ebe:	f3ef 8211 	mrs	r2, BASEPRI
 8007ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec6:	f383 8811 	msr	BASEPRI, r3
 8007eca:	f3bf 8f6f 	isb	sy
 8007ece:	f3bf 8f4f 	dsb	sy
 8007ed2:	61fa      	str	r2, [r7, #28]
 8007ed4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007ed6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ed8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007edc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d302      	bcc.n	8007eec <xQueueGenericSendFromISR+0xbc>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d12f      	bne.n	8007f4c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ef2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007efc:	683a      	ldr	r2, [r7, #0]
 8007efe:	68b9      	ldr	r1, [r7, #8]
 8007f00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f02:	f000 f911 	bl	8008128 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f06:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0e:	d112      	bne.n	8007f36 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d016      	beq.n	8007f46 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f1a:	3324      	adds	r3, #36	; 0x24
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f000 fef7 	bl	8008d10 <xTaskRemoveFromEventList>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00e      	beq.n	8007f46 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d00b      	beq.n	8007f46 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	601a      	str	r2, [r3, #0]
 8007f34:	e007      	b.n	8007f46 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f36:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	b25a      	sxtb	r2, r3
 8007f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f46:	2301      	movs	r3, #1
 8007f48:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007f4a:	e001      	b.n	8007f50 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f52:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3740      	adds	r7, #64	; 0x40
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
	...

08007f68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08c      	sub	sp, #48	; 0x30
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10a      	bne.n	8007f98 <xQueueReceive+0x30>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	623b      	str	r3, [r7, #32]
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d103      	bne.n	8007fa6 <xQueueReceive+0x3e>
 8007f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d101      	bne.n	8007faa <xQueueReceive+0x42>
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e000      	b.n	8007fac <xQueueReceive+0x44>
 8007faa:	2300      	movs	r3, #0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d10a      	bne.n	8007fc6 <xQueueReceive+0x5e>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	61fb      	str	r3, [r7, #28]
}
 8007fc2:	bf00      	nop
 8007fc4:	e7fe      	b.n	8007fc4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fc6:	f001 f865 	bl	8009094 <xTaskGetSchedulerState>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d102      	bne.n	8007fd6 <xQueueReceive+0x6e>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d101      	bne.n	8007fda <xQueueReceive+0x72>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e000      	b.n	8007fdc <xQueueReceive+0x74>
 8007fda:	2300      	movs	r3, #0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d10a      	bne.n	8007ff6 <xQueueReceive+0x8e>
	__asm volatile
 8007fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe4:	f383 8811 	msr	BASEPRI, r3
 8007fe8:	f3bf 8f6f 	isb	sy
 8007fec:	f3bf 8f4f 	dsb	sy
 8007ff0:	61bb      	str	r3, [r7, #24]
}
 8007ff2:	bf00      	nop
 8007ff4:	e7fe      	b.n	8007ff4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ff6:	f001 fda5 	bl	8009b44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ffe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008002:	2b00      	cmp	r3, #0
 8008004:	d01f      	beq.n	8008046 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008006:	68b9      	ldr	r1, [r7, #8]
 8008008:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800800a:	f000 f8f7 	bl	80081fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008010:	1e5a      	subs	r2, r3, #1
 8008012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008014:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00f      	beq.n	800803e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800801e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008020:	3310      	adds	r3, #16
 8008022:	4618      	mov	r0, r3
 8008024:	f000 fe74 	bl	8008d10 <xTaskRemoveFromEventList>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d007      	beq.n	800803e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800802e:	4b3d      	ldr	r3, [pc, #244]	; (8008124 <xQueueReceive+0x1bc>)
 8008030:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008034:	601a      	str	r2, [r3, #0]
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800803e:	f001 fdb1 	bl	8009ba4 <vPortExitCritical>
				return pdPASS;
 8008042:	2301      	movs	r3, #1
 8008044:	e069      	b.n	800811a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d103      	bne.n	8008054 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800804c:	f001 fdaa 	bl	8009ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008050:	2300      	movs	r3, #0
 8008052:	e062      	b.n	800811a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008056:	2b00      	cmp	r3, #0
 8008058:	d106      	bne.n	8008068 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800805a:	f107 0310 	add.w	r3, r7, #16
 800805e:	4618      	mov	r0, r3
 8008060:	f000 feba 	bl	8008dd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008064:	2301      	movs	r3, #1
 8008066:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008068:	f001 fd9c 	bl	8009ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800806c:	f000 fc26 	bl	80088bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008070:	f001 fd68 	bl	8009b44 <vPortEnterCritical>
 8008074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008076:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800807a:	b25b      	sxtb	r3, r3
 800807c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008080:	d103      	bne.n	800808a <xQueueReceive+0x122>
 8008082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800808a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008090:	b25b      	sxtb	r3, r3
 8008092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008096:	d103      	bne.n	80080a0 <xQueueReceive+0x138>
 8008098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080a0:	f001 fd80 	bl	8009ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080a4:	1d3a      	adds	r2, r7, #4
 80080a6:	f107 0310 	add.w	r3, r7, #16
 80080aa:	4611      	mov	r1, r2
 80080ac:	4618      	mov	r0, r3
 80080ae:	f000 fea9 	bl	8008e04 <xTaskCheckForTimeOut>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d123      	bne.n	8008100 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080ba:	f000 f917 	bl	80082ec <prvIsQueueEmpty>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d017      	beq.n	80080f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c6:	3324      	adds	r3, #36	; 0x24
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	4611      	mov	r1, r2
 80080cc:	4618      	mov	r0, r3
 80080ce:	f000 fdcf 	bl	8008c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080d4:	f000 f8b8 	bl	8008248 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080d8:	f000 fbfe 	bl	80088d8 <xTaskResumeAll>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d189      	bne.n	8007ff6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80080e2:	4b10      	ldr	r3, [pc, #64]	; (8008124 <xQueueReceive+0x1bc>)
 80080e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080e8:	601a      	str	r2, [r3, #0]
 80080ea:	f3bf 8f4f 	dsb	sy
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	e780      	b.n	8007ff6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80080f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080f6:	f000 f8a7 	bl	8008248 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080fa:	f000 fbed 	bl	80088d8 <xTaskResumeAll>
 80080fe:	e77a      	b.n	8007ff6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008100:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008102:	f000 f8a1 	bl	8008248 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008106:	f000 fbe7 	bl	80088d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800810a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800810c:	f000 f8ee 	bl	80082ec <prvIsQueueEmpty>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	f43f af6f 	beq.w	8007ff6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008118:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800811a:	4618      	mov	r0, r3
 800811c:	3730      	adds	r7, #48	; 0x30
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	e000ed04 	.word	0xe000ed04

08008128 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b086      	sub	sp, #24
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008134:	2300      	movs	r3, #0
 8008136:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008142:	2b00      	cmp	r3, #0
 8008144:	d10d      	bne.n	8008162 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d14d      	bne.n	80081ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	4618      	mov	r0, r3
 8008154:	f000 ffbc 	bl	80090d0 <xTaskPriorityDisinherit>
 8008158:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	609a      	str	r2, [r3, #8]
 8008160:	e043      	b.n	80081ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d119      	bne.n	800819c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6858      	ldr	r0, [r3, #4]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008170:	461a      	mov	r2, r3
 8008172:	68b9      	ldr	r1, [r7, #8]
 8008174:	f002 fc23 	bl	800a9be <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	685a      	ldr	r2, [r3, #4]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008180:	441a      	add	r2, r3
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	685a      	ldr	r2, [r3, #4]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	429a      	cmp	r2, r3
 8008190:	d32b      	bcc.n	80081ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	605a      	str	r2, [r3, #4]
 800819a:	e026      	b.n	80081ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	68d8      	ldr	r0, [r3, #12]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a4:	461a      	mov	r2, r3
 80081a6:	68b9      	ldr	r1, [r7, #8]
 80081a8:	f002 fc09 	bl	800a9be <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b4:	425b      	negs	r3, r3
 80081b6:	441a      	add	r2, r3
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	68da      	ldr	r2, [r3, #12]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d207      	bcs.n	80081d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	689a      	ldr	r2, [r3, #8]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d0:	425b      	negs	r3, r3
 80081d2:	441a      	add	r2, r3
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d105      	bne.n	80081ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	3b01      	subs	r3, #1
 80081e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80081f2:	697b      	ldr	r3, [r7, #20]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3718      	adds	r7, #24
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820a:	2b00      	cmp	r3, #0
 800820c:	d018      	beq.n	8008240 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	68da      	ldr	r2, [r3, #12]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008216:	441a      	add	r2, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	68da      	ldr	r2, [r3, #12]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	429a      	cmp	r2, r3
 8008226:	d303      	bcc.n	8008230 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68d9      	ldr	r1, [r3, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008238:	461a      	mov	r2, r3
 800823a:	6838      	ldr	r0, [r7, #0]
 800823c:	f002 fbbf 	bl	800a9be <memcpy>
	}
}
 8008240:	bf00      	nop
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008250:	f001 fc78 	bl	8009b44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800825a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800825c:	e011      	b.n	8008282 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008262:	2b00      	cmp	r3, #0
 8008264:	d012      	beq.n	800828c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	3324      	adds	r3, #36	; 0x24
 800826a:	4618      	mov	r0, r3
 800826c:	f000 fd50 	bl	8008d10 <xTaskRemoveFromEventList>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008276:	f000 fe27 	bl	8008ec8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800827a:	7bfb      	ldrb	r3, [r7, #15]
 800827c:	3b01      	subs	r3, #1
 800827e:	b2db      	uxtb	r3, r3
 8008280:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008286:	2b00      	cmp	r3, #0
 8008288:	dce9      	bgt.n	800825e <prvUnlockQueue+0x16>
 800828a:	e000      	b.n	800828e <prvUnlockQueue+0x46>
					break;
 800828c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	22ff      	movs	r2, #255	; 0xff
 8008292:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008296:	f001 fc85 	bl	8009ba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800829a:	f001 fc53 	bl	8009b44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082a6:	e011      	b.n	80082cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d012      	beq.n	80082d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	3310      	adds	r3, #16
 80082b4:	4618      	mov	r0, r3
 80082b6:	f000 fd2b 	bl	8008d10 <xTaskRemoveFromEventList>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80082c0:	f000 fe02 	bl	8008ec8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80082c4:	7bbb      	ldrb	r3, [r7, #14]
 80082c6:	3b01      	subs	r3, #1
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	dce9      	bgt.n	80082a8 <prvUnlockQueue+0x60>
 80082d4:	e000      	b.n	80082d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80082d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	22ff      	movs	r2, #255	; 0xff
 80082dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80082e0:	f001 fc60 	bl	8009ba4 <vPortExitCritical>
}
 80082e4:	bf00      	nop
 80082e6:	3710      	adds	r7, #16
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082f4:	f001 fc26 	bl	8009b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d102      	bne.n	8008306 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008300:	2301      	movs	r3, #1
 8008302:	60fb      	str	r3, [r7, #12]
 8008304:	e001      	b.n	800830a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008306:	2300      	movs	r3, #0
 8008308:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800830a:	f001 fc4b 	bl	8009ba4 <vPortExitCritical>

	return xReturn;
 800830e:	68fb      	ldr	r3, [r7, #12]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008320:	f001 fc10 	bl	8009b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800832c:	429a      	cmp	r2, r3
 800832e:	d102      	bne.n	8008336 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008330:	2301      	movs	r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
 8008334:	e001      	b.n	800833a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008336:	2300      	movs	r3, #0
 8008338:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800833a:	f001 fc33 	bl	8009ba4 <vPortExitCritical>

	return xReturn;
 800833e:	68fb      	ldr	r3, [r7, #12]
}
 8008340:	4618      	mov	r0, r3
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	e014      	b.n	8008382 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008358:	4a0f      	ldr	r2, [pc, #60]	; (8008398 <vQueueAddToRegistry+0x50>)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d10b      	bne.n	800837c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008364:	490c      	ldr	r1, [pc, #48]	; (8008398 <vQueueAddToRegistry+0x50>)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800836e:	4a0a      	ldr	r2, [pc, #40]	; (8008398 <vQueueAddToRegistry+0x50>)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	00db      	lsls	r3, r3, #3
 8008374:	4413      	add	r3, r2
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800837a:	e006      	b.n	800838a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	3301      	adds	r3, #1
 8008380:	60fb      	str	r3, [r7, #12]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2b07      	cmp	r3, #7
 8008386:	d9e7      	bls.n	8008358 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008388:	bf00      	nop
 800838a:	bf00      	nop
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	20000d18 	.word	0x20000d18

0800839c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80083ac:	f001 fbca 	bl	8009b44 <vPortEnterCritical>
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083b6:	b25b      	sxtb	r3, r3
 80083b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083bc:	d103      	bne.n	80083c6 <vQueueWaitForMessageRestricted+0x2a>
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083cc:	b25b      	sxtb	r3, r3
 80083ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d2:	d103      	bne.n	80083dc <vQueueWaitForMessageRestricted+0x40>
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083dc:	f001 fbe2 	bl	8009ba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d106      	bne.n	80083f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	3324      	adds	r3, #36	; 0x24
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	68b9      	ldr	r1, [r7, #8]
 80083f0:	4618      	mov	r0, r3
 80083f2:	f000 fc61 	bl	8008cb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80083f6:	6978      	ldr	r0, [r7, #20]
 80083f8:	f7ff ff26 	bl	8008248 <prvUnlockQueue>
	}
 80083fc:	bf00      	nop
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008404:	b580      	push	{r7, lr}
 8008406:	b08e      	sub	sp, #56	; 0x38
 8008408:	af04      	add	r7, sp, #16
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
 8008410:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10a      	bne.n	800842e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	623b      	str	r3, [r7, #32]
}
 800842a:	bf00      	nop
 800842c:	e7fe      	b.n	800842c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800842e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10a      	bne.n	800844a <xTaskCreateStatic+0x46>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	61fb      	str	r3, [r7, #28]
}
 8008446:	bf00      	nop
 8008448:	e7fe      	b.n	8008448 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800844a:	23bc      	movs	r3, #188	; 0xbc
 800844c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	2bbc      	cmp	r3, #188	; 0xbc
 8008452:	d00a      	beq.n	800846a <xTaskCreateStatic+0x66>
	__asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	61bb      	str	r3, [r7, #24]
}
 8008466:	bf00      	nop
 8008468:	e7fe      	b.n	8008468 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800846a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800846c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800846e:	2b00      	cmp	r3, #0
 8008470:	d01e      	beq.n	80084b0 <xTaskCreateStatic+0xac>
 8008472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008474:	2b00      	cmp	r3, #0
 8008476:	d01b      	beq.n	80084b0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008480:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008484:	2202      	movs	r2, #2
 8008486:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800848a:	2300      	movs	r3, #0
 800848c:	9303      	str	r3, [sp, #12]
 800848e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008490:	9302      	str	r3, [sp, #8]
 8008492:	f107 0314 	add.w	r3, r7, #20
 8008496:	9301      	str	r3, [sp, #4]
 8008498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849a:	9300      	str	r3, [sp, #0]
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	68b9      	ldr	r1, [r7, #8]
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 f850 	bl	8008548 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80084aa:	f000 f8f3 	bl	8008694 <prvAddNewTaskToReadyList>
 80084ae:	e001      	b.n	80084b4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80084b0:	2300      	movs	r3, #0
 80084b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80084b4:	697b      	ldr	r3, [r7, #20]
	}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3728      	adds	r7, #40	; 0x28
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b08c      	sub	sp, #48	; 0x30
 80084c2:	af04      	add	r7, sp, #16
 80084c4:	60f8      	str	r0, [r7, #12]
 80084c6:	60b9      	str	r1, [r7, #8]
 80084c8:	603b      	str	r3, [r7, #0]
 80084ca:	4613      	mov	r3, r2
 80084cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80084ce:	88fb      	ldrh	r3, [r7, #6]
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	4618      	mov	r0, r3
 80084d4:	f001 fc58 	bl	8009d88 <pvPortMalloc>
 80084d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00e      	beq.n	80084fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80084e0:	20bc      	movs	r0, #188	; 0xbc
 80084e2:	f001 fc51 	bl	8009d88 <pvPortMalloc>
 80084e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	631a      	str	r2, [r3, #48]	; 0x30
 80084f4:	e005      	b.n	8008502 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80084f6:	6978      	ldr	r0, [r7, #20]
 80084f8:	f001 fd12 	bl	8009f20 <vPortFree>
 80084fc:	e001      	b.n	8008502 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80084fe:	2300      	movs	r3, #0
 8008500:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008502:	69fb      	ldr	r3, [r7, #28]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d017      	beq.n	8008538 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008510:	88fa      	ldrh	r2, [r7, #6]
 8008512:	2300      	movs	r3, #0
 8008514:	9303      	str	r3, [sp, #12]
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	9302      	str	r3, [sp, #8]
 800851a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851c:	9301      	str	r3, [sp, #4]
 800851e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	68b9      	ldr	r1, [r7, #8]
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 f80e 	bl	8008548 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800852c:	69f8      	ldr	r0, [r7, #28]
 800852e:	f000 f8b1 	bl	8008694 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008532:	2301      	movs	r3, #1
 8008534:	61bb      	str	r3, [r7, #24]
 8008536:	e002      	b.n	800853e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008538:	f04f 33ff 	mov.w	r3, #4294967295
 800853c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800853e:	69bb      	ldr	r3, [r7, #24]
	}
 8008540:	4618      	mov	r0, r3
 8008542:	3720      	adds	r7, #32
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b088      	sub	sp, #32
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	607a      	str	r2, [r7, #4]
 8008554:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008558:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	461a      	mov	r2, r3
 8008560:	21a5      	movs	r1, #165	; 0xa5
 8008562:	f002 fa3a 	bl	800a9da <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008568:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008570:	3b01      	subs	r3, #1
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	4413      	add	r3, r2
 8008576:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	f023 0307 	bic.w	r3, r3, #7
 800857e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	f003 0307 	and.w	r3, r3, #7
 8008586:	2b00      	cmp	r3, #0
 8008588:	d00a      	beq.n	80085a0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800858a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	617b      	str	r3, [r7, #20]
}
 800859c:	bf00      	nop
 800859e:	e7fe      	b.n	800859e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d01f      	beq.n	80085e6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085a6:	2300      	movs	r3, #0
 80085a8:	61fb      	str	r3, [r7, #28]
 80085aa:	e012      	b.n	80085d2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	4413      	add	r3, r2
 80085b2:	7819      	ldrb	r1, [r3, #0]
 80085b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	4413      	add	r3, r2
 80085ba:	3334      	adds	r3, #52	; 0x34
 80085bc:	460a      	mov	r2, r1
 80085be:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80085c0:	68ba      	ldr	r2, [r7, #8]
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	4413      	add	r3, r2
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d006      	beq.n	80085da <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	3301      	adds	r3, #1
 80085d0:	61fb      	str	r3, [r7, #28]
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	2b0f      	cmp	r3, #15
 80085d6:	d9e9      	bls.n	80085ac <prvInitialiseNewTask+0x64>
 80085d8:	e000      	b.n	80085dc <prvInitialiseNewTask+0x94>
			{
				break;
 80085da:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80085e4:	e003      	b.n	80085ee <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80085e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80085ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f0:	2b37      	cmp	r3, #55	; 0x37
 80085f2:	d901      	bls.n	80085f8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80085f4:	2337      	movs	r3, #55	; 0x37
 80085f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80085fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008602:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008606:	2200      	movs	r2, #0
 8008608:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800860a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800860c:	3304      	adds	r3, #4
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff f978 	bl	8007904 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008616:	3318      	adds	r3, #24
 8008618:	4618      	mov	r0, r3
 800861a:	f7ff f973 	bl	8007904 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800861e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008622:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800862a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800862c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800862e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008632:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008636:	2200      	movs	r2, #0
 8008638:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800863c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863e:	2200      	movs	r2, #0
 8008640:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008646:	3354      	adds	r3, #84	; 0x54
 8008648:	2260      	movs	r2, #96	; 0x60
 800864a:	2100      	movs	r1, #0
 800864c:	4618      	mov	r0, r3
 800864e:	f002 f9c4 	bl	800a9da <memset>
 8008652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008654:	4a0c      	ldr	r2, [pc, #48]	; (8008688 <prvInitialiseNewTask+0x140>)
 8008656:	659a      	str	r2, [r3, #88]	; 0x58
 8008658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865a:	4a0c      	ldr	r2, [pc, #48]	; (800868c <prvInitialiseNewTask+0x144>)
 800865c:	65da      	str	r2, [r3, #92]	; 0x5c
 800865e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008660:	4a0b      	ldr	r2, [pc, #44]	; (8008690 <prvInitialiseNewTask+0x148>)
 8008662:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008664:	683a      	ldr	r2, [r7, #0]
 8008666:	68f9      	ldr	r1, [r7, #12]
 8008668:	69b8      	ldr	r0, [r7, #24]
 800866a:	f001 f941 	bl	80098f0 <pxPortInitialiseStack>
 800866e:	4602      	mov	r2, r0
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008676:	2b00      	cmp	r3, #0
 8008678:	d002      	beq.n	8008680 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800867a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800867c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800867e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008680:	bf00      	nop
 8008682:	3720      	adds	r7, #32
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	0800e5d4 	.word	0x0800e5d4
 800868c:	0800e5f4 	.word	0x0800e5f4
 8008690:	0800e5b4 	.word	0x0800e5b4

08008694 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800869c:	f001 fa52 	bl	8009b44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80086a0:	4b2d      	ldr	r3, [pc, #180]	; (8008758 <prvAddNewTaskToReadyList+0xc4>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	3301      	adds	r3, #1
 80086a6:	4a2c      	ldr	r2, [pc, #176]	; (8008758 <prvAddNewTaskToReadyList+0xc4>)
 80086a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80086aa:	4b2c      	ldr	r3, [pc, #176]	; (800875c <prvAddNewTaskToReadyList+0xc8>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d109      	bne.n	80086c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80086b2:	4a2a      	ldr	r2, [pc, #168]	; (800875c <prvAddNewTaskToReadyList+0xc8>)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80086b8:	4b27      	ldr	r3, [pc, #156]	; (8008758 <prvAddNewTaskToReadyList+0xc4>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d110      	bne.n	80086e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80086c0:	f000 fc26 	bl	8008f10 <prvInitialiseTaskLists>
 80086c4:	e00d      	b.n	80086e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80086c6:	4b26      	ldr	r3, [pc, #152]	; (8008760 <prvAddNewTaskToReadyList+0xcc>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d109      	bne.n	80086e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80086ce:	4b23      	ldr	r3, [pc, #140]	; (800875c <prvAddNewTaskToReadyList+0xc8>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d8:	429a      	cmp	r2, r3
 80086da:	d802      	bhi.n	80086e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086dc:	4a1f      	ldr	r2, [pc, #124]	; (800875c <prvAddNewTaskToReadyList+0xc8>)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086e2:	4b20      	ldr	r3, [pc, #128]	; (8008764 <prvAddNewTaskToReadyList+0xd0>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	3301      	adds	r3, #1
 80086e8:	4a1e      	ldr	r2, [pc, #120]	; (8008764 <prvAddNewTaskToReadyList+0xd0>)
 80086ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80086ec:	4b1d      	ldr	r3, [pc, #116]	; (8008764 <prvAddNewTaskToReadyList+0xd0>)
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f8:	4b1b      	ldr	r3, [pc, #108]	; (8008768 <prvAddNewTaskToReadyList+0xd4>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d903      	bls.n	8008708 <prvAddNewTaskToReadyList+0x74>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008704:	4a18      	ldr	r2, [pc, #96]	; (8008768 <prvAddNewTaskToReadyList+0xd4>)
 8008706:	6013      	str	r3, [r2, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800870c:	4613      	mov	r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4413      	add	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4a15      	ldr	r2, [pc, #84]	; (800876c <prvAddNewTaskToReadyList+0xd8>)
 8008716:	441a      	add	r2, r3
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	3304      	adds	r3, #4
 800871c:	4619      	mov	r1, r3
 800871e:	4610      	mov	r0, r2
 8008720:	f7ff f8fd 	bl	800791e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008724:	f001 fa3e 	bl	8009ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008728:	4b0d      	ldr	r3, [pc, #52]	; (8008760 <prvAddNewTaskToReadyList+0xcc>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d00e      	beq.n	800874e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008730:	4b0a      	ldr	r3, [pc, #40]	; (800875c <prvAddNewTaskToReadyList+0xc8>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873a:	429a      	cmp	r2, r3
 800873c:	d207      	bcs.n	800874e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800873e:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <prvAddNewTaskToReadyList+0xdc>)
 8008740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008744:	601a      	str	r2, [r3, #0]
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800874e:	bf00      	nop
 8008750:	3708      	adds	r7, #8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop
 8008758:	2000122c 	.word	0x2000122c
 800875c:	20000d58 	.word	0x20000d58
 8008760:	20001238 	.word	0x20001238
 8008764:	20001248 	.word	0x20001248
 8008768:	20001234 	.word	0x20001234
 800876c:	20000d5c 	.word	0x20000d5c
 8008770:	e000ed04 	.word	0xe000ed04

08008774 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800877c:	2300      	movs	r3, #0
 800877e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d017      	beq.n	80087b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008786:	4b13      	ldr	r3, [pc, #76]	; (80087d4 <vTaskDelay+0x60>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00a      	beq.n	80087a4 <vTaskDelay+0x30>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	60bb      	str	r3, [r7, #8]
}
 80087a0:	bf00      	nop
 80087a2:	e7fe      	b.n	80087a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80087a4:	f000 f88a 	bl	80088bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80087a8:	2100      	movs	r1, #0
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fcfe 	bl	80091ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80087b0:	f000 f892 	bl	80088d8 <xTaskResumeAll>
 80087b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d107      	bne.n	80087cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80087bc:	4b06      	ldr	r3, [pc, #24]	; (80087d8 <vTaskDelay+0x64>)
 80087be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087c2:	601a      	str	r2, [r3, #0]
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087cc:	bf00      	nop
 80087ce:	3710      	adds	r7, #16
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	20001254 	.word	0x20001254
 80087d8:	e000ed04 	.word	0xe000ed04

080087dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b08a      	sub	sp, #40	; 0x28
 80087e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087e2:	2300      	movs	r3, #0
 80087e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087e6:	2300      	movs	r3, #0
 80087e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087ea:	463a      	mov	r2, r7
 80087ec:	1d39      	adds	r1, r7, #4
 80087ee:	f107 0308 	add.w	r3, r7, #8
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7ff f832 	bl	800785c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087f8:	6839      	ldr	r1, [r7, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	9202      	str	r2, [sp, #8]
 8008800:	9301      	str	r3, [sp, #4]
 8008802:	2300      	movs	r3, #0
 8008804:	9300      	str	r3, [sp, #0]
 8008806:	2300      	movs	r3, #0
 8008808:	460a      	mov	r2, r1
 800880a:	4924      	ldr	r1, [pc, #144]	; (800889c <vTaskStartScheduler+0xc0>)
 800880c:	4824      	ldr	r0, [pc, #144]	; (80088a0 <vTaskStartScheduler+0xc4>)
 800880e:	f7ff fdf9 	bl	8008404 <xTaskCreateStatic>
 8008812:	4603      	mov	r3, r0
 8008814:	4a23      	ldr	r2, [pc, #140]	; (80088a4 <vTaskStartScheduler+0xc8>)
 8008816:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008818:	4b22      	ldr	r3, [pc, #136]	; (80088a4 <vTaskStartScheduler+0xc8>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008820:	2301      	movs	r3, #1
 8008822:	617b      	str	r3, [r7, #20]
 8008824:	e001      	b.n	800882a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008826:	2300      	movs	r3, #0
 8008828:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d102      	bne.n	8008836 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008830:	f000 fd10 	bl	8009254 <xTimerCreateTimerTask>
 8008834:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	2b01      	cmp	r3, #1
 800883a:	d11b      	bne.n	8008874 <vTaskStartScheduler+0x98>
	__asm volatile
 800883c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008840:	f383 8811 	msr	BASEPRI, r3
 8008844:	f3bf 8f6f 	isb	sy
 8008848:	f3bf 8f4f 	dsb	sy
 800884c:	613b      	str	r3, [r7, #16]
}
 800884e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008850:	4b15      	ldr	r3, [pc, #84]	; (80088a8 <vTaskStartScheduler+0xcc>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3354      	adds	r3, #84	; 0x54
 8008856:	4a15      	ldr	r2, [pc, #84]	; (80088ac <vTaskStartScheduler+0xd0>)
 8008858:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800885a:	4b15      	ldr	r3, [pc, #84]	; (80088b0 <vTaskStartScheduler+0xd4>)
 800885c:	f04f 32ff 	mov.w	r2, #4294967295
 8008860:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008862:	4b14      	ldr	r3, [pc, #80]	; (80088b4 <vTaskStartScheduler+0xd8>)
 8008864:	2201      	movs	r2, #1
 8008866:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008868:	4b13      	ldr	r3, [pc, #76]	; (80088b8 <vTaskStartScheduler+0xdc>)
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800886e:	f001 f8c7 	bl	8009a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008872:	e00e      	b.n	8008892 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887a:	d10a      	bne.n	8008892 <vTaskStartScheduler+0xb6>
	__asm volatile
 800887c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008880:	f383 8811 	msr	BASEPRI, r3
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	60fb      	str	r3, [r7, #12]
}
 800888e:	bf00      	nop
 8008890:	e7fe      	b.n	8008890 <vTaskStartScheduler+0xb4>
}
 8008892:	bf00      	nop
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	0800da48 	.word	0x0800da48
 80088a0:	08008ee1 	.word	0x08008ee1
 80088a4:	20001250 	.word	0x20001250
 80088a8:	20000d58 	.word	0x20000d58
 80088ac:	20000030 	.word	0x20000030
 80088b0:	2000124c 	.word	0x2000124c
 80088b4:	20001238 	.word	0x20001238
 80088b8:	20001230 	.word	0x20001230

080088bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80088bc:	b480      	push	{r7}
 80088be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80088c0:	4b04      	ldr	r3, [pc, #16]	; (80088d4 <vTaskSuspendAll+0x18>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3301      	adds	r3, #1
 80088c6:	4a03      	ldr	r2, [pc, #12]	; (80088d4 <vTaskSuspendAll+0x18>)
 80088c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80088ca:	bf00      	nop
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr
 80088d4:	20001254 	.word	0x20001254

080088d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088de:	2300      	movs	r3, #0
 80088e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088e6:	4b42      	ldr	r3, [pc, #264]	; (80089f0 <xTaskResumeAll+0x118>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10a      	bne.n	8008904 <xTaskResumeAll+0x2c>
	__asm volatile
 80088ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f2:	f383 8811 	msr	BASEPRI, r3
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	f3bf 8f4f 	dsb	sy
 80088fe:	603b      	str	r3, [r7, #0]
}
 8008900:	bf00      	nop
 8008902:	e7fe      	b.n	8008902 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008904:	f001 f91e 	bl	8009b44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008908:	4b39      	ldr	r3, [pc, #228]	; (80089f0 <xTaskResumeAll+0x118>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	3b01      	subs	r3, #1
 800890e:	4a38      	ldr	r2, [pc, #224]	; (80089f0 <xTaskResumeAll+0x118>)
 8008910:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008912:	4b37      	ldr	r3, [pc, #220]	; (80089f0 <xTaskResumeAll+0x118>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d162      	bne.n	80089e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800891a:	4b36      	ldr	r3, [pc, #216]	; (80089f4 <xTaskResumeAll+0x11c>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d05e      	beq.n	80089e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008922:	e02f      	b.n	8008984 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008924:	4b34      	ldr	r3, [pc, #208]	; (80089f8 <xTaskResumeAll+0x120>)
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	3318      	adds	r3, #24
 8008930:	4618      	mov	r0, r3
 8008932:	f7ff f851 	bl	80079d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	3304      	adds	r3, #4
 800893a:	4618      	mov	r0, r3
 800893c:	f7ff f84c 	bl	80079d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008944:	4b2d      	ldr	r3, [pc, #180]	; (80089fc <xTaskResumeAll+0x124>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	429a      	cmp	r2, r3
 800894a:	d903      	bls.n	8008954 <xTaskResumeAll+0x7c>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008950:	4a2a      	ldr	r2, [pc, #168]	; (80089fc <xTaskResumeAll+0x124>)
 8008952:	6013      	str	r3, [r2, #0]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008958:	4613      	mov	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4413      	add	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4a27      	ldr	r2, [pc, #156]	; (8008a00 <xTaskResumeAll+0x128>)
 8008962:	441a      	add	r2, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3304      	adds	r3, #4
 8008968:	4619      	mov	r1, r3
 800896a:	4610      	mov	r0, r2
 800896c:	f7fe ffd7 	bl	800791e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008974:	4b23      	ldr	r3, [pc, #140]	; (8008a04 <xTaskResumeAll+0x12c>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800897a:	429a      	cmp	r2, r3
 800897c:	d302      	bcc.n	8008984 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800897e:	4b22      	ldr	r3, [pc, #136]	; (8008a08 <xTaskResumeAll+0x130>)
 8008980:	2201      	movs	r2, #1
 8008982:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008984:	4b1c      	ldr	r3, [pc, #112]	; (80089f8 <xTaskResumeAll+0x120>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d1cb      	bne.n	8008924 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d001      	beq.n	8008996 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008992:	f000 fb5f 	bl	8009054 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008996:	4b1d      	ldr	r3, [pc, #116]	; (8008a0c <xTaskResumeAll+0x134>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d010      	beq.n	80089c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80089a2:	f000 f847 	bl	8008a34 <xTaskIncrementTick>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80089ac:	4b16      	ldr	r3, [pc, #88]	; (8008a08 <xTaskResumeAll+0x130>)
 80089ae:	2201      	movs	r2, #1
 80089b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	3b01      	subs	r3, #1
 80089b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1f1      	bne.n	80089a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80089be:	4b13      	ldr	r3, [pc, #76]	; (8008a0c <xTaskResumeAll+0x134>)
 80089c0:	2200      	movs	r2, #0
 80089c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80089c4:	4b10      	ldr	r3, [pc, #64]	; (8008a08 <xTaskResumeAll+0x130>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d009      	beq.n	80089e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80089cc:	2301      	movs	r3, #1
 80089ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089d0:	4b0f      	ldr	r3, [pc, #60]	; (8008a10 <xTaskResumeAll+0x138>)
 80089d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	f3bf 8f4f 	dsb	sy
 80089dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089e0:	f001 f8e0 	bl	8009ba4 <vPortExitCritical>

	return xAlreadyYielded;
 80089e4:	68bb      	ldr	r3, [r7, #8]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	20001254 	.word	0x20001254
 80089f4:	2000122c 	.word	0x2000122c
 80089f8:	200011ec 	.word	0x200011ec
 80089fc:	20001234 	.word	0x20001234
 8008a00:	20000d5c 	.word	0x20000d5c
 8008a04:	20000d58 	.word	0x20000d58
 8008a08:	20001240 	.word	0x20001240
 8008a0c:	2000123c 	.word	0x2000123c
 8008a10:	e000ed04 	.word	0xe000ed04

08008a14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008a1a:	4b05      	ldr	r3, [pc, #20]	; (8008a30 <xTaskGetTickCount+0x1c>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008a20:	687b      	ldr	r3, [r7, #4]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	370c      	adds	r7, #12
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	20001230 	.word	0x20001230

08008a34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b086      	sub	sp, #24
 8008a38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a3e:	4b4f      	ldr	r3, [pc, #316]	; (8008b7c <xTaskIncrementTick+0x148>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f040 808f 	bne.w	8008b66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a48:	4b4d      	ldr	r3, [pc, #308]	; (8008b80 <xTaskIncrementTick+0x14c>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a50:	4a4b      	ldr	r2, [pc, #300]	; (8008b80 <xTaskIncrementTick+0x14c>)
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d120      	bne.n	8008a9e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008a5c:	4b49      	ldr	r3, [pc, #292]	; (8008b84 <xTaskIncrementTick+0x150>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00a      	beq.n	8008a7c <xTaskIncrementTick+0x48>
	__asm volatile
 8008a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6a:	f383 8811 	msr	BASEPRI, r3
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	f3bf 8f4f 	dsb	sy
 8008a76:	603b      	str	r3, [r7, #0]
}
 8008a78:	bf00      	nop
 8008a7a:	e7fe      	b.n	8008a7a <xTaskIncrementTick+0x46>
 8008a7c:	4b41      	ldr	r3, [pc, #260]	; (8008b84 <xTaskIncrementTick+0x150>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	60fb      	str	r3, [r7, #12]
 8008a82:	4b41      	ldr	r3, [pc, #260]	; (8008b88 <xTaskIncrementTick+0x154>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a3f      	ldr	r2, [pc, #252]	; (8008b84 <xTaskIncrementTick+0x150>)
 8008a88:	6013      	str	r3, [r2, #0]
 8008a8a:	4a3f      	ldr	r2, [pc, #252]	; (8008b88 <xTaskIncrementTick+0x154>)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6013      	str	r3, [r2, #0]
 8008a90:	4b3e      	ldr	r3, [pc, #248]	; (8008b8c <xTaskIncrementTick+0x158>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	3301      	adds	r3, #1
 8008a96:	4a3d      	ldr	r2, [pc, #244]	; (8008b8c <xTaskIncrementTick+0x158>)
 8008a98:	6013      	str	r3, [r2, #0]
 8008a9a:	f000 fadb 	bl	8009054 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a9e:	4b3c      	ldr	r3, [pc, #240]	; (8008b90 <xTaskIncrementTick+0x15c>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	693a      	ldr	r2, [r7, #16]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d349      	bcc.n	8008b3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008aa8:	4b36      	ldr	r3, [pc, #216]	; (8008b84 <xTaskIncrementTick+0x150>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d104      	bne.n	8008abc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ab2:	4b37      	ldr	r3, [pc, #220]	; (8008b90 <xTaskIncrementTick+0x15c>)
 8008ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab8:	601a      	str	r2, [r3, #0]
					break;
 8008aba:	e03f      	b.n	8008b3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008abc:	4b31      	ldr	r3, [pc, #196]	; (8008b84 <xTaskIncrementTick+0x150>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d203      	bcs.n	8008adc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ad4:	4a2e      	ldr	r2, [pc, #184]	; (8008b90 <xTaskIncrementTick+0x15c>)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ada:	e02f      	b.n	8008b3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	3304      	adds	r3, #4
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f7fe ff79 	bl	80079d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d004      	beq.n	8008af8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	3318      	adds	r3, #24
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fe ff70 	bl	80079d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008afc:	4b25      	ldr	r3, [pc, #148]	; (8008b94 <xTaskIncrementTick+0x160>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d903      	bls.n	8008b0c <xTaskIncrementTick+0xd8>
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b08:	4a22      	ldr	r2, [pc, #136]	; (8008b94 <xTaskIncrementTick+0x160>)
 8008b0a:	6013      	str	r3, [r2, #0]
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b10:	4613      	mov	r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	4413      	add	r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	4a1f      	ldr	r2, [pc, #124]	; (8008b98 <xTaskIncrementTick+0x164>)
 8008b1a:	441a      	add	r2, r3
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	3304      	adds	r3, #4
 8008b20:	4619      	mov	r1, r3
 8008b22:	4610      	mov	r0, r2
 8008b24:	f7fe fefb 	bl	800791e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b2c:	4b1b      	ldr	r3, [pc, #108]	; (8008b9c <xTaskIncrementTick+0x168>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d3b8      	bcc.n	8008aa8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b36:	2301      	movs	r3, #1
 8008b38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b3a:	e7b5      	b.n	8008aa8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b3c:	4b17      	ldr	r3, [pc, #92]	; (8008b9c <xTaskIncrementTick+0x168>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b42:	4915      	ldr	r1, [pc, #84]	; (8008b98 <xTaskIncrementTick+0x164>)
 8008b44:	4613      	mov	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4413      	add	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	440b      	add	r3, r1
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d901      	bls.n	8008b58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008b54:	2301      	movs	r3, #1
 8008b56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008b58:	4b11      	ldr	r3, [pc, #68]	; (8008ba0 <xTaskIncrementTick+0x16c>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d007      	beq.n	8008b70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008b60:	2301      	movs	r3, #1
 8008b62:	617b      	str	r3, [r7, #20]
 8008b64:	e004      	b.n	8008b70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008b66:	4b0f      	ldr	r3, [pc, #60]	; (8008ba4 <xTaskIncrementTick+0x170>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	4a0d      	ldr	r2, [pc, #52]	; (8008ba4 <xTaskIncrementTick+0x170>)
 8008b6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008b70:	697b      	ldr	r3, [r7, #20]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20001254 	.word	0x20001254
 8008b80:	20001230 	.word	0x20001230
 8008b84:	200011e4 	.word	0x200011e4
 8008b88:	200011e8 	.word	0x200011e8
 8008b8c:	20001244 	.word	0x20001244
 8008b90:	2000124c 	.word	0x2000124c
 8008b94:	20001234 	.word	0x20001234
 8008b98:	20000d5c 	.word	0x20000d5c
 8008b9c:	20000d58 	.word	0x20000d58
 8008ba0:	20001240 	.word	0x20001240
 8008ba4:	2000123c 	.word	0x2000123c

08008ba8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008bae:	4b2a      	ldr	r3, [pc, #168]	; (8008c58 <vTaskSwitchContext+0xb0>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d003      	beq.n	8008bbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008bb6:	4b29      	ldr	r3, [pc, #164]	; (8008c5c <vTaskSwitchContext+0xb4>)
 8008bb8:	2201      	movs	r2, #1
 8008bba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008bbc:	e046      	b.n	8008c4c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008bbe:	4b27      	ldr	r3, [pc, #156]	; (8008c5c <vTaskSwitchContext+0xb4>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bc4:	4b26      	ldr	r3, [pc, #152]	; (8008c60 <vTaskSwitchContext+0xb8>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	e010      	b.n	8008bee <vTaskSwitchContext+0x46>
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d10a      	bne.n	8008be8 <vTaskSwitchContext+0x40>
	__asm volatile
 8008bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	607b      	str	r3, [r7, #4]
}
 8008be4:	bf00      	nop
 8008be6:	e7fe      	b.n	8008be6 <vTaskSwitchContext+0x3e>
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	60fb      	str	r3, [r7, #12]
 8008bee:	491d      	ldr	r1, [pc, #116]	; (8008c64 <vTaskSwitchContext+0xbc>)
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	4413      	add	r3, r2
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	440b      	add	r3, r1
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d0e4      	beq.n	8008bcc <vTaskSwitchContext+0x24>
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	4613      	mov	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	4413      	add	r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	4a15      	ldr	r2, [pc, #84]	; (8008c64 <vTaskSwitchContext+0xbc>)
 8008c0e:	4413      	add	r3, r2
 8008c10:	60bb      	str	r3, [r7, #8]
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	605a      	str	r2, [r3, #4]
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	685a      	ldr	r2, [r3, #4]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	3308      	adds	r3, #8
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d104      	bne.n	8008c32 <vTaskSwitchContext+0x8a>
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	685a      	ldr	r2, [r3, #4]
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	605a      	str	r2, [r3, #4]
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	4a0b      	ldr	r2, [pc, #44]	; (8008c68 <vTaskSwitchContext+0xc0>)
 8008c3a:	6013      	str	r3, [r2, #0]
 8008c3c:	4a08      	ldr	r2, [pc, #32]	; (8008c60 <vTaskSwitchContext+0xb8>)
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c42:	4b09      	ldr	r3, [pc, #36]	; (8008c68 <vTaskSwitchContext+0xc0>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3354      	adds	r3, #84	; 0x54
 8008c48:	4a08      	ldr	r2, [pc, #32]	; (8008c6c <vTaskSwitchContext+0xc4>)
 8008c4a:	6013      	str	r3, [r2, #0]
}
 8008c4c:	bf00      	nop
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr
 8008c58:	20001254 	.word	0x20001254
 8008c5c:	20001240 	.word	0x20001240
 8008c60:	20001234 	.word	0x20001234
 8008c64:	20000d5c 	.word	0x20000d5c
 8008c68:	20000d58 	.word	0x20000d58
 8008c6c:	20000030 	.word	0x20000030

08008c70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10a      	bne.n	8008c96 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	60fb      	str	r3, [r7, #12]
}
 8008c92:	bf00      	nop
 8008c94:	e7fe      	b.n	8008c94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c96:	4b07      	ldr	r3, [pc, #28]	; (8008cb4 <vTaskPlaceOnEventList+0x44>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3318      	adds	r3, #24
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7fe fe61 	bl	8007966 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	6838      	ldr	r0, [r7, #0]
 8008ca8:	f000 fa80 	bl	80091ac <prvAddCurrentTaskToDelayedList>
}
 8008cac:	bf00      	nop
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	20000d58 	.word	0x20000d58

08008cb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b086      	sub	sp, #24
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	617b      	str	r3, [r7, #20]
}
 8008cdc:	bf00      	nop
 8008cde:	e7fe      	b.n	8008cde <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ce0:	4b0a      	ldr	r3, [pc, #40]	; (8008d0c <vTaskPlaceOnEventListRestricted+0x54>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3318      	adds	r3, #24
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	f7fe fe18 	bl	800791e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d002      	beq.n	8008cfa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cf8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008cfa:	6879      	ldr	r1, [r7, #4]
 8008cfc:	68b8      	ldr	r0, [r7, #8]
 8008cfe:	f000 fa55 	bl	80091ac <prvAddCurrentTaskToDelayedList>
	}
 8008d02:	bf00      	nop
 8008d04:	3718      	adds	r7, #24
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20000d58 	.word	0x20000d58

08008d10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d10a      	bne.n	8008d3c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2a:	f383 8811 	msr	BASEPRI, r3
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	f3bf 8f4f 	dsb	sy
 8008d36:	60fb      	str	r3, [r7, #12]
}
 8008d38:	bf00      	nop
 8008d3a:	e7fe      	b.n	8008d3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	3318      	adds	r3, #24
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7fe fe49 	bl	80079d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d46:	4b1e      	ldr	r3, [pc, #120]	; (8008dc0 <xTaskRemoveFromEventList+0xb0>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d11d      	bne.n	8008d8a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	3304      	adds	r3, #4
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fe40 	bl	80079d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5c:	4b19      	ldr	r3, [pc, #100]	; (8008dc4 <xTaskRemoveFromEventList+0xb4>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d903      	bls.n	8008d6c <xTaskRemoveFromEventList+0x5c>
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d68:	4a16      	ldr	r2, [pc, #88]	; (8008dc4 <xTaskRemoveFromEventList+0xb4>)
 8008d6a:	6013      	str	r3, [r2, #0]
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d70:	4613      	mov	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4413      	add	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4a13      	ldr	r2, [pc, #76]	; (8008dc8 <xTaskRemoveFromEventList+0xb8>)
 8008d7a:	441a      	add	r2, r3
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	3304      	adds	r3, #4
 8008d80:	4619      	mov	r1, r3
 8008d82:	4610      	mov	r0, r2
 8008d84:	f7fe fdcb 	bl	800791e <vListInsertEnd>
 8008d88:	e005      	b.n	8008d96 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	3318      	adds	r3, #24
 8008d8e:	4619      	mov	r1, r3
 8008d90:	480e      	ldr	r0, [pc, #56]	; (8008dcc <xTaskRemoveFromEventList+0xbc>)
 8008d92:	f7fe fdc4 	bl	800791e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d9a:	4b0d      	ldr	r3, [pc, #52]	; (8008dd0 <xTaskRemoveFromEventList+0xc0>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d905      	bls.n	8008db0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008da4:	2301      	movs	r3, #1
 8008da6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008da8:	4b0a      	ldr	r3, [pc, #40]	; (8008dd4 <xTaskRemoveFromEventList+0xc4>)
 8008daa:	2201      	movs	r2, #1
 8008dac:	601a      	str	r2, [r3, #0]
 8008dae:	e001      	b.n	8008db4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008db0:	2300      	movs	r3, #0
 8008db2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008db4:	697b      	ldr	r3, [r7, #20]
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3718      	adds	r7, #24
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	20001254 	.word	0x20001254
 8008dc4:	20001234 	.word	0x20001234
 8008dc8:	20000d5c 	.word	0x20000d5c
 8008dcc:	200011ec 	.word	0x200011ec
 8008dd0:	20000d58 	.word	0x20000d58
 8008dd4:	20001240 	.word	0x20001240

08008dd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008de0:	4b06      	ldr	r3, [pc, #24]	; (8008dfc <vTaskInternalSetTimeOutState+0x24>)
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008de8:	4b05      	ldr	r3, [pc, #20]	; (8008e00 <vTaskInternalSetTimeOutState+0x28>)
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	605a      	str	r2, [r3, #4]
}
 8008df0:	bf00      	nop
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	20001244 	.word	0x20001244
 8008e00:	20001230 	.word	0x20001230

08008e04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b088      	sub	sp, #32
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10a      	bne.n	8008e2a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e18:	f383 8811 	msr	BASEPRI, r3
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	613b      	str	r3, [r7, #16]
}
 8008e26:	bf00      	nop
 8008e28:	e7fe      	b.n	8008e28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d10a      	bne.n	8008e46 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e34:	f383 8811 	msr	BASEPRI, r3
 8008e38:	f3bf 8f6f 	isb	sy
 8008e3c:	f3bf 8f4f 	dsb	sy
 8008e40:	60fb      	str	r3, [r7, #12]
}
 8008e42:	bf00      	nop
 8008e44:	e7fe      	b.n	8008e44 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008e46:	f000 fe7d 	bl	8009b44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e4a:	4b1d      	ldr	r3, [pc, #116]	; (8008ec0 <xTaskCheckForTimeOut+0xbc>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	1ad3      	subs	r3, r2, r3
 8008e58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e62:	d102      	bne.n	8008e6a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e64:	2300      	movs	r3, #0
 8008e66:	61fb      	str	r3, [r7, #28]
 8008e68:	e023      	b.n	8008eb2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	4b15      	ldr	r3, [pc, #84]	; (8008ec4 <xTaskCheckForTimeOut+0xc0>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d007      	beq.n	8008e86 <xTaskCheckForTimeOut+0x82>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d302      	bcc.n	8008e86 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e80:	2301      	movs	r3, #1
 8008e82:	61fb      	str	r3, [r7, #28]
 8008e84:	e015      	b.n	8008eb2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	697a      	ldr	r2, [r7, #20]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d20b      	bcs.n	8008ea8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	1ad2      	subs	r2, r2, r3
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f7ff ff9b 	bl	8008dd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	61fb      	str	r3, [r7, #28]
 8008ea6:	e004      	b.n	8008eb2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008eb2:	f000 fe77 	bl	8009ba4 <vPortExitCritical>

	return xReturn;
 8008eb6:	69fb      	ldr	r3, [r7, #28]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3720      	adds	r7, #32
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	20001230 	.word	0x20001230
 8008ec4:	20001244 	.word	0x20001244

08008ec8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008ec8:	b480      	push	{r7}
 8008eca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008ecc:	4b03      	ldr	r3, [pc, #12]	; (8008edc <vTaskMissedYield+0x14>)
 8008ece:	2201      	movs	r2, #1
 8008ed0:	601a      	str	r2, [r3, #0]
}
 8008ed2:	bf00      	nop
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr
 8008edc:	20001240 	.word	0x20001240

08008ee0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ee8:	f000 f852 	bl	8008f90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008eec:	4b06      	ldr	r3, [pc, #24]	; (8008f08 <prvIdleTask+0x28>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d9f9      	bls.n	8008ee8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ef4:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <prvIdleTask+0x2c>)
 8008ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008efa:	601a      	str	r2, [r3, #0]
 8008efc:	f3bf 8f4f 	dsb	sy
 8008f00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f04:	e7f0      	b.n	8008ee8 <prvIdleTask+0x8>
 8008f06:	bf00      	nop
 8008f08:	20000d5c 	.word	0x20000d5c
 8008f0c:	e000ed04 	.word	0xe000ed04

08008f10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f16:	2300      	movs	r3, #0
 8008f18:	607b      	str	r3, [r7, #4]
 8008f1a:	e00c      	b.n	8008f36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	4613      	mov	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	4413      	add	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4a12      	ldr	r2, [pc, #72]	; (8008f70 <prvInitialiseTaskLists+0x60>)
 8008f28:	4413      	add	r3, r2
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fe fcca 	bl	80078c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	3301      	adds	r3, #1
 8008f34:	607b      	str	r3, [r7, #4]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b37      	cmp	r3, #55	; 0x37
 8008f3a:	d9ef      	bls.n	8008f1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f3c:	480d      	ldr	r0, [pc, #52]	; (8008f74 <prvInitialiseTaskLists+0x64>)
 8008f3e:	f7fe fcc1 	bl	80078c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f42:	480d      	ldr	r0, [pc, #52]	; (8008f78 <prvInitialiseTaskLists+0x68>)
 8008f44:	f7fe fcbe 	bl	80078c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f48:	480c      	ldr	r0, [pc, #48]	; (8008f7c <prvInitialiseTaskLists+0x6c>)
 8008f4a:	f7fe fcbb 	bl	80078c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f4e:	480c      	ldr	r0, [pc, #48]	; (8008f80 <prvInitialiseTaskLists+0x70>)
 8008f50:	f7fe fcb8 	bl	80078c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f54:	480b      	ldr	r0, [pc, #44]	; (8008f84 <prvInitialiseTaskLists+0x74>)
 8008f56:	f7fe fcb5 	bl	80078c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f5a:	4b0b      	ldr	r3, [pc, #44]	; (8008f88 <prvInitialiseTaskLists+0x78>)
 8008f5c:	4a05      	ldr	r2, [pc, #20]	; (8008f74 <prvInitialiseTaskLists+0x64>)
 8008f5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f60:	4b0a      	ldr	r3, [pc, #40]	; (8008f8c <prvInitialiseTaskLists+0x7c>)
 8008f62:	4a05      	ldr	r2, [pc, #20]	; (8008f78 <prvInitialiseTaskLists+0x68>)
 8008f64:	601a      	str	r2, [r3, #0]
}
 8008f66:	bf00      	nop
 8008f68:	3708      	adds	r7, #8
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	20000d5c 	.word	0x20000d5c
 8008f74:	200011bc 	.word	0x200011bc
 8008f78:	200011d0 	.word	0x200011d0
 8008f7c:	200011ec 	.word	0x200011ec
 8008f80:	20001200 	.word	0x20001200
 8008f84:	20001218 	.word	0x20001218
 8008f88:	200011e4 	.word	0x200011e4
 8008f8c:	200011e8 	.word	0x200011e8

08008f90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f96:	e019      	b.n	8008fcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f98:	f000 fdd4 	bl	8009b44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f9c:	4b10      	ldr	r3, [pc, #64]	; (8008fe0 <prvCheckTasksWaitingTermination+0x50>)
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f7fe fd15 	bl	80079d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008fae:	4b0d      	ldr	r3, [pc, #52]	; (8008fe4 <prvCheckTasksWaitingTermination+0x54>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	3b01      	subs	r3, #1
 8008fb4:	4a0b      	ldr	r2, [pc, #44]	; (8008fe4 <prvCheckTasksWaitingTermination+0x54>)
 8008fb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008fb8:	4b0b      	ldr	r3, [pc, #44]	; (8008fe8 <prvCheckTasksWaitingTermination+0x58>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	4a0a      	ldr	r2, [pc, #40]	; (8008fe8 <prvCheckTasksWaitingTermination+0x58>)
 8008fc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008fc2:	f000 fdef 	bl	8009ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f810 	bl	8008fec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fcc:	4b06      	ldr	r3, [pc, #24]	; (8008fe8 <prvCheckTasksWaitingTermination+0x58>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1e1      	bne.n	8008f98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008fd4:	bf00      	nop
 8008fd6:	bf00      	nop
 8008fd8:	3708      	adds	r7, #8
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20001200 	.word	0x20001200
 8008fe4:	2000122c 	.word	0x2000122c
 8008fe8:	20001214 	.word	0x20001214

08008fec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	3354      	adds	r3, #84	; 0x54
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f002 fa03 	bl	800b404 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009004:	2b00      	cmp	r3, #0
 8009006:	d108      	bne.n	800901a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800900c:	4618      	mov	r0, r3
 800900e:	f000 ff87 	bl	8009f20 <vPortFree>
				vPortFree( pxTCB );
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 ff84 	bl	8009f20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009018:	e018      	b.n	800904c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009020:	2b01      	cmp	r3, #1
 8009022:	d103      	bne.n	800902c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 ff7b 	bl	8009f20 <vPortFree>
	}
 800902a:	e00f      	b.n	800904c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009032:	2b02      	cmp	r3, #2
 8009034:	d00a      	beq.n	800904c <prvDeleteTCB+0x60>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	60fb      	str	r3, [r7, #12]
}
 8009048:	bf00      	nop
 800904a:	e7fe      	b.n	800904a <prvDeleteTCB+0x5e>
	}
 800904c:	bf00      	nop
 800904e:	3710      	adds	r7, #16
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800905a:	4b0c      	ldr	r3, [pc, #48]	; (800908c <prvResetNextTaskUnblockTime+0x38>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d104      	bne.n	800906e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009064:	4b0a      	ldr	r3, [pc, #40]	; (8009090 <prvResetNextTaskUnblockTime+0x3c>)
 8009066:	f04f 32ff 	mov.w	r2, #4294967295
 800906a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800906c:	e008      	b.n	8009080 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800906e:	4b07      	ldr	r3, [pc, #28]	; (800908c <prvResetNextTaskUnblockTime+0x38>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	68db      	ldr	r3, [r3, #12]
 8009076:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	4a04      	ldr	r2, [pc, #16]	; (8009090 <prvResetNextTaskUnblockTime+0x3c>)
 800907e:	6013      	str	r3, [r2, #0]
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	200011e4 	.word	0x200011e4
 8009090:	2000124c 	.word	0x2000124c

08009094 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800909a:	4b0b      	ldr	r3, [pc, #44]	; (80090c8 <xTaskGetSchedulerState+0x34>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d102      	bne.n	80090a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80090a2:	2301      	movs	r3, #1
 80090a4:	607b      	str	r3, [r7, #4]
 80090a6:	e008      	b.n	80090ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090a8:	4b08      	ldr	r3, [pc, #32]	; (80090cc <xTaskGetSchedulerState+0x38>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d102      	bne.n	80090b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090b0:	2302      	movs	r3, #2
 80090b2:	607b      	str	r3, [r7, #4]
 80090b4:	e001      	b.n	80090ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80090b6:	2300      	movs	r3, #0
 80090b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80090ba:	687b      	ldr	r3, [r7, #4]
	}
 80090bc:	4618      	mov	r0, r3
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr
 80090c8:	20001238 	.word	0x20001238
 80090cc:	20001254 	.word	0x20001254

080090d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80090dc:	2300      	movs	r3, #0
 80090de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d056      	beq.n	8009194 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090e6:	4b2e      	ldr	r3, [pc, #184]	; (80091a0 <xTaskPriorityDisinherit+0xd0>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d00a      	beq.n	8009106 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80090f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	60fb      	str	r3, [r7, #12]
}
 8009102:	bf00      	nop
 8009104:	e7fe      	b.n	8009104 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10a      	bne.n	8009124 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	60bb      	str	r3, [r7, #8]
}
 8009120:	bf00      	nop
 8009122:	e7fe      	b.n	8009122 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009128:	1e5a      	subs	r2, r3, #1
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009136:	429a      	cmp	r2, r3
 8009138:	d02c      	beq.n	8009194 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800913e:	2b00      	cmp	r3, #0
 8009140:	d128      	bne.n	8009194 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	3304      	adds	r3, #4
 8009146:	4618      	mov	r0, r3
 8009148:	f7fe fc46 	bl	80079d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009158:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009164:	4b0f      	ldr	r3, [pc, #60]	; (80091a4 <xTaskPriorityDisinherit+0xd4>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	429a      	cmp	r2, r3
 800916a:	d903      	bls.n	8009174 <xTaskPriorityDisinherit+0xa4>
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009170:	4a0c      	ldr	r2, [pc, #48]	; (80091a4 <xTaskPriorityDisinherit+0xd4>)
 8009172:	6013      	str	r3, [r2, #0]
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009178:	4613      	mov	r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	4413      	add	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4a09      	ldr	r2, [pc, #36]	; (80091a8 <xTaskPriorityDisinherit+0xd8>)
 8009182:	441a      	add	r2, r3
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	3304      	adds	r3, #4
 8009188:	4619      	mov	r1, r3
 800918a:	4610      	mov	r0, r2
 800918c:	f7fe fbc7 	bl	800791e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009190:	2301      	movs	r3, #1
 8009192:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009194:	697b      	ldr	r3, [r7, #20]
	}
 8009196:	4618      	mov	r0, r3
 8009198:	3718      	adds	r7, #24
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	20000d58 	.word	0x20000d58
 80091a4:	20001234 	.word	0x20001234
 80091a8:	20000d5c 	.word	0x20000d5c

080091ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80091b6:	4b21      	ldr	r3, [pc, #132]	; (800923c <prvAddCurrentTaskToDelayedList+0x90>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091bc:	4b20      	ldr	r3, [pc, #128]	; (8009240 <prvAddCurrentTaskToDelayedList+0x94>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3304      	adds	r3, #4
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7fe fc08 	bl	80079d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ce:	d10a      	bne.n	80091e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d007      	beq.n	80091e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091d6:	4b1a      	ldr	r3, [pc, #104]	; (8009240 <prvAddCurrentTaskToDelayedList+0x94>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	3304      	adds	r3, #4
 80091dc:	4619      	mov	r1, r3
 80091de:	4819      	ldr	r0, [pc, #100]	; (8009244 <prvAddCurrentTaskToDelayedList+0x98>)
 80091e0:	f7fe fb9d 	bl	800791e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80091e4:	e026      	b.n	8009234 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4413      	add	r3, r2
 80091ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80091ee:	4b14      	ldr	r3, [pc, #80]	; (8009240 <prvAddCurrentTaskToDelayedList+0x94>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d209      	bcs.n	8009212 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091fe:	4b12      	ldr	r3, [pc, #72]	; (8009248 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	4b0f      	ldr	r3, [pc, #60]	; (8009240 <prvAddCurrentTaskToDelayedList+0x94>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	3304      	adds	r3, #4
 8009208:	4619      	mov	r1, r3
 800920a:	4610      	mov	r0, r2
 800920c:	f7fe fbab 	bl	8007966 <vListInsert>
}
 8009210:	e010      	b.n	8009234 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009212:	4b0e      	ldr	r3, [pc, #56]	; (800924c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	4b0a      	ldr	r3, [pc, #40]	; (8009240 <prvAddCurrentTaskToDelayedList+0x94>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3304      	adds	r3, #4
 800921c:	4619      	mov	r1, r3
 800921e:	4610      	mov	r0, r2
 8009220:	f7fe fba1 	bl	8007966 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009224:	4b0a      	ldr	r3, [pc, #40]	; (8009250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	429a      	cmp	r2, r3
 800922c:	d202      	bcs.n	8009234 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800922e:	4a08      	ldr	r2, [pc, #32]	; (8009250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	6013      	str	r3, [r2, #0]
}
 8009234:	bf00      	nop
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	20001230 	.word	0x20001230
 8009240:	20000d58 	.word	0x20000d58
 8009244:	20001218 	.word	0x20001218
 8009248:	200011e8 	.word	0x200011e8
 800924c:	200011e4 	.word	0x200011e4
 8009250:	2000124c 	.word	0x2000124c

08009254 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b08a      	sub	sp, #40	; 0x28
 8009258:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800925a:	2300      	movs	r3, #0
 800925c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800925e:	f000 fb07 	bl	8009870 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009262:	4b1c      	ldr	r3, [pc, #112]	; (80092d4 <xTimerCreateTimerTask+0x80>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d021      	beq.n	80092ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800926a:	2300      	movs	r3, #0
 800926c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800926e:	2300      	movs	r3, #0
 8009270:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009272:	1d3a      	adds	r2, r7, #4
 8009274:	f107 0108 	add.w	r1, r7, #8
 8009278:	f107 030c 	add.w	r3, r7, #12
 800927c:	4618      	mov	r0, r3
 800927e:	f7fe fb07 	bl	8007890 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009282:	6879      	ldr	r1, [r7, #4]
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	9202      	str	r2, [sp, #8]
 800928a:	9301      	str	r3, [sp, #4]
 800928c:	2302      	movs	r3, #2
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	2300      	movs	r3, #0
 8009292:	460a      	mov	r2, r1
 8009294:	4910      	ldr	r1, [pc, #64]	; (80092d8 <xTimerCreateTimerTask+0x84>)
 8009296:	4811      	ldr	r0, [pc, #68]	; (80092dc <xTimerCreateTimerTask+0x88>)
 8009298:	f7ff f8b4 	bl	8008404 <xTaskCreateStatic>
 800929c:	4603      	mov	r3, r0
 800929e:	4a10      	ldr	r2, [pc, #64]	; (80092e0 <xTimerCreateTimerTask+0x8c>)
 80092a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80092a2:	4b0f      	ldr	r3, [pc, #60]	; (80092e0 <xTimerCreateTimerTask+0x8c>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d001      	beq.n	80092ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80092aa:	2301      	movs	r3, #1
 80092ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d10a      	bne.n	80092ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 80092b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b8:	f383 8811 	msr	BASEPRI, r3
 80092bc:	f3bf 8f6f 	isb	sy
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	613b      	str	r3, [r7, #16]
}
 80092c6:	bf00      	nop
 80092c8:	e7fe      	b.n	80092c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80092ca:	697b      	ldr	r3, [r7, #20]
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3718      	adds	r7, #24
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}
 80092d4:	20001288 	.word	0x20001288
 80092d8:	0800da50 	.word	0x0800da50
 80092dc:	08009419 	.word	0x08009419
 80092e0:	2000128c 	.word	0x2000128c

080092e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b08a      	sub	sp, #40	; 0x28
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80092f2:	2300      	movs	r3, #0
 80092f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d10a      	bne.n	8009312 <xTimerGenericCommand+0x2e>
	__asm volatile
 80092fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009300:	f383 8811 	msr	BASEPRI, r3
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	f3bf 8f4f 	dsb	sy
 800930c:	623b      	str	r3, [r7, #32]
}
 800930e:	bf00      	nop
 8009310:	e7fe      	b.n	8009310 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009312:	4b1a      	ldr	r3, [pc, #104]	; (800937c <xTimerGenericCommand+0x98>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d02a      	beq.n	8009370 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	2b05      	cmp	r3, #5
 800932a:	dc18      	bgt.n	800935e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800932c:	f7ff feb2 	bl	8009094 <xTaskGetSchedulerState>
 8009330:	4603      	mov	r3, r0
 8009332:	2b02      	cmp	r3, #2
 8009334:	d109      	bne.n	800934a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009336:	4b11      	ldr	r3, [pc, #68]	; (800937c <xTimerGenericCommand+0x98>)
 8009338:	6818      	ldr	r0, [r3, #0]
 800933a:	f107 0110 	add.w	r1, r7, #16
 800933e:	2300      	movs	r3, #0
 8009340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009342:	f7fe fc77 	bl	8007c34 <xQueueGenericSend>
 8009346:	6278      	str	r0, [r7, #36]	; 0x24
 8009348:	e012      	b.n	8009370 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800934a:	4b0c      	ldr	r3, [pc, #48]	; (800937c <xTimerGenericCommand+0x98>)
 800934c:	6818      	ldr	r0, [r3, #0]
 800934e:	f107 0110 	add.w	r1, r7, #16
 8009352:	2300      	movs	r3, #0
 8009354:	2200      	movs	r2, #0
 8009356:	f7fe fc6d 	bl	8007c34 <xQueueGenericSend>
 800935a:	6278      	str	r0, [r7, #36]	; 0x24
 800935c:	e008      	b.n	8009370 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800935e:	4b07      	ldr	r3, [pc, #28]	; (800937c <xTimerGenericCommand+0x98>)
 8009360:	6818      	ldr	r0, [r3, #0]
 8009362:	f107 0110 	add.w	r1, r7, #16
 8009366:	2300      	movs	r3, #0
 8009368:	683a      	ldr	r2, [r7, #0]
 800936a:	f7fe fd61 	bl	8007e30 <xQueueGenericSendFromISR>
 800936e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009372:	4618      	mov	r0, r3
 8009374:	3728      	adds	r7, #40	; 0x28
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20001288 	.word	0x20001288

08009380 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b088      	sub	sp, #32
 8009384:	af02      	add	r7, sp, #8
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800938a:	4b22      	ldr	r3, [pc, #136]	; (8009414 <prvProcessExpiredTimer+0x94>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	3304      	adds	r3, #4
 8009398:	4618      	mov	r0, r3
 800939a:	f7fe fb1d 	bl	80079d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093a4:	f003 0304 	and.w	r3, r3, #4
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d022      	beq.n	80093f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	699a      	ldr	r2, [r3, #24]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	18d1      	adds	r1, r2, r3
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	683a      	ldr	r2, [r7, #0]
 80093b8:	6978      	ldr	r0, [r7, #20]
 80093ba:	f000 f8d1 	bl	8009560 <prvInsertTimerInActiveList>
 80093be:	4603      	mov	r3, r0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d01f      	beq.n	8009404 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093c4:	2300      	movs	r3, #0
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	2300      	movs	r3, #0
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	2100      	movs	r1, #0
 80093ce:	6978      	ldr	r0, [r7, #20]
 80093d0:	f7ff ff88 	bl	80092e4 <xTimerGenericCommand>
 80093d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d113      	bne.n	8009404 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80093dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	60fb      	str	r3, [r7, #12]
}
 80093ee:	bf00      	nop
 80093f0:	e7fe      	b.n	80093f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093f8:	f023 0301 	bic.w	r3, r3, #1
 80093fc:	b2da      	uxtb	r2, r3
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	6a1b      	ldr	r3, [r3, #32]
 8009408:	6978      	ldr	r0, [r7, #20]
 800940a:	4798      	blx	r3
}
 800940c:	bf00      	nop
 800940e:	3718      	adds	r7, #24
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	20001280 	.word	0x20001280

08009418 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009420:	f107 0308 	add.w	r3, r7, #8
 8009424:	4618      	mov	r0, r3
 8009426:	f000 f857 	bl	80094d8 <prvGetNextExpireTime>
 800942a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	4619      	mov	r1, r3
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f000 f803 	bl	800943c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009436:	f000 f8d5 	bl	80095e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800943a:	e7f1      	b.n	8009420 <prvTimerTask+0x8>

0800943c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009446:	f7ff fa39 	bl	80088bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800944a:	f107 0308 	add.w	r3, r7, #8
 800944e:	4618      	mov	r0, r3
 8009450:	f000 f866 	bl	8009520 <prvSampleTimeNow>
 8009454:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d130      	bne.n	80094be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10a      	bne.n	8009478 <prvProcessTimerOrBlockTask+0x3c>
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	429a      	cmp	r2, r3
 8009468:	d806      	bhi.n	8009478 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800946a:	f7ff fa35 	bl	80088d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800946e:	68f9      	ldr	r1, [r7, #12]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f7ff ff85 	bl	8009380 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009476:	e024      	b.n	80094c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d008      	beq.n	8009490 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800947e:	4b13      	ldr	r3, [pc, #76]	; (80094cc <prvProcessTimerOrBlockTask+0x90>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d101      	bne.n	800948c <prvProcessTimerOrBlockTask+0x50>
 8009488:	2301      	movs	r3, #1
 800948a:	e000      	b.n	800948e <prvProcessTimerOrBlockTask+0x52>
 800948c:	2300      	movs	r3, #0
 800948e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009490:	4b0f      	ldr	r3, [pc, #60]	; (80094d0 <prvProcessTimerOrBlockTask+0x94>)
 8009492:	6818      	ldr	r0, [r3, #0]
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	1ad3      	subs	r3, r2, r3
 800949a:	683a      	ldr	r2, [r7, #0]
 800949c:	4619      	mov	r1, r3
 800949e:	f7fe ff7d 	bl	800839c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80094a2:	f7ff fa19 	bl	80088d8 <xTaskResumeAll>
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10a      	bne.n	80094c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80094ac:	4b09      	ldr	r3, [pc, #36]	; (80094d4 <prvProcessTimerOrBlockTask+0x98>)
 80094ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094b2:	601a      	str	r2, [r3, #0]
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	f3bf 8f6f 	isb	sy
}
 80094bc:	e001      	b.n	80094c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80094be:	f7ff fa0b 	bl	80088d8 <xTaskResumeAll>
}
 80094c2:	bf00      	nop
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	20001284 	.word	0x20001284
 80094d0:	20001288 	.word	0x20001288
 80094d4:	e000ed04 	.word	0xe000ed04

080094d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80094d8:	b480      	push	{r7}
 80094da:	b085      	sub	sp, #20
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80094e0:	4b0e      	ldr	r3, [pc, #56]	; (800951c <prvGetNextExpireTime+0x44>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d101      	bne.n	80094ee <prvGetNextExpireTime+0x16>
 80094ea:	2201      	movs	r2, #1
 80094ec:	e000      	b.n	80094f0 <prvGetNextExpireTime+0x18>
 80094ee:	2200      	movs	r2, #0
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d105      	bne.n	8009508 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094fc:	4b07      	ldr	r3, [pc, #28]	; (800951c <prvGetNextExpireTime+0x44>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	60fb      	str	r3, [r7, #12]
 8009506:	e001      	b.n	800950c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009508:	2300      	movs	r3, #0
 800950a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800950c:	68fb      	ldr	r3, [r7, #12]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20001280 	.word	0x20001280

08009520 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009528:	f7ff fa74 	bl	8008a14 <xTaskGetTickCount>
 800952c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800952e:	4b0b      	ldr	r3, [pc, #44]	; (800955c <prvSampleTimeNow+0x3c>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	68fa      	ldr	r2, [r7, #12]
 8009534:	429a      	cmp	r2, r3
 8009536:	d205      	bcs.n	8009544 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009538:	f000 f936 	bl	80097a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	601a      	str	r2, [r3, #0]
 8009542:	e002      	b.n	800954a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800954a:	4a04      	ldr	r2, [pc, #16]	; (800955c <prvSampleTimeNow+0x3c>)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009550:	68fb      	ldr	r3, [r7, #12]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	20001290 	.word	0x20001290

08009560 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
 800956c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800956e:	2300      	movs	r3, #0
 8009570:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	68fa      	ldr	r2, [r7, #12]
 800957c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800957e:	68ba      	ldr	r2, [r7, #8]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	429a      	cmp	r2, r3
 8009584:	d812      	bhi.n	80095ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009586:	687a      	ldr	r2, [r7, #4]
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	1ad2      	subs	r2, r2, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	429a      	cmp	r2, r3
 8009592:	d302      	bcc.n	800959a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009594:	2301      	movs	r3, #1
 8009596:	617b      	str	r3, [r7, #20]
 8009598:	e01b      	b.n	80095d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800959a:	4b10      	ldr	r3, [pc, #64]	; (80095dc <prvInsertTimerInActiveList+0x7c>)
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	3304      	adds	r3, #4
 80095a2:	4619      	mov	r1, r3
 80095a4:	4610      	mov	r0, r2
 80095a6:	f7fe f9de 	bl	8007966 <vListInsert>
 80095aa:	e012      	b.n	80095d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d206      	bcs.n	80095c2 <prvInsertTimerInActiveList+0x62>
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d302      	bcc.n	80095c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80095bc:	2301      	movs	r3, #1
 80095be:	617b      	str	r3, [r7, #20]
 80095c0:	e007      	b.n	80095d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80095c2:	4b07      	ldr	r3, [pc, #28]	; (80095e0 <prvInsertTimerInActiveList+0x80>)
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	3304      	adds	r3, #4
 80095ca:	4619      	mov	r1, r3
 80095cc:	4610      	mov	r0, r2
 80095ce:	f7fe f9ca 	bl	8007966 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80095d2:	697b      	ldr	r3, [r7, #20]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3718      	adds	r7, #24
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	20001284 	.word	0x20001284
 80095e0:	20001280 	.word	0x20001280

080095e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b08e      	sub	sp, #56	; 0x38
 80095e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80095ea:	e0ca      	b.n	8009782 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	da18      	bge.n	8009624 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80095f2:	1d3b      	adds	r3, r7, #4
 80095f4:	3304      	adds	r3, #4
 80095f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80095f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d10a      	bne.n	8009614 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80095fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009602:	f383 8811 	msr	BASEPRI, r3
 8009606:	f3bf 8f6f 	isb	sy
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	61fb      	str	r3, [r7, #28]
}
 8009610:	bf00      	nop
 8009612:	e7fe      	b.n	8009612 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800961a:	6850      	ldr	r0, [r2, #4]
 800961c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800961e:	6892      	ldr	r2, [r2, #8]
 8009620:	4611      	mov	r1, r2
 8009622:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	f2c0 80aa 	blt.w	8009780 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	695b      	ldr	r3, [r3, #20]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d004      	beq.n	8009642 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	3304      	adds	r3, #4
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe f9cb 	bl	80079d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009642:	463b      	mov	r3, r7
 8009644:	4618      	mov	r0, r3
 8009646:	f7ff ff6b 	bl	8009520 <prvSampleTimeNow>
 800964a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2b09      	cmp	r3, #9
 8009650:	f200 8097 	bhi.w	8009782 <prvProcessReceivedCommands+0x19e>
 8009654:	a201      	add	r2, pc, #4	; (adr r2, 800965c <prvProcessReceivedCommands+0x78>)
 8009656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800965a:	bf00      	nop
 800965c:	08009685 	.word	0x08009685
 8009660:	08009685 	.word	0x08009685
 8009664:	08009685 	.word	0x08009685
 8009668:	080096f9 	.word	0x080096f9
 800966c:	0800970d 	.word	0x0800970d
 8009670:	08009757 	.word	0x08009757
 8009674:	08009685 	.word	0x08009685
 8009678:	08009685 	.word	0x08009685
 800967c:	080096f9 	.word	0x080096f9
 8009680:	0800970d 	.word	0x0800970d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800968a:	f043 0301 	orr.w	r3, r3, #1
 800968e:	b2da      	uxtb	r2, r3
 8009690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009692:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009696:	68ba      	ldr	r2, [r7, #8]
 8009698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800969a:	699b      	ldr	r3, [r3, #24]
 800969c:	18d1      	adds	r1, r2, r3
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096a4:	f7ff ff5c 	bl	8009560 <prvInsertTimerInActiveList>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d069      	beq.n	8009782 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b0:	6a1b      	ldr	r3, [r3, #32]
 80096b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096bc:	f003 0304 	and.w	r3, r3, #4
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d05e      	beq.n	8009782 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80096c4:	68ba      	ldr	r2, [r7, #8]
 80096c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	441a      	add	r2, r3
 80096cc:	2300      	movs	r3, #0
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	2300      	movs	r3, #0
 80096d2:	2100      	movs	r1, #0
 80096d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096d6:	f7ff fe05 	bl	80092e4 <xTimerGenericCommand>
 80096da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80096dc:	6a3b      	ldr	r3, [r7, #32]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d14f      	bne.n	8009782 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80096e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e6:	f383 8811 	msr	BASEPRI, r3
 80096ea:	f3bf 8f6f 	isb	sy
 80096ee:	f3bf 8f4f 	dsb	sy
 80096f2:	61bb      	str	r3, [r7, #24]
}
 80096f4:	bf00      	nop
 80096f6:	e7fe      	b.n	80096f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096fe:	f023 0301 	bic.w	r3, r3, #1
 8009702:	b2da      	uxtb	r2, r3
 8009704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009706:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800970a:	e03a      	b.n	8009782 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800970c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009712:	f043 0301 	orr.w	r3, r3, #1
 8009716:	b2da      	uxtb	r2, r3
 8009718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009722:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009726:	699b      	ldr	r3, [r3, #24]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d10a      	bne.n	8009742 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800972c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009730:	f383 8811 	msr	BASEPRI, r3
 8009734:	f3bf 8f6f 	isb	sy
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	617b      	str	r3, [r7, #20]
}
 800973e:	bf00      	nop
 8009740:	e7fe      	b.n	8009740 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009744:	699a      	ldr	r2, [r3, #24]
 8009746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009748:	18d1      	adds	r1, r2, r3
 800974a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800974e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009750:	f7ff ff06 	bl	8009560 <prvInsertTimerInActiveList>
					break;
 8009754:	e015      	b.n	8009782 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009758:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800975c:	f003 0302 	and.w	r3, r3, #2
 8009760:	2b00      	cmp	r3, #0
 8009762:	d103      	bne.n	800976c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009764:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009766:	f000 fbdb 	bl	8009f20 <vPortFree>
 800976a:	e00a      	b.n	8009782 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800976c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009772:	f023 0301 	bic.w	r3, r3, #1
 8009776:	b2da      	uxtb	r2, r3
 8009778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800977e:	e000      	b.n	8009782 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009780:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009782:	4b08      	ldr	r3, [pc, #32]	; (80097a4 <prvProcessReceivedCommands+0x1c0>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	1d39      	adds	r1, r7, #4
 8009788:	2200      	movs	r2, #0
 800978a:	4618      	mov	r0, r3
 800978c:	f7fe fbec 	bl	8007f68 <xQueueReceive>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	f47f af2a 	bne.w	80095ec <prvProcessReceivedCommands+0x8>
	}
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	3730      	adds	r7, #48	; 0x30
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
 80097a2:	bf00      	nop
 80097a4:	20001288 	.word	0x20001288

080097a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b088      	sub	sp, #32
 80097ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097ae:	e048      	b.n	8009842 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097b0:	4b2d      	ldr	r3, [pc, #180]	; (8009868 <prvSwitchTimerLists+0xc0>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ba:	4b2b      	ldr	r3, [pc, #172]	; (8009868 <prvSwitchTimerLists+0xc0>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	3304      	adds	r3, #4
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7fe f905 	bl	80079d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097dc:	f003 0304 	and.w	r3, r3, #4
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d02e      	beq.n	8009842 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	693a      	ldr	r2, [r7, #16]
 80097ea:	4413      	add	r3, r2
 80097ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d90e      	bls.n	8009814 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009802:	4b19      	ldr	r3, [pc, #100]	; (8009868 <prvSwitchTimerLists+0xc0>)
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	3304      	adds	r3, #4
 800980a:	4619      	mov	r1, r3
 800980c:	4610      	mov	r0, r2
 800980e:	f7fe f8aa 	bl	8007966 <vListInsert>
 8009812:	e016      	b.n	8009842 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009814:	2300      	movs	r3, #0
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	2300      	movs	r3, #0
 800981a:	693a      	ldr	r2, [r7, #16]
 800981c:	2100      	movs	r1, #0
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	f7ff fd60 	bl	80092e4 <xTimerGenericCommand>
 8009824:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10a      	bne.n	8009842 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009830:	f383 8811 	msr	BASEPRI, r3
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	603b      	str	r3, [r7, #0]
}
 800983e:	bf00      	nop
 8009840:	e7fe      	b.n	8009840 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009842:	4b09      	ldr	r3, [pc, #36]	; (8009868 <prvSwitchTimerLists+0xc0>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1b1      	bne.n	80097b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800984c:	4b06      	ldr	r3, [pc, #24]	; (8009868 <prvSwitchTimerLists+0xc0>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009852:	4b06      	ldr	r3, [pc, #24]	; (800986c <prvSwitchTimerLists+0xc4>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a04      	ldr	r2, [pc, #16]	; (8009868 <prvSwitchTimerLists+0xc0>)
 8009858:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800985a:	4a04      	ldr	r2, [pc, #16]	; (800986c <prvSwitchTimerLists+0xc4>)
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	6013      	str	r3, [r2, #0]
}
 8009860:	bf00      	nop
 8009862:	3718      	adds	r7, #24
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	20001280 	.word	0x20001280
 800986c:	20001284 	.word	0x20001284

08009870 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009876:	f000 f965 	bl	8009b44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800987a:	4b15      	ldr	r3, [pc, #84]	; (80098d0 <prvCheckForValidListAndQueue+0x60>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d120      	bne.n	80098c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009882:	4814      	ldr	r0, [pc, #80]	; (80098d4 <prvCheckForValidListAndQueue+0x64>)
 8009884:	f7fe f81e 	bl	80078c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009888:	4813      	ldr	r0, [pc, #76]	; (80098d8 <prvCheckForValidListAndQueue+0x68>)
 800988a:	f7fe f81b 	bl	80078c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800988e:	4b13      	ldr	r3, [pc, #76]	; (80098dc <prvCheckForValidListAndQueue+0x6c>)
 8009890:	4a10      	ldr	r2, [pc, #64]	; (80098d4 <prvCheckForValidListAndQueue+0x64>)
 8009892:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009894:	4b12      	ldr	r3, [pc, #72]	; (80098e0 <prvCheckForValidListAndQueue+0x70>)
 8009896:	4a10      	ldr	r2, [pc, #64]	; (80098d8 <prvCheckForValidListAndQueue+0x68>)
 8009898:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800989a:	2300      	movs	r3, #0
 800989c:	9300      	str	r3, [sp, #0]
 800989e:	4b11      	ldr	r3, [pc, #68]	; (80098e4 <prvCheckForValidListAndQueue+0x74>)
 80098a0:	4a11      	ldr	r2, [pc, #68]	; (80098e8 <prvCheckForValidListAndQueue+0x78>)
 80098a2:	2110      	movs	r1, #16
 80098a4:	200a      	movs	r0, #10
 80098a6:	f7fe f929 	bl	8007afc <xQueueGenericCreateStatic>
 80098aa:	4603      	mov	r3, r0
 80098ac:	4a08      	ldr	r2, [pc, #32]	; (80098d0 <prvCheckForValidListAndQueue+0x60>)
 80098ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80098b0:	4b07      	ldr	r3, [pc, #28]	; (80098d0 <prvCheckForValidListAndQueue+0x60>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d005      	beq.n	80098c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80098b8:	4b05      	ldr	r3, [pc, #20]	; (80098d0 <prvCheckForValidListAndQueue+0x60>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	490b      	ldr	r1, [pc, #44]	; (80098ec <prvCheckForValidListAndQueue+0x7c>)
 80098be:	4618      	mov	r0, r3
 80098c0:	f7fe fd42 	bl	8008348 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098c4:	f000 f96e 	bl	8009ba4 <vPortExitCritical>
}
 80098c8:	bf00      	nop
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop
 80098d0:	20001288 	.word	0x20001288
 80098d4:	20001258 	.word	0x20001258
 80098d8:	2000126c 	.word	0x2000126c
 80098dc:	20001280 	.word	0x20001280
 80098e0:	20001284 	.word	0x20001284
 80098e4:	20001334 	.word	0x20001334
 80098e8:	20001294 	.word	0x20001294
 80098ec:	0800da58 	.word	0x0800da58

080098f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	3b04      	subs	r3, #4
 8009900:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009908:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3b04      	subs	r3, #4
 800990e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	f023 0201 	bic.w	r2, r3, #1
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	3b04      	subs	r3, #4
 800991e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009920:	4a0c      	ldr	r2, [pc, #48]	; (8009954 <pxPortInitialiseStack+0x64>)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	3b14      	subs	r3, #20
 800992a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	3b04      	subs	r3, #4
 8009936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f06f 0202 	mvn.w	r2, #2
 800993e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	3b20      	subs	r3, #32
 8009944:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009946:	68fb      	ldr	r3, [r7, #12]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3714      	adds	r7, #20
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr
 8009954:	08009959 	.word	0x08009959

08009958 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009958:	b480      	push	{r7}
 800995a:	b085      	sub	sp, #20
 800995c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800995e:	2300      	movs	r3, #0
 8009960:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009962:	4b12      	ldr	r3, [pc, #72]	; (80099ac <prvTaskExitError+0x54>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800996a:	d00a      	beq.n	8009982 <prvTaskExitError+0x2a>
	__asm volatile
 800996c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009970:	f383 8811 	msr	BASEPRI, r3
 8009974:	f3bf 8f6f 	isb	sy
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	60fb      	str	r3, [r7, #12]
}
 800997e:	bf00      	nop
 8009980:	e7fe      	b.n	8009980 <prvTaskExitError+0x28>
	__asm volatile
 8009982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009986:	f383 8811 	msr	BASEPRI, r3
 800998a:	f3bf 8f6f 	isb	sy
 800998e:	f3bf 8f4f 	dsb	sy
 8009992:	60bb      	str	r3, [r7, #8]
}
 8009994:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009996:	bf00      	nop
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d0fc      	beq.n	8009998 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800999e:	bf00      	nop
 80099a0:	bf00      	nop
 80099a2:	3714      	adds	r7, #20
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	2000002c 	.word	0x2000002c

080099b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80099b0:	4b07      	ldr	r3, [pc, #28]	; (80099d0 <pxCurrentTCBConst2>)
 80099b2:	6819      	ldr	r1, [r3, #0]
 80099b4:	6808      	ldr	r0, [r1, #0]
 80099b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ba:	f380 8809 	msr	PSP, r0
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f04f 0000 	mov.w	r0, #0
 80099c6:	f380 8811 	msr	BASEPRI, r0
 80099ca:	4770      	bx	lr
 80099cc:	f3af 8000 	nop.w

080099d0 <pxCurrentTCBConst2>:
 80099d0:	20000d58 	.word	0x20000d58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80099d4:	bf00      	nop
 80099d6:	bf00      	nop

080099d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80099d8:	4808      	ldr	r0, [pc, #32]	; (80099fc <prvPortStartFirstTask+0x24>)
 80099da:	6800      	ldr	r0, [r0, #0]
 80099dc:	6800      	ldr	r0, [r0, #0]
 80099de:	f380 8808 	msr	MSP, r0
 80099e2:	f04f 0000 	mov.w	r0, #0
 80099e6:	f380 8814 	msr	CONTROL, r0
 80099ea:	b662      	cpsie	i
 80099ec:	b661      	cpsie	f
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	f3bf 8f6f 	isb	sy
 80099f6:	df00      	svc	0
 80099f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80099fa:	bf00      	nop
 80099fc:	e000ed08 	.word	0xe000ed08

08009a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009a06:	4b46      	ldr	r3, [pc, #280]	; (8009b20 <xPortStartScheduler+0x120>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a46      	ldr	r2, [pc, #280]	; (8009b24 <xPortStartScheduler+0x124>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d10a      	bne.n	8009a26 <xPortStartScheduler+0x26>
	__asm volatile
 8009a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a14:	f383 8811 	msr	BASEPRI, r3
 8009a18:	f3bf 8f6f 	isb	sy
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	613b      	str	r3, [r7, #16]
}
 8009a22:	bf00      	nop
 8009a24:	e7fe      	b.n	8009a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009a26:	4b3e      	ldr	r3, [pc, #248]	; (8009b20 <xPortStartScheduler+0x120>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a3f      	ldr	r2, [pc, #252]	; (8009b28 <xPortStartScheduler+0x128>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d10a      	bne.n	8009a46 <xPortStartScheduler+0x46>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	60fb      	str	r3, [r7, #12]
}
 8009a42:	bf00      	nop
 8009a44:	e7fe      	b.n	8009a44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a46:	4b39      	ldr	r3, [pc, #228]	; (8009b2c <xPortStartScheduler+0x12c>)
 8009a48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	22ff      	movs	r2, #255	; 0xff
 8009a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a60:	78fb      	ldrb	r3, [r7, #3]
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009a68:	b2da      	uxtb	r2, r3
 8009a6a:	4b31      	ldr	r3, [pc, #196]	; (8009b30 <xPortStartScheduler+0x130>)
 8009a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a6e:	4b31      	ldr	r3, [pc, #196]	; (8009b34 <xPortStartScheduler+0x134>)
 8009a70:	2207      	movs	r2, #7
 8009a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a74:	e009      	b.n	8009a8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009a76:	4b2f      	ldr	r3, [pc, #188]	; (8009b34 <xPortStartScheduler+0x134>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3b01      	subs	r3, #1
 8009a7c:	4a2d      	ldr	r2, [pc, #180]	; (8009b34 <xPortStartScheduler+0x134>)
 8009a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a80:	78fb      	ldrb	r3, [r7, #3]
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	005b      	lsls	r3, r3, #1
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a8a:	78fb      	ldrb	r3, [r7, #3]
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a92:	2b80      	cmp	r3, #128	; 0x80
 8009a94:	d0ef      	beq.n	8009a76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a96:	4b27      	ldr	r3, [pc, #156]	; (8009b34 <xPortStartScheduler+0x134>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f1c3 0307 	rsb	r3, r3, #7
 8009a9e:	2b04      	cmp	r3, #4
 8009aa0:	d00a      	beq.n	8009ab8 <xPortStartScheduler+0xb8>
	__asm volatile
 8009aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa6:	f383 8811 	msr	BASEPRI, r3
 8009aaa:	f3bf 8f6f 	isb	sy
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	60bb      	str	r3, [r7, #8]
}
 8009ab4:	bf00      	nop
 8009ab6:	e7fe      	b.n	8009ab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ab8:	4b1e      	ldr	r3, [pc, #120]	; (8009b34 <xPortStartScheduler+0x134>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	021b      	lsls	r3, r3, #8
 8009abe:	4a1d      	ldr	r2, [pc, #116]	; (8009b34 <xPortStartScheduler+0x134>)
 8009ac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ac2:	4b1c      	ldr	r3, [pc, #112]	; (8009b34 <xPortStartScheduler+0x134>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009aca:	4a1a      	ldr	r2, [pc, #104]	; (8009b34 <xPortStartScheduler+0x134>)
 8009acc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009ad6:	4b18      	ldr	r3, [pc, #96]	; (8009b38 <xPortStartScheduler+0x138>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a17      	ldr	r2, [pc, #92]	; (8009b38 <xPortStartScheduler+0x138>)
 8009adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ae2:	4b15      	ldr	r3, [pc, #84]	; (8009b38 <xPortStartScheduler+0x138>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a14      	ldr	r2, [pc, #80]	; (8009b38 <xPortStartScheduler+0x138>)
 8009ae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009aec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009aee:	f000 f8dd 	bl	8009cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009af2:	4b12      	ldr	r3, [pc, #72]	; (8009b3c <xPortStartScheduler+0x13c>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009af8:	f000 f8fc 	bl	8009cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009afc:	4b10      	ldr	r3, [pc, #64]	; (8009b40 <xPortStartScheduler+0x140>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a0f      	ldr	r2, [pc, #60]	; (8009b40 <xPortStartScheduler+0x140>)
 8009b02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009b06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b08:	f7ff ff66 	bl	80099d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009b0c:	f7ff f84c 	bl	8008ba8 <vTaskSwitchContext>
	prvTaskExitError();
 8009b10:	f7ff ff22 	bl	8009958 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3718      	adds	r7, #24
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	e000ed00 	.word	0xe000ed00
 8009b24:	410fc271 	.word	0x410fc271
 8009b28:	410fc270 	.word	0x410fc270
 8009b2c:	e000e400 	.word	0xe000e400
 8009b30:	20001384 	.word	0x20001384
 8009b34:	20001388 	.word	0x20001388
 8009b38:	e000ed20 	.word	0xe000ed20
 8009b3c:	2000002c 	.word	0x2000002c
 8009b40:	e000ef34 	.word	0xe000ef34

08009b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
	__asm volatile
 8009b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
 8009b5a:	607b      	str	r3, [r7, #4]
}
 8009b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b5e:	4b0f      	ldr	r3, [pc, #60]	; (8009b9c <vPortEnterCritical+0x58>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	3301      	adds	r3, #1
 8009b64:	4a0d      	ldr	r2, [pc, #52]	; (8009b9c <vPortEnterCritical+0x58>)
 8009b66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b68:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <vPortEnterCritical+0x58>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d10f      	bne.n	8009b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b70:	4b0b      	ldr	r3, [pc, #44]	; (8009ba0 <vPortEnterCritical+0x5c>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <vPortEnterCritical+0x4c>
	__asm volatile
 8009b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7e:	f383 8811 	msr	BASEPRI, r3
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	603b      	str	r3, [r7, #0]
}
 8009b8c:	bf00      	nop
 8009b8e:	e7fe      	b.n	8009b8e <vPortEnterCritical+0x4a>
	}
}
 8009b90:	bf00      	nop
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr
 8009b9c:	2000002c 	.word	0x2000002c
 8009ba0:	e000ed04 	.word	0xe000ed04

08009ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009baa:	4b12      	ldr	r3, [pc, #72]	; (8009bf4 <vPortExitCritical+0x50>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d10a      	bne.n	8009bc8 <vPortExitCritical+0x24>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb6:	f383 8811 	msr	BASEPRI, r3
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	607b      	str	r3, [r7, #4]
}
 8009bc4:	bf00      	nop
 8009bc6:	e7fe      	b.n	8009bc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009bc8:	4b0a      	ldr	r3, [pc, #40]	; (8009bf4 <vPortExitCritical+0x50>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	4a09      	ldr	r2, [pc, #36]	; (8009bf4 <vPortExitCritical+0x50>)
 8009bd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009bd2:	4b08      	ldr	r3, [pc, #32]	; (8009bf4 <vPortExitCritical+0x50>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d105      	bne.n	8009be6 <vPortExitCritical+0x42>
 8009bda:	2300      	movs	r3, #0
 8009bdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	f383 8811 	msr	BASEPRI, r3
}
 8009be4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009be6:	bf00      	nop
 8009be8:	370c      	adds	r7, #12
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	2000002c 	.word	0x2000002c
	...

08009c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009c00:	f3ef 8009 	mrs	r0, PSP
 8009c04:	f3bf 8f6f 	isb	sy
 8009c08:	4b15      	ldr	r3, [pc, #84]	; (8009c60 <pxCurrentTCBConst>)
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	f01e 0f10 	tst.w	lr, #16
 8009c10:	bf08      	it	eq
 8009c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1a:	6010      	str	r0, [r2, #0]
 8009c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009c20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009c24:	f380 8811 	msr	BASEPRI, r0
 8009c28:	f3bf 8f4f 	dsb	sy
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f7fe ffba 	bl	8008ba8 <vTaskSwitchContext>
 8009c34:	f04f 0000 	mov.w	r0, #0
 8009c38:	f380 8811 	msr	BASEPRI, r0
 8009c3c:	bc09      	pop	{r0, r3}
 8009c3e:	6819      	ldr	r1, [r3, #0]
 8009c40:	6808      	ldr	r0, [r1, #0]
 8009c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c46:	f01e 0f10 	tst.w	lr, #16
 8009c4a:	bf08      	it	eq
 8009c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009c50:	f380 8809 	msr	PSP, r0
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	4770      	bx	lr
 8009c5a:	bf00      	nop
 8009c5c:	f3af 8000 	nop.w

08009c60 <pxCurrentTCBConst>:
 8009c60:	20000d58 	.word	0x20000d58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c64:	bf00      	nop
 8009c66:	bf00      	nop

08009c68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c72:	f383 8811 	msr	BASEPRI, r3
 8009c76:	f3bf 8f6f 	isb	sy
 8009c7a:	f3bf 8f4f 	dsb	sy
 8009c7e:	607b      	str	r3, [r7, #4]
}
 8009c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c82:	f7fe fed7 	bl	8008a34 <xTaskIncrementTick>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d003      	beq.n	8009c94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c8c:	4b06      	ldr	r3, [pc, #24]	; (8009ca8 <xPortSysTickHandler+0x40>)
 8009c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c92:	601a      	str	r2, [r3, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f383 8811 	msr	BASEPRI, r3
}
 8009c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009ca0:	bf00      	nop
 8009ca2:	3708      	adds	r7, #8
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	e000ed04 	.word	0xe000ed04

08009cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009cac:	b480      	push	{r7}
 8009cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009cb0:	4b0b      	ldr	r3, [pc, #44]	; (8009ce0 <vPortSetupTimerInterrupt+0x34>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009cb6:	4b0b      	ldr	r3, [pc, #44]	; (8009ce4 <vPortSetupTimerInterrupt+0x38>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009cbc:	4b0a      	ldr	r3, [pc, #40]	; (8009ce8 <vPortSetupTimerInterrupt+0x3c>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a0a      	ldr	r2, [pc, #40]	; (8009cec <vPortSetupTimerInterrupt+0x40>)
 8009cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc6:	099b      	lsrs	r3, r3, #6
 8009cc8:	4a09      	ldr	r2, [pc, #36]	; (8009cf0 <vPortSetupTimerInterrupt+0x44>)
 8009cca:	3b01      	subs	r3, #1
 8009ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009cce:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <vPortSetupTimerInterrupt+0x34>)
 8009cd0:	2207      	movs	r2, #7
 8009cd2:	601a      	str	r2, [r3, #0]
}
 8009cd4:	bf00      	nop
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop
 8009ce0:	e000e010 	.word	0xe000e010
 8009ce4:	e000e018 	.word	0xe000e018
 8009ce8:	20000020 	.word	0x20000020
 8009cec:	10624dd3 	.word	0x10624dd3
 8009cf0:	e000e014 	.word	0xe000e014

08009cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009d04 <vPortEnableVFP+0x10>
 8009cf8:	6801      	ldr	r1, [r0, #0]
 8009cfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009cfe:	6001      	str	r1, [r0, #0]
 8009d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009d02:	bf00      	nop
 8009d04:	e000ed88 	.word	0xe000ed88

08009d08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009d0e:	f3ef 8305 	mrs	r3, IPSR
 8009d12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2b0f      	cmp	r3, #15
 8009d18:	d914      	bls.n	8009d44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009d1a:	4a17      	ldr	r2, [pc, #92]	; (8009d78 <vPortValidateInterruptPriority+0x70>)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	4413      	add	r3, r2
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009d24:	4b15      	ldr	r3, [pc, #84]	; (8009d7c <vPortValidateInterruptPriority+0x74>)
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	7afa      	ldrb	r2, [r7, #11]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d20a      	bcs.n	8009d44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d32:	f383 8811 	msr	BASEPRI, r3
 8009d36:	f3bf 8f6f 	isb	sy
 8009d3a:	f3bf 8f4f 	dsb	sy
 8009d3e:	607b      	str	r3, [r7, #4]
}
 8009d40:	bf00      	nop
 8009d42:	e7fe      	b.n	8009d42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009d44:	4b0e      	ldr	r3, [pc, #56]	; (8009d80 <vPortValidateInterruptPriority+0x78>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009d4c:	4b0d      	ldr	r3, [pc, #52]	; (8009d84 <vPortValidateInterruptPriority+0x7c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d90a      	bls.n	8009d6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d58:	f383 8811 	msr	BASEPRI, r3
 8009d5c:	f3bf 8f6f 	isb	sy
 8009d60:	f3bf 8f4f 	dsb	sy
 8009d64:	603b      	str	r3, [r7, #0]
}
 8009d66:	bf00      	nop
 8009d68:	e7fe      	b.n	8009d68 <vPortValidateInterruptPriority+0x60>
	}
 8009d6a:	bf00      	nop
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	e000e3f0 	.word	0xe000e3f0
 8009d7c:	20001384 	.word	0x20001384
 8009d80:	e000ed0c 	.word	0xe000ed0c
 8009d84:	20001388 	.word	0x20001388

08009d88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b08a      	sub	sp, #40	; 0x28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d90:	2300      	movs	r3, #0
 8009d92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d94:	f7fe fd92 	bl	80088bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d98:	4b5b      	ldr	r3, [pc, #364]	; (8009f08 <pvPortMalloc+0x180>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d101      	bne.n	8009da4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009da0:	f000 f920 	bl	8009fe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009da4:	4b59      	ldr	r3, [pc, #356]	; (8009f0c <pvPortMalloc+0x184>)
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4013      	ands	r3, r2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f040 8093 	bne.w	8009ed8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d01d      	beq.n	8009df4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009db8:	2208      	movs	r2, #8
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f003 0307 	and.w	r3, r3, #7
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d014      	beq.n	8009df4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f023 0307 	bic.w	r3, r3, #7
 8009dd0:	3308      	adds	r3, #8
 8009dd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f003 0307 	and.w	r3, r3, #7
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <pvPortMalloc+0x6c>
	__asm volatile
 8009dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de2:	f383 8811 	msr	BASEPRI, r3
 8009de6:	f3bf 8f6f 	isb	sy
 8009dea:	f3bf 8f4f 	dsb	sy
 8009dee:	617b      	str	r3, [r7, #20]
}
 8009df0:	bf00      	nop
 8009df2:	e7fe      	b.n	8009df2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d06e      	beq.n	8009ed8 <pvPortMalloc+0x150>
 8009dfa:	4b45      	ldr	r3, [pc, #276]	; (8009f10 <pvPortMalloc+0x188>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d869      	bhi.n	8009ed8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009e04:	4b43      	ldr	r3, [pc, #268]	; (8009f14 <pvPortMalloc+0x18c>)
 8009e06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009e08:	4b42      	ldr	r3, [pc, #264]	; (8009f14 <pvPortMalloc+0x18c>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009e0e:	e004      	b.n	8009e1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d903      	bls.n	8009e2c <pvPortMalloc+0xa4>
 8009e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1f1      	bne.n	8009e10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009e2c:	4b36      	ldr	r3, [pc, #216]	; (8009f08 <pvPortMalloc+0x180>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d050      	beq.n	8009ed8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	2208      	movs	r2, #8
 8009e3c:	4413      	add	r3, r2
 8009e3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	6a3b      	ldr	r3, [r7, #32]
 8009e46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4a:	685a      	ldr	r2, [r3, #4]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	1ad2      	subs	r2, r2, r3
 8009e50:	2308      	movs	r3, #8
 8009e52:	005b      	lsls	r3, r3, #1
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d91f      	bls.n	8009e98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	4413      	add	r3, r2
 8009e5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	f003 0307 	and.w	r3, r3, #7
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00a      	beq.n	8009e80 <pvPortMalloc+0xf8>
	__asm volatile
 8009e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e6e:	f383 8811 	msr	BASEPRI, r3
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	613b      	str	r3, [r7, #16]
}
 8009e7c:	bf00      	nop
 8009e7e:	e7fe      	b.n	8009e7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e82:	685a      	ldr	r2, [r3, #4]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	1ad2      	subs	r2, r2, r3
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e92:	69b8      	ldr	r0, [r7, #24]
 8009e94:	f000 f908 	bl	800a0a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e98:	4b1d      	ldr	r3, [pc, #116]	; (8009f10 <pvPortMalloc+0x188>)
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	1ad3      	subs	r3, r2, r3
 8009ea2:	4a1b      	ldr	r2, [pc, #108]	; (8009f10 <pvPortMalloc+0x188>)
 8009ea4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009ea6:	4b1a      	ldr	r3, [pc, #104]	; (8009f10 <pvPortMalloc+0x188>)
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	4b1b      	ldr	r3, [pc, #108]	; (8009f18 <pvPortMalloc+0x190>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d203      	bcs.n	8009eba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009eb2:	4b17      	ldr	r3, [pc, #92]	; (8009f10 <pvPortMalloc+0x188>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a18      	ldr	r2, [pc, #96]	; (8009f18 <pvPortMalloc+0x190>)
 8009eb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebc:	685a      	ldr	r2, [r3, #4]
 8009ebe:	4b13      	ldr	r3, [pc, #76]	; (8009f0c <pvPortMalloc+0x184>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	431a      	orrs	r2, r3
 8009ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eca:	2200      	movs	r2, #0
 8009ecc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009ece:	4b13      	ldr	r3, [pc, #76]	; (8009f1c <pvPortMalloc+0x194>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	4a11      	ldr	r2, [pc, #68]	; (8009f1c <pvPortMalloc+0x194>)
 8009ed6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009ed8:	f7fe fcfe 	bl	80088d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	f003 0307 	and.w	r3, r3, #7
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <pvPortMalloc+0x174>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	60fb      	str	r3, [r7, #12]
}
 8009ef8:	bf00      	nop
 8009efa:	e7fe      	b.n	8009efa <pvPortMalloc+0x172>
	return pvReturn;
 8009efc:	69fb      	ldr	r3, [r7, #28]
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3728      	adds	r7, #40	; 0x28
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	20004f94 	.word	0x20004f94
 8009f0c:	20004fa8 	.word	0x20004fa8
 8009f10:	20004f98 	.word	0x20004f98
 8009f14:	20004f8c 	.word	0x20004f8c
 8009f18:	20004f9c 	.word	0x20004f9c
 8009f1c:	20004fa0 	.word	0x20004fa0

08009f20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b086      	sub	sp, #24
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d04d      	beq.n	8009fce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009f32:	2308      	movs	r3, #8
 8009f34:	425b      	negs	r3, r3
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	4413      	add	r3, r2
 8009f3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	685a      	ldr	r2, [r3, #4]
 8009f44:	4b24      	ldr	r3, [pc, #144]	; (8009fd8 <vPortFree+0xb8>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4013      	ands	r3, r2
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d10a      	bne.n	8009f64 <vPortFree+0x44>
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	60fb      	str	r3, [r7, #12]
}
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d00a      	beq.n	8009f82 <vPortFree+0x62>
	__asm volatile
 8009f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f70:	f383 8811 	msr	BASEPRI, r3
 8009f74:	f3bf 8f6f 	isb	sy
 8009f78:	f3bf 8f4f 	dsb	sy
 8009f7c:	60bb      	str	r3, [r7, #8]
}
 8009f7e:	bf00      	nop
 8009f80:	e7fe      	b.n	8009f80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	685a      	ldr	r2, [r3, #4]
 8009f86:	4b14      	ldr	r3, [pc, #80]	; (8009fd8 <vPortFree+0xb8>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d01e      	beq.n	8009fce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d11a      	bne.n	8009fce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	685a      	ldr	r2, [r3, #4]
 8009f9c:	4b0e      	ldr	r3, [pc, #56]	; (8009fd8 <vPortFree+0xb8>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	43db      	mvns	r3, r3
 8009fa2:	401a      	ands	r2, r3
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009fa8:	f7fe fc88 	bl	80088bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	685a      	ldr	r2, [r3, #4]
 8009fb0:	4b0a      	ldr	r3, [pc, #40]	; (8009fdc <vPortFree+0xbc>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	4a09      	ldr	r2, [pc, #36]	; (8009fdc <vPortFree+0xbc>)
 8009fb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009fba:	6938      	ldr	r0, [r7, #16]
 8009fbc:	f000 f874 	bl	800a0a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009fc0:	4b07      	ldr	r3, [pc, #28]	; (8009fe0 <vPortFree+0xc0>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	3301      	adds	r3, #1
 8009fc6:	4a06      	ldr	r2, [pc, #24]	; (8009fe0 <vPortFree+0xc0>)
 8009fc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009fca:	f7fe fc85 	bl	80088d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009fce:	bf00      	nop
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	20004fa8 	.word	0x20004fa8
 8009fdc:	20004f98 	.word	0x20004f98
 8009fe0:	20004fa4 	.word	0x20004fa4

08009fe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009fea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009fee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009ff0:	4b27      	ldr	r3, [pc, #156]	; (800a090 <prvHeapInit+0xac>)
 8009ff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f003 0307 	and.w	r3, r3, #7
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d00c      	beq.n	800a018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	3307      	adds	r3, #7
 800a002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f023 0307 	bic.w	r3, r3, #7
 800a00a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	1ad3      	subs	r3, r2, r3
 800a012:	4a1f      	ldr	r2, [pc, #124]	; (800a090 <prvHeapInit+0xac>)
 800a014:	4413      	add	r3, r2
 800a016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a01c:	4a1d      	ldr	r2, [pc, #116]	; (800a094 <prvHeapInit+0xb0>)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a022:	4b1c      	ldr	r3, [pc, #112]	; (800a094 <prvHeapInit+0xb0>)
 800a024:	2200      	movs	r2, #0
 800a026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	4413      	add	r3, r2
 800a02e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a030:	2208      	movs	r2, #8
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	1a9b      	subs	r3, r3, r2
 800a036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f023 0307 	bic.w	r3, r3, #7
 800a03e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	4a15      	ldr	r2, [pc, #84]	; (800a098 <prvHeapInit+0xb4>)
 800a044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a046:	4b14      	ldr	r3, [pc, #80]	; (800a098 <prvHeapInit+0xb4>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2200      	movs	r2, #0
 800a04c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a04e:	4b12      	ldr	r3, [pc, #72]	; (800a098 <prvHeapInit+0xb4>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2200      	movs	r2, #0
 800a054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	68fa      	ldr	r2, [r7, #12]
 800a05e:	1ad2      	subs	r2, r2, r3
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a064:	4b0c      	ldr	r3, [pc, #48]	; (800a098 <prvHeapInit+0xb4>)
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	4a0a      	ldr	r2, [pc, #40]	; (800a09c <prvHeapInit+0xb8>)
 800a072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	4a09      	ldr	r2, [pc, #36]	; (800a0a0 <prvHeapInit+0xbc>)
 800a07a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a07c:	4b09      	ldr	r3, [pc, #36]	; (800a0a4 <prvHeapInit+0xc0>)
 800a07e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a082:	601a      	str	r2, [r3, #0]
}
 800a084:	bf00      	nop
 800a086:	3714      	adds	r7, #20
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr
 800a090:	2000138c 	.word	0x2000138c
 800a094:	20004f8c 	.word	0x20004f8c
 800a098:	20004f94 	.word	0x20004f94
 800a09c:	20004f9c 	.word	0x20004f9c
 800a0a0:	20004f98 	.word	0x20004f98
 800a0a4:	20004fa8 	.word	0x20004fa8

0800a0a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a0b0:	4b28      	ldr	r3, [pc, #160]	; (800a154 <prvInsertBlockIntoFreeList+0xac>)
 800a0b2:	60fb      	str	r3, [r7, #12]
 800a0b4:	e002      	b.n	800a0bc <prvInsertBlockIntoFreeList+0x14>
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	60fb      	str	r3, [r7, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	687a      	ldr	r2, [r7, #4]
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d8f7      	bhi.n	800a0b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	68ba      	ldr	r2, [r7, #8]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d108      	bne.n	800a0ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	441a      	add	r2, r3
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	441a      	add	r2, r3
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d118      	bne.n	800a130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	4b15      	ldr	r3, [pc, #84]	; (800a158 <prvInsertBlockIntoFreeList+0xb0>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	429a      	cmp	r2, r3
 800a108:	d00d      	beq.n	800a126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	441a      	add	r2, r3
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	e008      	b.n	800a138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a126:	4b0c      	ldr	r3, [pc, #48]	; (800a158 <prvInsertBlockIntoFreeList+0xb0>)
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	601a      	str	r2, [r3, #0]
 800a12e:	e003      	b.n	800a138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d002      	beq.n	800a146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a146:	bf00      	nop
 800a148:	3714      	adds	r7, #20
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	20004f8c 	.word	0x20004f8c
 800a158:	20004f94 	.word	0x20004f94

0800a15c <_ICM20948_SelectUserBank>:
#define ICM20948_ENABLE_SENSORS 0x3F
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, int userBankNum) {
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b08a      	sub	sp, #40	; 0x28
 800a160:	af04      	add	r7, sp, #16
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	460b      	mov	r3, r1
 800a166:	607a      	str	r2, [r7, #4]
 800a168:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800a16a:	2300      	movs	r3, #0
 800a16c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	b2db      	uxtb	r3, r3
 800a172:	011b      	lsls	r3, r3, #4
 800a174:	b2db      	uxtb	r3, r3
 800a176:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 800a178:	7afb      	ldrb	r3, [r7, #11]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <_ICM20948_SelectUserBank+0x26>
 800a17e:	2368      	movs	r3, #104	; 0x68
 800a180:	e000      	b.n	800a184 <_ICM20948_SelectUserBank+0x28>
 800a182:	2369      	movs	r3, #105	; 0x69
 800a184:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800a186:	7dbb      	ldrb	r3, [r7, #22]
 800a188:	b29b      	uxth	r3, r3
 800a18a:	005b      	lsls	r3, r3, #1
 800a18c:	b299      	uxth	r1, r3
 800a18e:	230a      	movs	r3, #10
 800a190:	9302      	str	r3, [sp, #8]
 800a192:	2301      	movs	r3, #1
 800a194:	9301      	str	r3, [sp, #4]
 800a196:	f107 0315 	add.w	r3, r7, #21
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	2301      	movs	r3, #1
 800a19e:	227f      	movs	r2, #127	; 0x7f
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f7f9 fc97 	bl	8003ad4 <HAL_I2C_Mem_Write>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800a1aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3718      	adds	r7, #24
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}

0800a1b4 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData) {
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b088      	sub	sp, #32
 800a1b8:	af04      	add	r7, sp, #16
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	4608      	mov	r0, r1
 800a1be:	4611      	mov	r1, r2
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	70fb      	strb	r3, [r7, #3]
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	70bb      	strb	r3, [r7, #2]
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 800a1d2:	78fb      	ldrb	r3, [r7, #3]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d101      	bne.n	800a1dc <_ICM20948_WriteByte+0x28>
 800a1d8:	2368      	movs	r3, #104	; 0x68
 800a1da:	e000      	b.n	800a1de <_ICM20948_WriteByte+0x2a>
 800a1dc:	2369      	movs	r3, #105	; 0x69
 800a1de:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800a1e0:	7bbb      	ldrb	r3, [r7, #14]
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	005b      	lsls	r3, r3, #1
 800a1e6:	b299      	uxth	r1, r3
 800a1e8:	78bb      	ldrb	r3, [r7, #2]
 800a1ea:	b29a      	uxth	r2, r3
 800a1ec:	230a      	movs	r3, #10
 800a1ee:	9302      	str	r3, [sp, #8]
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	9301      	str	r3, [sp, #4]
 800a1f4:	1c7b      	adds	r3, r7, #1
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7f9 fc6a 	bl	8003ad4 <HAL_I2C_Mem_Write>
 800a200:	4603      	mov	r3, r0
 800a202:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800a204:	7bfb      	ldrb	r3, [r7, #15]
}
 800a206:	4618      	mov	r0, r3
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <ICM20948_init>:
	}
	
	return 0;
}

void ICM20948_init(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity) {
 800a20e:	b580      	push	{r7, lr}
 800a210:	b084      	sub	sp, #16
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
 800a216:	460b      	mov	r3, r1
 800a218:	70fb      	strb	r3, [r7, #3]
 800a21a:	4613      	mov	r3, r2
 800a21c:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800a21e:	2300      	movs	r3, #0
 800a220:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800a222:	78fb      	ldrb	r3, [r7, #3]
 800a224:	2200      	movs	r2, #0
 800a226:	4619      	mov	r1, r3
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f7ff ff97 	bl	800a15c <_ICM20948_SelectUserBank>
 800a22e:	4603      	mov	r3, r0
 800a230:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800a232:	78f9      	ldrb	r1, [r7, #3]
 800a234:	2380      	movs	r3, #128	; 0x80
 800a236:	2206      	movs	r2, #6
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7ff ffbb 	bl	800a1b4 <_ICM20948_WriteByte>
 800a23e:	4603      	mov	r3, r0
 800a240:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_RESET);

	HAL_Delay(200);
 800a242:	20c8      	movs	r0, #200	; 0xc8
 800a244:	f7f8 fd52 	bl	8002cec <HAL_Delay>

	status = _ICM20948_WriteByte(
 800a248:	78f9      	ldrb	r1, [r7, #3]
 800a24a:	2301      	movs	r3, #1
 800a24c:	2206      	movs	r2, #6
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7ff ffb0 	bl	800a1b4 <_ICM20948_WriteByte>
 800a254:	4603      	mov	r3, r0
 800a256:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
			ICM20948_DISABLE_SENSORS); */ // For some reason this needs to be tested

	// disable accelerometer
	status = _ICM20948_WriteByte(
 800a258:	78f9      	ldrb	r1, [r7, #3]
 800a25a:	2338      	movs	r3, #56	; 0x38
 800a25c:	2207      	movs	r2, #7
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7ff ffa8 	bl	800a1b4 <_ICM20948_WriteByte>
 800a264:	4603      	mov	r3, r0
 800a266:	73fb      	strb	r3, [r7, #15]
				hi2c,
				selectI2cAddress,
				ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
				0x38);

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800a268:	78fb      	ldrb	r3, [r7, #3]
 800a26a:	2202      	movs	r2, #2
 800a26c:	4619      	mov	r1, r3
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f7ff ff74 	bl	800a15c <_ICM20948_SelectUserBank>
 800a274:	4603      	mov	r3, r0
 800a276:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
			3 << GYRO_DLPFCFG_BIT|selectGyroSensitivity << BIT_1|EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800a278:	78bb      	ldrb	r3, [r7, #2]
 800a27a:	005b      	lsls	r3, r3, #1
 800a27c:	b25b      	sxtb	r3, r3
 800a27e:	f043 0319 	orr.w	r3, r3, #25
 800a282:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800a284:	b2db      	uxtb	r3, r3
 800a286:	78f9      	ldrb	r1, [r7, #3]
 800a288:	2201      	movs	r2, #1
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f7ff ff92 	bl	800a1b4 <_ICM20948_WriteByte>
 800a290:	4603      	mov	r3, r0
 800a292:	73fb      	strb	r3, [r7, #15]
//			hi2c,
//			selectI2cAddress,
//			ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
//			0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800a294:	78f9      	ldrb	r1, [r7, #3]
 800a296:	2304      	movs	r3, #4
 800a298:	2200      	movs	r2, #0
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7ff ff8a 	bl	800a1b4 <_ICM20948_WriteByte>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	73fb      	strb	r3, [r7, #15]
//			selectI2cAddress,
//			ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
//			0x04); // Don't understand how this works


	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800a2a4:	78fb      	ldrb	r3, [r7, #3]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f7ff ff56 	bl	800a15c <_ICM20948_SelectUserBank>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	73fb      	strb	r3, [r7, #15]
//
	status = _ICM20948_WriteByte(
 800a2b4:	78f9      	ldrb	r1, [r7, #3]
 800a2b6:	2302      	movs	r3, #2
 800a2b8:	220f      	movs	r2, #15
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f7ff ff7a 	bl	800a1b4 <_ICM20948_WriteByte>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
			0x02); // Don't understand how this works

//	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
}
 800a2c4:	bf00      	nop
 800a2c6:	3710      	adds	r7, #16
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	71fb      	strb	r3, [r7, #7]
 800a2d6:	e026      	b.n	800a326 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800a2d8:	79fb      	ldrb	r3, [r7, #7]
 800a2da:	3b50      	subs	r3, #80	; 0x50
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2100      	movs	r1, #0
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f000 f82b 	bl	800a33c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800a2e6:	2100      	movs	r1, #0
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	f000 f827 	bl	800a33c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	2010      	movs	r0, #16
 800a2f2:	f000 f823 	bl	800a33c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	71bb      	strb	r3, [r7, #6]
 800a2fa:	e00d      	b.n	800a318 <OLED_Refresh_Gram+0x4c>
 800a2fc:	79ba      	ldrb	r2, [r7, #6]
 800a2fe:	79fb      	ldrb	r3, [r7, #7]
 800a300:	490d      	ldr	r1, [pc, #52]	; (800a338 <OLED_Refresh_Gram+0x6c>)
 800a302:	00d2      	lsls	r2, r2, #3
 800a304:	440a      	add	r2, r1
 800a306:	4413      	add	r3, r2
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	2101      	movs	r1, #1
 800a30c:	4618      	mov	r0, r3
 800a30e:	f000 f815 	bl	800a33c <OLED_WR_Byte>
 800a312:	79bb      	ldrb	r3, [r7, #6]
 800a314:	3301      	adds	r3, #1
 800a316:	71bb      	strb	r3, [r7, #6]
 800a318:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	daed      	bge.n	800a2fc <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 800a320:	79fb      	ldrb	r3, [r7, #7]
 800a322:	3301      	adds	r3, #1
 800a324:	71fb      	strb	r3, [r7, #7]
 800a326:	79fb      	ldrb	r3, [r7, #7]
 800a328:	2b07      	cmp	r3, #7
 800a32a:	d9d5      	bls.n	800a2d8 <OLED_Refresh_Gram+0xc>
	}   
}
 800a32c:	bf00      	nop
 800a32e:	bf00      	nop
 800a330:	3708      	adds	r7, #8
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	20004fac 	.word	0x20004fac

0800a33c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	4603      	mov	r3, r0
 800a344:	460a      	mov	r2, r1
 800a346:	71fb      	strb	r3, [r7, #7]
 800a348:	4613      	mov	r3, r2
 800a34a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800a34c:	79bb      	ldrb	r3, [r7, #6]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d006      	beq.n	800a360 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 800a352:	2201      	movs	r2, #1
 800a354:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a358:	481c      	ldr	r0, [pc, #112]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a35a:	f7f9 fa5d 	bl	8003818 <HAL_GPIO_WritePin>
 800a35e:	e005      	b.n	800a36c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 800a360:	2200      	movs	r2, #0
 800a362:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a366:	4819      	ldr	r0, [pc, #100]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a368:	f7f9 fa56 	bl	8003818 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800a36c:	2300      	movs	r3, #0
 800a36e:	73fb      	strb	r3, [r7, #15]
 800a370:	e01e      	b.n	800a3b0 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 800a372:	2200      	movs	r2, #0
 800a374:	2120      	movs	r1, #32
 800a376:	4815      	ldr	r0, [pc, #84]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a378:	f7f9 fa4e 	bl	8003818 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800a37c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a380:	2b00      	cmp	r3, #0
 800a382:	da05      	bge.n	800a390 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 800a384:	2201      	movs	r2, #1
 800a386:	2140      	movs	r1, #64	; 0x40
 800a388:	4810      	ldr	r0, [pc, #64]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a38a:	f7f9 fa45 	bl	8003818 <HAL_GPIO_WritePin>
 800a38e:	e004      	b.n	800a39a <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 800a390:	2200      	movs	r2, #0
 800a392:	2140      	movs	r1, #64	; 0x40
 800a394:	480d      	ldr	r0, [pc, #52]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a396:	f7f9 fa3f 	bl	8003818 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800a39a:	2201      	movs	r2, #1
 800a39c:	2120      	movs	r1, #32
 800a39e:	480b      	ldr	r0, [pc, #44]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a3a0:	f7f9 fa3a 	bl	8003818 <HAL_GPIO_WritePin>
		dat<<=1;   
 800a3a4:	79fb      	ldrb	r3, [r7, #7]
 800a3a6:	005b      	lsls	r3, r3, #1
 800a3a8:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800a3aa:	7bfb      	ldrb	r3, [r7, #15]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	73fb      	strb	r3, [r7, #15]
 800a3b0:	7bfb      	ldrb	r3, [r7, #15]
 800a3b2:	2b07      	cmp	r3, #7
 800a3b4:	d9dd      	bls.n	800a372 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a3bc:	4803      	ldr	r0, [pc, #12]	; (800a3cc <OLED_WR_Byte+0x90>)
 800a3be:	f7f9 fa2b 	bl	8003818 <HAL_GPIO_WritePin>
} 
 800a3c2:	bf00      	nop
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	40021000 	.word	0x40021000

0800a3d0 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	71fb      	strb	r3, [r7, #7]
 800a3da:	e014      	b.n	800a406 <OLED_Clear+0x36>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	71bb      	strb	r3, [r7, #6]
 800a3e0:	e00a      	b.n	800a3f8 <OLED_Clear+0x28>
 800a3e2:	79ba      	ldrb	r2, [r7, #6]
 800a3e4:	79fb      	ldrb	r3, [r7, #7]
 800a3e6:	490c      	ldr	r1, [pc, #48]	; (800a418 <OLED_Clear+0x48>)
 800a3e8:	00d2      	lsls	r2, r2, #3
 800a3ea:	440a      	add	r2, r1
 800a3ec:	4413      	add	r3, r2
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	701a      	strb	r2, [r3, #0]
 800a3f2:	79bb      	ldrb	r3, [r7, #6]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	71bb      	strb	r3, [r7, #6]
 800a3f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	daf0      	bge.n	800a3e2 <OLED_Clear+0x12>
 800a400:	79fb      	ldrb	r3, [r7, #7]
 800a402:	3301      	adds	r3, #1
 800a404:	71fb      	strb	r3, [r7, #7]
 800a406:	79fb      	ldrb	r3, [r7, #7]
 800a408:	2b07      	cmp	r3, #7
 800a40a:	d9e7      	bls.n	800a3dc <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800a40c:	f7ff ff5e 	bl	800a2cc <OLED_Refresh_Gram>
}
 800a410:	bf00      	nop
 800a412:	3708      	adds	r7, #8
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}
 800a418:	20004fac 	.word	0x20004fac

0800a41c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b085      	sub	sp, #20
 800a420:	af00      	add	r7, sp, #0
 800a422:	4603      	mov	r3, r0
 800a424:	71fb      	strb	r3, [r7, #7]
 800a426:	460b      	mov	r3, r1
 800a428:	71bb      	strb	r3, [r7, #6]
 800a42a:	4613      	mov	r3, r2
 800a42c:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 800a42e:	2300      	movs	r3, #0
 800a430:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800a432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a436:	2b00      	cmp	r3, #0
 800a438:	db41      	blt.n	800a4be <OLED_DrawPoint+0xa2>
 800a43a:	79bb      	ldrb	r3, [r7, #6]
 800a43c:	2b3f      	cmp	r3, #63	; 0x3f
 800a43e:	d83e      	bhi.n	800a4be <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 800a440:	79bb      	ldrb	r3, [r7, #6]
 800a442:	08db      	lsrs	r3, r3, #3
 800a444:	b2db      	uxtb	r3, r3
 800a446:	f1c3 0307 	rsb	r3, r3, #7
 800a44a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 800a44c:	79bb      	ldrb	r3, [r7, #6]
 800a44e:	f003 0307 	and.w	r3, r3, #7
 800a452:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800a454:	7b7b      	ldrb	r3, [r7, #13]
 800a456:	f1c3 0307 	rsb	r3, r3, #7
 800a45a:	2201      	movs	r2, #1
 800a45c:	fa02 f303 	lsl.w	r3, r2, r3
 800a460:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800a462:	797b      	ldrb	r3, [r7, #5]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d012      	beq.n	800a48e <OLED_DrawPoint+0x72>
 800a468:	79fa      	ldrb	r2, [r7, #7]
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
 800a46c:	4917      	ldr	r1, [pc, #92]	; (800a4cc <OLED_DrawPoint+0xb0>)
 800a46e:	00d2      	lsls	r2, r2, #3
 800a470:	440a      	add	r2, r1
 800a472:	4413      	add	r3, r2
 800a474:	7818      	ldrb	r0, [r3, #0]
 800a476:	79fa      	ldrb	r2, [r7, #7]
 800a478:	7bbb      	ldrb	r3, [r7, #14]
 800a47a:	7bf9      	ldrb	r1, [r7, #15]
 800a47c:	4301      	orrs	r1, r0
 800a47e:	b2c8      	uxtb	r0, r1
 800a480:	4912      	ldr	r1, [pc, #72]	; (800a4cc <OLED_DrawPoint+0xb0>)
 800a482:	00d2      	lsls	r2, r2, #3
 800a484:	440a      	add	r2, r1
 800a486:	4413      	add	r3, r2
 800a488:	4602      	mov	r2, r0
 800a48a:	701a      	strb	r2, [r3, #0]
 800a48c:	e018      	b.n	800a4c0 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800a48e:	79fa      	ldrb	r2, [r7, #7]
 800a490:	7bbb      	ldrb	r3, [r7, #14]
 800a492:	490e      	ldr	r1, [pc, #56]	; (800a4cc <OLED_DrawPoint+0xb0>)
 800a494:	00d2      	lsls	r2, r2, #3
 800a496:	440a      	add	r2, r1
 800a498:	4413      	add	r3, r2
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	b25a      	sxtb	r2, r3
 800a49e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4a2:	43db      	mvns	r3, r3
 800a4a4:	b25b      	sxtb	r3, r3
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	b259      	sxtb	r1, r3
 800a4aa:	79fa      	ldrb	r2, [r7, #7]
 800a4ac:	7bbb      	ldrb	r3, [r7, #14]
 800a4ae:	b2c8      	uxtb	r0, r1
 800a4b0:	4906      	ldr	r1, [pc, #24]	; (800a4cc <OLED_DrawPoint+0xb0>)
 800a4b2:	00d2      	lsls	r2, r2, #3
 800a4b4:	440a      	add	r2, r1
 800a4b6:	4413      	add	r3, r2
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	701a      	strb	r2, [r3, #0]
 800a4bc:	e000      	b.n	800a4c0 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800a4be:	bf00      	nop
}
 800a4c0:	3714      	adds	r7, #20
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	20004fac 	.word	0x20004fac

0800a4d0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800a4d0:	b590      	push	{r4, r7, lr}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	4611      	mov	r1, r2
 800a4dc:	461a      	mov	r2, r3
 800a4de:	4623      	mov	r3, r4
 800a4e0:	71fb      	strb	r3, [r7, #7]
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	71bb      	strb	r3, [r7, #6]
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	717b      	strb	r3, [r7, #5]
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800a4ee:	79bb      	ldrb	r3, [r7, #6]
 800a4f0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800a4f2:	797b      	ldrb	r3, [r7, #5]
 800a4f4:	3b20      	subs	r3, #32
 800a4f6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	73bb      	strb	r3, [r7, #14]
 800a4fc:	e04d      	b.n	800a59a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800a4fe:	793b      	ldrb	r3, [r7, #4]
 800a500:	2b0c      	cmp	r3, #12
 800a502:	d10b      	bne.n	800a51c <OLED_ShowChar+0x4c>
 800a504:	797a      	ldrb	r2, [r7, #5]
 800a506:	7bb9      	ldrb	r1, [r7, #14]
 800a508:	4828      	ldr	r0, [pc, #160]	; (800a5ac <OLED_ShowChar+0xdc>)
 800a50a:	4613      	mov	r3, r2
 800a50c:	005b      	lsls	r3, r3, #1
 800a50e:	4413      	add	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4403      	add	r3, r0
 800a514:	440b      	add	r3, r1
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	73fb      	strb	r3, [r7, #15]
 800a51a:	e007      	b.n	800a52c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800a51c:	797a      	ldrb	r2, [r7, #5]
 800a51e:	7bbb      	ldrb	r3, [r7, #14]
 800a520:	4923      	ldr	r1, [pc, #140]	; (800a5b0 <OLED_ShowChar+0xe0>)
 800a522:	0112      	lsls	r2, r2, #4
 800a524:	440a      	add	r2, r1
 800a526:	4413      	add	r3, r2
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800a52c:	2300      	movs	r3, #0
 800a52e:	737b      	strb	r3, [r7, #13]
 800a530:	e02d      	b.n	800a58e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800a532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a536:	2b00      	cmp	r3, #0
 800a538:	da07      	bge.n	800a54a <OLED_ShowChar+0x7a>
 800a53a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a53e:	79b9      	ldrb	r1, [r7, #6]
 800a540:	79fb      	ldrb	r3, [r7, #7]
 800a542:	4618      	mov	r0, r3
 800a544:	f7ff ff6a 	bl	800a41c <OLED_DrawPoint>
 800a548:	e00c      	b.n	800a564 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800a54a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	bf0c      	ite	eq
 800a552:	2301      	moveq	r3, #1
 800a554:	2300      	movne	r3, #0
 800a556:	b2db      	uxtb	r3, r3
 800a558:	461a      	mov	r2, r3
 800a55a:	79b9      	ldrb	r1, [r7, #6]
 800a55c:	79fb      	ldrb	r3, [r7, #7]
 800a55e:	4618      	mov	r0, r3
 800a560:	f7ff ff5c 	bl	800a41c <OLED_DrawPoint>
			temp<<=1;
 800a564:	7bfb      	ldrb	r3, [r7, #15]
 800a566:	005b      	lsls	r3, r3, #1
 800a568:	73fb      	strb	r3, [r7, #15]
			y++;
 800a56a:	79bb      	ldrb	r3, [r7, #6]
 800a56c:	3301      	adds	r3, #1
 800a56e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800a570:	79ba      	ldrb	r2, [r7, #6]
 800a572:	7b3b      	ldrb	r3, [r7, #12]
 800a574:	1ad2      	subs	r2, r2, r3
 800a576:	793b      	ldrb	r3, [r7, #4]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d105      	bne.n	800a588 <OLED_ShowChar+0xb8>
			{
				y=y0;
 800a57c:	7b3b      	ldrb	r3, [r7, #12]
 800a57e:	71bb      	strb	r3, [r7, #6]
				x++;
 800a580:	79fb      	ldrb	r3, [r7, #7]
 800a582:	3301      	adds	r3, #1
 800a584:	71fb      	strb	r3, [r7, #7]
				break;
 800a586:	e005      	b.n	800a594 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800a588:	7b7b      	ldrb	r3, [r7, #13]
 800a58a:	3301      	adds	r3, #1
 800a58c:	737b      	strb	r3, [r7, #13]
 800a58e:	7b7b      	ldrb	r3, [r7, #13]
 800a590:	2b07      	cmp	r3, #7
 800a592:	d9ce      	bls.n	800a532 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800a594:	7bbb      	ldrb	r3, [r7, #14]
 800a596:	3301      	adds	r3, #1
 800a598:	73bb      	strb	r3, [r7, #14]
 800a59a:	7bba      	ldrb	r2, [r7, #14]
 800a59c:	793b      	ldrb	r3, [r7, #4]
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d3ad      	bcc.n	800a4fe <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800a5a2:	bf00      	nop
 800a5a4:	bf00      	nop
 800a5a6:	3714      	adds	r7, #20
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd90      	pop	{r4, r7, pc}
 800a5ac:	0800db50 	.word	0x0800db50
 800a5b0:	0800dfc4 	.word	0x0800dfc4

0800a5b4 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af02      	add	r7, sp, #8
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	603a      	str	r2, [r7, #0]
 800a5be:	71fb      	strb	r3, [r7, #7]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800a5c4:	e01f      	b.n	800a606 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800a5c6:	79fb      	ldrb	r3, [r7, #7]
 800a5c8:	2b7a      	cmp	r3, #122	; 0x7a
 800a5ca:	d904      	bls.n	800a5d6 <OLED_ShowString+0x22>
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	71fb      	strb	r3, [r7, #7]
 800a5d0:	79bb      	ldrb	r3, [r7, #6]
 800a5d2:	3310      	adds	r3, #16
 800a5d4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800a5d6:	79bb      	ldrb	r3, [r7, #6]
 800a5d8:	2b3a      	cmp	r3, #58	; 0x3a
 800a5da:	d905      	bls.n	800a5e8 <OLED_ShowString+0x34>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	71fb      	strb	r3, [r7, #7]
 800a5e0:	79fb      	ldrb	r3, [r7, #7]
 800a5e2:	71bb      	strb	r3, [r7, #6]
 800a5e4:	f7ff fef4 	bl	800a3d0 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	781a      	ldrb	r2, [r3, #0]
 800a5ec:	79b9      	ldrb	r1, [r7, #6]
 800a5ee:	79f8      	ldrb	r0, [r7, #7]
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	9300      	str	r3, [sp, #0]
 800a5f4:	230c      	movs	r3, #12
 800a5f6:	f7ff ff6b 	bl	800a4d0 <OLED_ShowChar>
        x+=8;
 800a5fa:	79fb      	ldrb	r3, [r7, #7]
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	71fb      	strb	r3, [r7, #7]
        p++;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	3301      	adds	r3, #1
 800a604:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	781b      	ldrb	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d1db      	bne.n	800a5c6 <OLED_ShowString+0x12>
    }  
}	 
 800a60e:	bf00      	nop
 800a610:	bf00      	nop
 800a612:	3708      	adds	r7, #8
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <OLED_Init>:

void OLED_Init(void)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 800a61c:	f7fa f8d6 	bl	80047cc <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800a620:	4b41      	ldr	r3, [pc, #260]	; (800a728 <OLED_Init+0x110>)
 800a622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a624:	4a40      	ldr	r2, [pc, #256]	; (800a728 <OLED_Init+0x110>)
 800a626:	f023 0301 	bic.w	r3, r3, #1
 800a62a:	6713      	str	r3, [r2, #112]	; 0x70
 800a62c:	4b3e      	ldr	r3, [pc, #248]	; (800a728 <OLED_Init+0x110>)
 800a62e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a630:	4a3d      	ldr	r2, [pc, #244]	; (800a728 <OLED_Init+0x110>)
 800a632:	f023 0304 	bic.w	r3, r3, #4
 800a636:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800a638:	f7fa f8dc 	bl	80047f4 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 800a63c:	2200      	movs	r2, #0
 800a63e:	2180      	movs	r1, #128	; 0x80
 800a640:	483a      	ldr	r0, [pc, #232]	; (800a72c <OLED_Init+0x114>)
 800a642:	f7f9 f8e9 	bl	8003818 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800a646:	2064      	movs	r0, #100	; 0x64
 800a648:	f7f8 fb50 	bl	8002cec <HAL_Delay>
	OLED_RST_Set();
 800a64c:	2201      	movs	r2, #1
 800a64e:	2180      	movs	r1, #128	; 0x80
 800a650:	4836      	ldr	r0, [pc, #216]	; (800a72c <OLED_Init+0x114>)
 800a652:	f7f9 f8e1 	bl	8003818 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800a656:	2100      	movs	r1, #0
 800a658:	20ae      	movs	r0, #174	; 0xae
 800a65a:	f7ff fe6f 	bl	800a33c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800a65e:	2100      	movs	r1, #0
 800a660:	20d5      	movs	r0, #213	; 0xd5
 800a662:	f7ff fe6b 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800a666:	2100      	movs	r1, #0
 800a668:	2050      	movs	r0, #80	; 0x50
 800a66a:	f7ff fe67 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800a66e:	2100      	movs	r1, #0
 800a670:	20a8      	movs	r0, #168	; 0xa8
 800a672:	f7ff fe63 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800a676:	2100      	movs	r1, #0
 800a678:	203f      	movs	r0, #63	; 0x3f
 800a67a:	f7ff fe5f 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800a67e:	2100      	movs	r1, #0
 800a680:	20d3      	movs	r0, #211	; 0xd3
 800a682:	f7ff fe5b 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800a686:	2100      	movs	r1, #0
 800a688:	2000      	movs	r0, #0
 800a68a:	f7ff fe57 	bl	800a33c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800a68e:	2100      	movs	r1, #0
 800a690:	2040      	movs	r0, #64	; 0x40
 800a692:	f7ff fe53 	bl	800a33c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800a696:	2100      	movs	r1, #0
 800a698:	208d      	movs	r0, #141	; 0x8d
 800a69a:	f7ff fe4f 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800a69e:	2100      	movs	r1, #0
 800a6a0:	2014      	movs	r0, #20
 800a6a2:	f7ff fe4b 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800a6a6:	2100      	movs	r1, #0
 800a6a8:	2020      	movs	r0, #32
 800a6aa:	f7ff fe47 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800a6ae:	2100      	movs	r1, #0
 800a6b0:	2002      	movs	r0, #2
 800a6b2:	f7ff fe43 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800a6b6:	2100      	movs	r1, #0
 800a6b8:	20a1      	movs	r0, #161	; 0xa1
 800a6ba:	f7ff fe3f 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800a6be:	2100      	movs	r1, #0
 800a6c0:	20c0      	movs	r0, #192	; 0xc0
 800a6c2:	f7ff fe3b 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800a6c6:	2100      	movs	r1, #0
 800a6c8:	20da      	movs	r0, #218	; 0xda
 800a6ca:	f7ff fe37 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	2012      	movs	r0, #18
 800a6d2:	f7ff fe33 	bl	800a33c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	2081      	movs	r0, #129	; 0x81
 800a6da:	f7ff fe2f 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800a6de:	2100      	movs	r1, #0
 800a6e0:	20ef      	movs	r0, #239	; 0xef
 800a6e2:	f7ff fe2b 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800a6e6:	2100      	movs	r1, #0
 800a6e8:	20d9      	movs	r0, #217	; 0xd9
 800a6ea:	f7ff fe27 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	20f1      	movs	r0, #241	; 0xf1
 800a6f2:	f7ff fe23 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800a6f6:	2100      	movs	r1, #0
 800a6f8:	20db      	movs	r0, #219	; 0xdb
 800a6fa:	f7ff fe1f 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800a6fe:	2100      	movs	r1, #0
 800a700:	2030      	movs	r0, #48	; 0x30
 800a702:	f7ff fe1b 	bl	800a33c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800a706:	2100      	movs	r1, #0
 800a708:	20a4      	movs	r0, #164	; 0xa4
 800a70a:	f7ff fe17 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800a70e:	2100      	movs	r1, #0
 800a710:	20a6      	movs	r0, #166	; 0xa6
 800a712:	f7ff fe13 	bl	800a33c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800a716:	2100      	movs	r1, #0
 800a718:	20af      	movs	r0, #175	; 0xaf
 800a71a:	f7ff fe0f 	bl	800a33c <OLED_WR_Byte>
	OLED_Clear(); 
 800a71e:	f7ff fe57 	bl	800a3d0 <OLED_Clear>
 800a722:	bf00      	nop
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	40023800 	.word	0x40023800
 800a72c:	40021000 	.word	0x40021000

0800a730 <gcvt>:
 800a730:	b530      	push	{r4, r5, lr}
 800a732:	2200      	movs	r2, #0
 800a734:	b085      	sub	sp, #20
 800a736:	460c      	mov	r4, r1
 800a738:	4605      	mov	r5, r0
 800a73a:	2300      	movs	r3, #0
 800a73c:	ec51 0b10 	vmov	r0, r1, d0
 800a740:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a744:	f7f6 f9ca 	bl	8000adc <__aeabi_dcmplt>
 800a748:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a74c:	4622      	mov	r2, r4
 800a74e:	b118      	cbz	r0, 800a758 <gcvt+0x28>
 800a750:	232d      	movs	r3, #45	; 0x2d
 800a752:	f802 3b01 	strb.w	r3, [r2], #1
 800a756:	3d01      	subs	r5, #1
 800a758:	2300      	movs	r3, #0
 800a75a:	4806      	ldr	r0, [pc, #24]	; (800a774 <gcvt+0x44>)
 800a75c:	9300      	str	r3, [sp, #0]
 800a75e:	4629      	mov	r1, r5
 800a760:	2367      	movs	r3, #103	; 0x67
 800a762:	6800      	ldr	r0, [r0, #0]
 800a764:	f001 fe34 	bl	800c3d0 <_gcvt>
 800a768:	2800      	cmp	r0, #0
 800a76a:	bf14      	ite	ne
 800a76c:	4620      	movne	r0, r4
 800a76e:	2000      	moveq	r0, #0
 800a770:	b005      	add	sp, #20
 800a772:	bd30      	pop	{r4, r5, pc}
 800a774:	20000030 	.word	0x20000030

0800a778 <__errno>:
 800a778:	4b01      	ldr	r3, [pc, #4]	; (800a780 <__errno+0x8>)
 800a77a:	6818      	ldr	r0, [r3, #0]
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	20000030 	.word	0x20000030

0800a784 <std>:
 800a784:	2300      	movs	r3, #0
 800a786:	b510      	push	{r4, lr}
 800a788:	4604      	mov	r4, r0
 800a78a:	e9c0 3300 	strd	r3, r3, [r0]
 800a78e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a792:	6083      	str	r3, [r0, #8]
 800a794:	8181      	strh	r1, [r0, #12]
 800a796:	6643      	str	r3, [r0, #100]	; 0x64
 800a798:	81c2      	strh	r2, [r0, #14]
 800a79a:	6183      	str	r3, [r0, #24]
 800a79c:	4619      	mov	r1, r3
 800a79e:	2208      	movs	r2, #8
 800a7a0:	305c      	adds	r0, #92	; 0x5c
 800a7a2:	f000 f91a 	bl	800a9da <memset>
 800a7a6:	4b05      	ldr	r3, [pc, #20]	; (800a7bc <std+0x38>)
 800a7a8:	6263      	str	r3, [r4, #36]	; 0x24
 800a7aa:	4b05      	ldr	r3, [pc, #20]	; (800a7c0 <std+0x3c>)
 800a7ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7ae:	4b05      	ldr	r3, [pc, #20]	; (800a7c4 <std+0x40>)
 800a7b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7b2:	4b05      	ldr	r3, [pc, #20]	; (800a7c8 <std+0x44>)
 800a7b4:	6224      	str	r4, [r4, #32]
 800a7b6:	6323      	str	r3, [r4, #48]	; 0x30
 800a7b8:	bd10      	pop	{r4, pc}
 800a7ba:	bf00      	nop
 800a7bc:	0800b51d 	.word	0x0800b51d
 800a7c0:	0800b53f 	.word	0x0800b53f
 800a7c4:	0800b577 	.word	0x0800b577
 800a7c8:	0800b59b 	.word	0x0800b59b

0800a7cc <_cleanup_r>:
 800a7cc:	4901      	ldr	r1, [pc, #4]	; (800a7d4 <_cleanup_r+0x8>)
 800a7ce:	f000 b8af 	b.w	800a930 <_fwalk_reent>
 800a7d2:	bf00      	nop
 800a7d4:	0800c65d 	.word	0x0800c65d

0800a7d8 <__sfmoreglue>:
 800a7d8:	b570      	push	{r4, r5, r6, lr}
 800a7da:	2268      	movs	r2, #104	; 0x68
 800a7dc:	1e4d      	subs	r5, r1, #1
 800a7de:	4355      	muls	r5, r2
 800a7e0:	460e      	mov	r6, r1
 800a7e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a7e6:	f000 f921 	bl	800aa2c <_malloc_r>
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	b140      	cbz	r0, 800a800 <__sfmoreglue+0x28>
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	e9c0 1600 	strd	r1, r6, [r0]
 800a7f4:	300c      	adds	r0, #12
 800a7f6:	60a0      	str	r0, [r4, #8]
 800a7f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a7fc:	f000 f8ed 	bl	800a9da <memset>
 800a800:	4620      	mov	r0, r4
 800a802:	bd70      	pop	{r4, r5, r6, pc}

0800a804 <__sfp_lock_acquire>:
 800a804:	4801      	ldr	r0, [pc, #4]	; (800a80c <__sfp_lock_acquire+0x8>)
 800a806:	f000 b8d8 	b.w	800a9ba <__retarget_lock_acquire_recursive>
 800a80a:	bf00      	nop
 800a80c:	200053ad 	.word	0x200053ad

0800a810 <__sfp_lock_release>:
 800a810:	4801      	ldr	r0, [pc, #4]	; (800a818 <__sfp_lock_release+0x8>)
 800a812:	f000 b8d3 	b.w	800a9bc <__retarget_lock_release_recursive>
 800a816:	bf00      	nop
 800a818:	200053ad 	.word	0x200053ad

0800a81c <__sinit_lock_acquire>:
 800a81c:	4801      	ldr	r0, [pc, #4]	; (800a824 <__sinit_lock_acquire+0x8>)
 800a81e:	f000 b8cc 	b.w	800a9ba <__retarget_lock_acquire_recursive>
 800a822:	bf00      	nop
 800a824:	200053ae 	.word	0x200053ae

0800a828 <__sinit_lock_release>:
 800a828:	4801      	ldr	r0, [pc, #4]	; (800a830 <__sinit_lock_release+0x8>)
 800a82a:	f000 b8c7 	b.w	800a9bc <__retarget_lock_release_recursive>
 800a82e:	bf00      	nop
 800a830:	200053ae 	.word	0x200053ae

0800a834 <__sinit>:
 800a834:	b510      	push	{r4, lr}
 800a836:	4604      	mov	r4, r0
 800a838:	f7ff fff0 	bl	800a81c <__sinit_lock_acquire>
 800a83c:	69a3      	ldr	r3, [r4, #24]
 800a83e:	b11b      	cbz	r3, 800a848 <__sinit+0x14>
 800a840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a844:	f7ff bff0 	b.w	800a828 <__sinit_lock_release>
 800a848:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a84c:	6523      	str	r3, [r4, #80]	; 0x50
 800a84e:	4b13      	ldr	r3, [pc, #76]	; (800a89c <__sinit+0x68>)
 800a850:	4a13      	ldr	r2, [pc, #76]	; (800a8a0 <__sinit+0x6c>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	62a2      	str	r2, [r4, #40]	; 0x28
 800a856:	42a3      	cmp	r3, r4
 800a858:	bf04      	itt	eq
 800a85a:	2301      	moveq	r3, #1
 800a85c:	61a3      	streq	r3, [r4, #24]
 800a85e:	4620      	mov	r0, r4
 800a860:	f000 f820 	bl	800a8a4 <__sfp>
 800a864:	6060      	str	r0, [r4, #4]
 800a866:	4620      	mov	r0, r4
 800a868:	f000 f81c 	bl	800a8a4 <__sfp>
 800a86c:	60a0      	str	r0, [r4, #8]
 800a86e:	4620      	mov	r0, r4
 800a870:	f000 f818 	bl	800a8a4 <__sfp>
 800a874:	2200      	movs	r2, #0
 800a876:	60e0      	str	r0, [r4, #12]
 800a878:	2104      	movs	r1, #4
 800a87a:	6860      	ldr	r0, [r4, #4]
 800a87c:	f7ff ff82 	bl	800a784 <std>
 800a880:	68a0      	ldr	r0, [r4, #8]
 800a882:	2201      	movs	r2, #1
 800a884:	2109      	movs	r1, #9
 800a886:	f7ff ff7d 	bl	800a784 <std>
 800a88a:	68e0      	ldr	r0, [r4, #12]
 800a88c:	2202      	movs	r2, #2
 800a88e:	2112      	movs	r1, #18
 800a890:	f7ff ff78 	bl	800a784 <std>
 800a894:	2301      	movs	r3, #1
 800a896:	61a3      	str	r3, [r4, #24]
 800a898:	e7d2      	b.n	800a840 <__sinit+0xc>
 800a89a:	bf00      	nop
 800a89c:	0800e614 	.word	0x0800e614
 800a8a0:	0800a7cd 	.word	0x0800a7cd

0800a8a4 <__sfp>:
 800a8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a6:	4607      	mov	r7, r0
 800a8a8:	f7ff ffac 	bl	800a804 <__sfp_lock_acquire>
 800a8ac:	4b1e      	ldr	r3, [pc, #120]	; (800a928 <__sfp+0x84>)
 800a8ae:	681e      	ldr	r6, [r3, #0]
 800a8b0:	69b3      	ldr	r3, [r6, #24]
 800a8b2:	b913      	cbnz	r3, 800a8ba <__sfp+0x16>
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f7ff ffbd 	bl	800a834 <__sinit>
 800a8ba:	3648      	adds	r6, #72	; 0x48
 800a8bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a8c0:	3b01      	subs	r3, #1
 800a8c2:	d503      	bpl.n	800a8cc <__sfp+0x28>
 800a8c4:	6833      	ldr	r3, [r6, #0]
 800a8c6:	b30b      	cbz	r3, 800a90c <__sfp+0x68>
 800a8c8:	6836      	ldr	r6, [r6, #0]
 800a8ca:	e7f7      	b.n	800a8bc <__sfp+0x18>
 800a8cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a8d0:	b9d5      	cbnz	r5, 800a908 <__sfp+0x64>
 800a8d2:	4b16      	ldr	r3, [pc, #88]	; (800a92c <__sfp+0x88>)
 800a8d4:	60e3      	str	r3, [r4, #12]
 800a8d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a8da:	6665      	str	r5, [r4, #100]	; 0x64
 800a8dc:	f000 f86c 	bl	800a9b8 <__retarget_lock_init_recursive>
 800a8e0:	f7ff ff96 	bl	800a810 <__sfp_lock_release>
 800a8e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a8e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a8ec:	6025      	str	r5, [r4, #0]
 800a8ee:	61a5      	str	r5, [r4, #24]
 800a8f0:	2208      	movs	r2, #8
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a8f8:	f000 f86f 	bl	800a9da <memset>
 800a8fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a900:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a904:	4620      	mov	r0, r4
 800a906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a908:	3468      	adds	r4, #104	; 0x68
 800a90a:	e7d9      	b.n	800a8c0 <__sfp+0x1c>
 800a90c:	2104      	movs	r1, #4
 800a90e:	4638      	mov	r0, r7
 800a910:	f7ff ff62 	bl	800a7d8 <__sfmoreglue>
 800a914:	4604      	mov	r4, r0
 800a916:	6030      	str	r0, [r6, #0]
 800a918:	2800      	cmp	r0, #0
 800a91a:	d1d5      	bne.n	800a8c8 <__sfp+0x24>
 800a91c:	f7ff ff78 	bl	800a810 <__sfp_lock_release>
 800a920:	230c      	movs	r3, #12
 800a922:	603b      	str	r3, [r7, #0]
 800a924:	e7ee      	b.n	800a904 <__sfp+0x60>
 800a926:	bf00      	nop
 800a928:	0800e614 	.word	0x0800e614
 800a92c:	ffff0001 	.word	0xffff0001

0800a930 <_fwalk_reent>:
 800a930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a934:	4606      	mov	r6, r0
 800a936:	4688      	mov	r8, r1
 800a938:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a93c:	2700      	movs	r7, #0
 800a93e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a942:	f1b9 0901 	subs.w	r9, r9, #1
 800a946:	d505      	bpl.n	800a954 <_fwalk_reent+0x24>
 800a948:	6824      	ldr	r4, [r4, #0]
 800a94a:	2c00      	cmp	r4, #0
 800a94c:	d1f7      	bne.n	800a93e <_fwalk_reent+0xe>
 800a94e:	4638      	mov	r0, r7
 800a950:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a954:	89ab      	ldrh	r3, [r5, #12]
 800a956:	2b01      	cmp	r3, #1
 800a958:	d907      	bls.n	800a96a <_fwalk_reent+0x3a>
 800a95a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a95e:	3301      	adds	r3, #1
 800a960:	d003      	beq.n	800a96a <_fwalk_reent+0x3a>
 800a962:	4629      	mov	r1, r5
 800a964:	4630      	mov	r0, r6
 800a966:	47c0      	blx	r8
 800a968:	4307      	orrs	r7, r0
 800a96a:	3568      	adds	r5, #104	; 0x68
 800a96c:	e7e9      	b.n	800a942 <_fwalk_reent+0x12>
	...

0800a970 <__libc_init_array>:
 800a970:	b570      	push	{r4, r5, r6, lr}
 800a972:	4d0d      	ldr	r5, [pc, #52]	; (800a9a8 <__libc_init_array+0x38>)
 800a974:	4c0d      	ldr	r4, [pc, #52]	; (800a9ac <__libc_init_array+0x3c>)
 800a976:	1b64      	subs	r4, r4, r5
 800a978:	10a4      	asrs	r4, r4, #2
 800a97a:	2600      	movs	r6, #0
 800a97c:	42a6      	cmp	r6, r4
 800a97e:	d109      	bne.n	800a994 <__libc_init_array+0x24>
 800a980:	4d0b      	ldr	r5, [pc, #44]	; (800a9b0 <__libc_init_array+0x40>)
 800a982:	4c0c      	ldr	r4, [pc, #48]	; (800a9b4 <__libc_init_array+0x44>)
 800a984:	f003 f81c 	bl	800d9c0 <_init>
 800a988:	1b64      	subs	r4, r4, r5
 800a98a:	10a4      	asrs	r4, r4, #2
 800a98c:	2600      	movs	r6, #0
 800a98e:	42a6      	cmp	r6, r4
 800a990:	d105      	bne.n	800a99e <__libc_init_array+0x2e>
 800a992:	bd70      	pop	{r4, r5, r6, pc}
 800a994:	f855 3b04 	ldr.w	r3, [r5], #4
 800a998:	4798      	blx	r3
 800a99a:	3601      	adds	r6, #1
 800a99c:	e7ee      	b.n	800a97c <__libc_init_array+0xc>
 800a99e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9a2:	4798      	blx	r3
 800a9a4:	3601      	adds	r6, #1
 800a9a6:	e7f2      	b.n	800a98e <__libc_init_array+0x1e>
 800a9a8:	0800e994 	.word	0x0800e994
 800a9ac:	0800e994 	.word	0x0800e994
 800a9b0:	0800e994 	.word	0x0800e994
 800a9b4:	0800e998 	.word	0x0800e998

0800a9b8 <__retarget_lock_init_recursive>:
 800a9b8:	4770      	bx	lr

0800a9ba <__retarget_lock_acquire_recursive>:
 800a9ba:	4770      	bx	lr

0800a9bc <__retarget_lock_release_recursive>:
 800a9bc:	4770      	bx	lr

0800a9be <memcpy>:
 800a9be:	440a      	add	r2, r1
 800a9c0:	4291      	cmp	r1, r2
 800a9c2:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9c6:	d100      	bne.n	800a9ca <memcpy+0xc>
 800a9c8:	4770      	bx	lr
 800a9ca:	b510      	push	{r4, lr}
 800a9cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9d4:	4291      	cmp	r1, r2
 800a9d6:	d1f9      	bne.n	800a9cc <memcpy+0xe>
 800a9d8:	bd10      	pop	{r4, pc}

0800a9da <memset>:
 800a9da:	4402      	add	r2, r0
 800a9dc:	4603      	mov	r3, r0
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d100      	bne.n	800a9e4 <memset+0xa>
 800a9e2:	4770      	bx	lr
 800a9e4:	f803 1b01 	strb.w	r1, [r3], #1
 800a9e8:	e7f9      	b.n	800a9de <memset+0x4>
	...

0800a9ec <sbrk_aligned>:
 800a9ec:	b570      	push	{r4, r5, r6, lr}
 800a9ee:	4e0e      	ldr	r6, [pc, #56]	; (800aa28 <sbrk_aligned+0x3c>)
 800a9f0:	460c      	mov	r4, r1
 800a9f2:	6831      	ldr	r1, [r6, #0]
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	b911      	cbnz	r1, 800a9fe <sbrk_aligned+0x12>
 800a9f8:	f000 fd60 	bl	800b4bc <_sbrk_r>
 800a9fc:	6030      	str	r0, [r6, #0]
 800a9fe:	4621      	mov	r1, r4
 800aa00:	4628      	mov	r0, r5
 800aa02:	f000 fd5b 	bl	800b4bc <_sbrk_r>
 800aa06:	1c43      	adds	r3, r0, #1
 800aa08:	d00a      	beq.n	800aa20 <sbrk_aligned+0x34>
 800aa0a:	1cc4      	adds	r4, r0, #3
 800aa0c:	f024 0403 	bic.w	r4, r4, #3
 800aa10:	42a0      	cmp	r0, r4
 800aa12:	d007      	beq.n	800aa24 <sbrk_aligned+0x38>
 800aa14:	1a21      	subs	r1, r4, r0
 800aa16:	4628      	mov	r0, r5
 800aa18:	f000 fd50 	bl	800b4bc <_sbrk_r>
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	d101      	bne.n	800aa24 <sbrk_aligned+0x38>
 800aa20:	f04f 34ff 	mov.w	r4, #4294967295
 800aa24:	4620      	mov	r0, r4
 800aa26:	bd70      	pop	{r4, r5, r6, pc}
 800aa28:	200053b4 	.word	0x200053b4

0800aa2c <_malloc_r>:
 800aa2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa30:	1ccd      	adds	r5, r1, #3
 800aa32:	f025 0503 	bic.w	r5, r5, #3
 800aa36:	3508      	adds	r5, #8
 800aa38:	2d0c      	cmp	r5, #12
 800aa3a:	bf38      	it	cc
 800aa3c:	250c      	movcc	r5, #12
 800aa3e:	2d00      	cmp	r5, #0
 800aa40:	4607      	mov	r7, r0
 800aa42:	db01      	blt.n	800aa48 <_malloc_r+0x1c>
 800aa44:	42a9      	cmp	r1, r5
 800aa46:	d905      	bls.n	800aa54 <_malloc_r+0x28>
 800aa48:	230c      	movs	r3, #12
 800aa4a:	603b      	str	r3, [r7, #0]
 800aa4c:	2600      	movs	r6, #0
 800aa4e:	4630      	mov	r0, r6
 800aa50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa54:	4e2e      	ldr	r6, [pc, #184]	; (800ab10 <_malloc_r+0xe4>)
 800aa56:	f001 fe5b 	bl	800c710 <__malloc_lock>
 800aa5a:	6833      	ldr	r3, [r6, #0]
 800aa5c:	461c      	mov	r4, r3
 800aa5e:	bb34      	cbnz	r4, 800aaae <_malloc_r+0x82>
 800aa60:	4629      	mov	r1, r5
 800aa62:	4638      	mov	r0, r7
 800aa64:	f7ff ffc2 	bl	800a9ec <sbrk_aligned>
 800aa68:	1c43      	adds	r3, r0, #1
 800aa6a:	4604      	mov	r4, r0
 800aa6c:	d14d      	bne.n	800ab0a <_malloc_r+0xde>
 800aa6e:	6834      	ldr	r4, [r6, #0]
 800aa70:	4626      	mov	r6, r4
 800aa72:	2e00      	cmp	r6, #0
 800aa74:	d140      	bne.n	800aaf8 <_malloc_r+0xcc>
 800aa76:	6823      	ldr	r3, [r4, #0]
 800aa78:	4631      	mov	r1, r6
 800aa7a:	4638      	mov	r0, r7
 800aa7c:	eb04 0803 	add.w	r8, r4, r3
 800aa80:	f000 fd1c 	bl	800b4bc <_sbrk_r>
 800aa84:	4580      	cmp	r8, r0
 800aa86:	d13a      	bne.n	800aafe <_malloc_r+0xd2>
 800aa88:	6821      	ldr	r1, [r4, #0]
 800aa8a:	3503      	adds	r5, #3
 800aa8c:	1a6d      	subs	r5, r5, r1
 800aa8e:	f025 0503 	bic.w	r5, r5, #3
 800aa92:	3508      	adds	r5, #8
 800aa94:	2d0c      	cmp	r5, #12
 800aa96:	bf38      	it	cc
 800aa98:	250c      	movcc	r5, #12
 800aa9a:	4629      	mov	r1, r5
 800aa9c:	4638      	mov	r0, r7
 800aa9e:	f7ff ffa5 	bl	800a9ec <sbrk_aligned>
 800aaa2:	3001      	adds	r0, #1
 800aaa4:	d02b      	beq.n	800aafe <_malloc_r+0xd2>
 800aaa6:	6823      	ldr	r3, [r4, #0]
 800aaa8:	442b      	add	r3, r5
 800aaaa:	6023      	str	r3, [r4, #0]
 800aaac:	e00e      	b.n	800aacc <_malloc_r+0xa0>
 800aaae:	6822      	ldr	r2, [r4, #0]
 800aab0:	1b52      	subs	r2, r2, r5
 800aab2:	d41e      	bmi.n	800aaf2 <_malloc_r+0xc6>
 800aab4:	2a0b      	cmp	r2, #11
 800aab6:	d916      	bls.n	800aae6 <_malloc_r+0xba>
 800aab8:	1961      	adds	r1, r4, r5
 800aaba:	42a3      	cmp	r3, r4
 800aabc:	6025      	str	r5, [r4, #0]
 800aabe:	bf18      	it	ne
 800aac0:	6059      	strne	r1, [r3, #4]
 800aac2:	6863      	ldr	r3, [r4, #4]
 800aac4:	bf08      	it	eq
 800aac6:	6031      	streq	r1, [r6, #0]
 800aac8:	5162      	str	r2, [r4, r5]
 800aaca:	604b      	str	r3, [r1, #4]
 800aacc:	4638      	mov	r0, r7
 800aace:	f104 060b 	add.w	r6, r4, #11
 800aad2:	f001 fe23 	bl	800c71c <__malloc_unlock>
 800aad6:	f026 0607 	bic.w	r6, r6, #7
 800aada:	1d23      	adds	r3, r4, #4
 800aadc:	1af2      	subs	r2, r6, r3
 800aade:	d0b6      	beq.n	800aa4e <_malloc_r+0x22>
 800aae0:	1b9b      	subs	r3, r3, r6
 800aae2:	50a3      	str	r3, [r4, r2]
 800aae4:	e7b3      	b.n	800aa4e <_malloc_r+0x22>
 800aae6:	6862      	ldr	r2, [r4, #4]
 800aae8:	42a3      	cmp	r3, r4
 800aaea:	bf0c      	ite	eq
 800aaec:	6032      	streq	r2, [r6, #0]
 800aaee:	605a      	strne	r2, [r3, #4]
 800aaf0:	e7ec      	b.n	800aacc <_malloc_r+0xa0>
 800aaf2:	4623      	mov	r3, r4
 800aaf4:	6864      	ldr	r4, [r4, #4]
 800aaf6:	e7b2      	b.n	800aa5e <_malloc_r+0x32>
 800aaf8:	4634      	mov	r4, r6
 800aafa:	6876      	ldr	r6, [r6, #4]
 800aafc:	e7b9      	b.n	800aa72 <_malloc_r+0x46>
 800aafe:	230c      	movs	r3, #12
 800ab00:	603b      	str	r3, [r7, #0]
 800ab02:	4638      	mov	r0, r7
 800ab04:	f001 fe0a 	bl	800c71c <__malloc_unlock>
 800ab08:	e7a1      	b.n	800aa4e <_malloc_r+0x22>
 800ab0a:	6025      	str	r5, [r4, #0]
 800ab0c:	e7de      	b.n	800aacc <_malloc_r+0xa0>
 800ab0e:	bf00      	nop
 800ab10:	200053b0 	.word	0x200053b0

0800ab14 <__cvt>:
 800ab14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab18:	ec55 4b10 	vmov	r4, r5, d0
 800ab1c:	2d00      	cmp	r5, #0
 800ab1e:	460e      	mov	r6, r1
 800ab20:	4619      	mov	r1, r3
 800ab22:	462b      	mov	r3, r5
 800ab24:	bfbb      	ittet	lt
 800ab26:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ab2a:	461d      	movlt	r5, r3
 800ab2c:	2300      	movge	r3, #0
 800ab2e:	232d      	movlt	r3, #45	; 0x2d
 800ab30:	700b      	strb	r3, [r1, #0]
 800ab32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ab38:	4691      	mov	r9, r2
 800ab3a:	f023 0820 	bic.w	r8, r3, #32
 800ab3e:	bfbc      	itt	lt
 800ab40:	4622      	movlt	r2, r4
 800ab42:	4614      	movlt	r4, r2
 800ab44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab48:	d005      	beq.n	800ab56 <__cvt+0x42>
 800ab4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab4e:	d100      	bne.n	800ab52 <__cvt+0x3e>
 800ab50:	3601      	adds	r6, #1
 800ab52:	2102      	movs	r1, #2
 800ab54:	e000      	b.n	800ab58 <__cvt+0x44>
 800ab56:	2103      	movs	r1, #3
 800ab58:	ab03      	add	r3, sp, #12
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	ab02      	add	r3, sp, #8
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	ec45 4b10 	vmov	d0, r4, r5
 800ab64:	4653      	mov	r3, sl
 800ab66:	4632      	mov	r2, r6
 800ab68:	f000 fdca 	bl	800b700 <_dtoa_r>
 800ab6c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab70:	4607      	mov	r7, r0
 800ab72:	d102      	bne.n	800ab7a <__cvt+0x66>
 800ab74:	f019 0f01 	tst.w	r9, #1
 800ab78:	d022      	beq.n	800abc0 <__cvt+0xac>
 800ab7a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab7e:	eb07 0906 	add.w	r9, r7, r6
 800ab82:	d110      	bne.n	800aba6 <__cvt+0x92>
 800ab84:	783b      	ldrb	r3, [r7, #0]
 800ab86:	2b30      	cmp	r3, #48	; 0x30
 800ab88:	d10a      	bne.n	800aba0 <__cvt+0x8c>
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	4620      	mov	r0, r4
 800ab90:	4629      	mov	r1, r5
 800ab92:	f7f5 ff99 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab96:	b918      	cbnz	r0, 800aba0 <__cvt+0x8c>
 800ab98:	f1c6 0601 	rsb	r6, r6, #1
 800ab9c:	f8ca 6000 	str.w	r6, [sl]
 800aba0:	f8da 3000 	ldr.w	r3, [sl]
 800aba4:	4499      	add	r9, r3
 800aba6:	2200      	movs	r2, #0
 800aba8:	2300      	movs	r3, #0
 800abaa:	4620      	mov	r0, r4
 800abac:	4629      	mov	r1, r5
 800abae:	f7f5 ff8b 	bl	8000ac8 <__aeabi_dcmpeq>
 800abb2:	b108      	cbz	r0, 800abb8 <__cvt+0xa4>
 800abb4:	f8cd 900c 	str.w	r9, [sp, #12]
 800abb8:	2230      	movs	r2, #48	; 0x30
 800abba:	9b03      	ldr	r3, [sp, #12]
 800abbc:	454b      	cmp	r3, r9
 800abbe:	d307      	bcc.n	800abd0 <__cvt+0xbc>
 800abc0:	9b03      	ldr	r3, [sp, #12]
 800abc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abc4:	1bdb      	subs	r3, r3, r7
 800abc6:	4638      	mov	r0, r7
 800abc8:	6013      	str	r3, [r2, #0]
 800abca:	b004      	add	sp, #16
 800abcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abd0:	1c59      	adds	r1, r3, #1
 800abd2:	9103      	str	r1, [sp, #12]
 800abd4:	701a      	strb	r2, [r3, #0]
 800abd6:	e7f0      	b.n	800abba <__cvt+0xa6>

0800abd8 <__exponent>:
 800abd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abda:	4603      	mov	r3, r0
 800abdc:	2900      	cmp	r1, #0
 800abde:	bfb8      	it	lt
 800abe0:	4249      	neglt	r1, r1
 800abe2:	f803 2b02 	strb.w	r2, [r3], #2
 800abe6:	bfb4      	ite	lt
 800abe8:	222d      	movlt	r2, #45	; 0x2d
 800abea:	222b      	movge	r2, #43	; 0x2b
 800abec:	2909      	cmp	r1, #9
 800abee:	7042      	strb	r2, [r0, #1]
 800abf0:	dd2a      	ble.n	800ac48 <__exponent+0x70>
 800abf2:	f10d 0407 	add.w	r4, sp, #7
 800abf6:	46a4      	mov	ip, r4
 800abf8:	270a      	movs	r7, #10
 800abfa:	46a6      	mov	lr, r4
 800abfc:	460a      	mov	r2, r1
 800abfe:	fb91 f6f7 	sdiv	r6, r1, r7
 800ac02:	fb07 1516 	mls	r5, r7, r6, r1
 800ac06:	3530      	adds	r5, #48	; 0x30
 800ac08:	2a63      	cmp	r2, #99	; 0x63
 800ac0a:	f104 34ff 	add.w	r4, r4, #4294967295
 800ac0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ac12:	4631      	mov	r1, r6
 800ac14:	dcf1      	bgt.n	800abfa <__exponent+0x22>
 800ac16:	3130      	adds	r1, #48	; 0x30
 800ac18:	f1ae 0502 	sub.w	r5, lr, #2
 800ac1c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ac20:	1c44      	adds	r4, r0, #1
 800ac22:	4629      	mov	r1, r5
 800ac24:	4561      	cmp	r1, ip
 800ac26:	d30a      	bcc.n	800ac3e <__exponent+0x66>
 800ac28:	f10d 0209 	add.w	r2, sp, #9
 800ac2c:	eba2 020e 	sub.w	r2, r2, lr
 800ac30:	4565      	cmp	r5, ip
 800ac32:	bf88      	it	hi
 800ac34:	2200      	movhi	r2, #0
 800ac36:	4413      	add	r3, r2
 800ac38:	1a18      	subs	r0, r3, r0
 800ac3a:	b003      	add	sp, #12
 800ac3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac42:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ac46:	e7ed      	b.n	800ac24 <__exponent+0x4c>
 800ac48:	2330      	movs	r3, #48	; 0x30
 800ac4a:	3130      	adds	r1, #48	; 0x30
 800ac4c:	7083      	strb	r3, [r0, #2]
 800ac4e:	70c1      	strb	r1, [r0, #3]
 800ac50:	1d03      	adds	r3, r0, #4
 800ac52:	e7f1      	b.n	800ac38 <__exponent+0x60>

0800ac54 <_printf_float>:
 800ac54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac58:	ed2d 8b02 	vpush	{d8}
 800ac5c:	b08d      	sub	sp, #52	; 0x34
 800ac5e:	460c      	mov	r4, r1
 800ac60:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac64:	4616      	mov	r6, r2
 800ac66:	461f      	mov	r7, r3
 800ac68:	4605      	mov	r5, r0
 800ac6a:	f001 fd33 	bl	800c6d4 <_localeconv_r>
 800ac6e:	f8d0 a000 	ldr.w	sl, [r0]
 800ac72:	4650      	mov	r0, sl
 800ac74:	f7f5 faac 	bl	80001d0 <strlen>
 800ac78:	2300      	movs	r3, #0
 800ac7a:	930a      	str	r3, [sp, #40]	; 0x28
 800ac7c:	6823      	ldr	r3, [r4, #0]
 800ac7e:	9305      	str	r3, [sp, #20]
 800ac80:	f8d8 3000 	ldr.w	r3, [r8]
 800ac84:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ac88:	3307      	adds	r3, #7
 800ac8a:	f023 0307 	bic.w	r3, r3, #7
 800ac8e:	f103 0208 	add.w	r2, r3, #8
 800ac92:	f8c8 2000 	str.w	r2, [r8]
 800ac96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ac9e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800aca2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aca6:	9307      	str	r3, [sp, #28]
 800aca8:	f8cd 8018 	str.w	r8, [sp, #24]
 800acac:	ee08 0a10 	vmov	s16, r0
 800acb0:	4b9f      	ldr	r3, [pc, #636]	; (800af30 <_printf_float+0x2dc>)
 800acb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acb6:	f04f 32ff 	mov.w	r2, #4294967295
 800acba:	f7f5 ff37 	bl	8000b2c <__aeabi_dcmpun>
 800acbe:	bb88      	cbnz	r0, 800ad24 <_printf_float+0xd0>
 800acc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acc4:	4b9a      	ldr	r3, [pc, #616]	; (800af30 <_printf_float+0x2dc>)
 800acc6:	f04f 32ff 	mov.w	r2, #4294967295
 800acca:	f7f5 ff11 	bl	8000af0 <__aeabi_dcmple>
 800acce:	bb48      	cbnz	r0, 800ad24 <_printf_float+0xd0>
 800acd0:	2200      	movs	r2, #0
 800acd2:	2300      	movs	r3, #0
 800acd4:	4640      	mov	r0, r8
 800acd6:	4649      	mov	r1, r9
 800acd8:	f7f5 ff00 	bl	8000adc <__aeabi_dcmplt>
 800acdc:	b110      	cbz	r0, 800ace4 <_printf_float+0x90>
 800acde:	232d      	movs	r3, #45	; 0x2d
 800ace0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ace4:	4b93      	ldr	r3, [pc, #588]	; (800af34 <_printf_float+0x2e0>)
 800ace6:	4894      	ldr	r0, [pc, #592]	; (800af38 <_printf_float+0x2e4>)
 800ace8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800acec:	bf94      	ite	ls
 800acee:	4698      	movls	r8, r3
 800acf0:	4680      	movhi	r8, r0
 800acf2:	2303      	movs	r3, #3
 800acf4:	6123      	str	r3, [r4, #16]
 800acf6:	9b05      	ldr	r3, [sp, #20]
 800acf8:	f023 0204 	bic.w	r2, r3, #4
 800acfc:	6022      	str	r2, [r4, #0]
 800acfe:	f04f 0900 	mov.w	r9, #0
 800ad02:	9700      	str	r7, [sp, #0]
 800ad04:	4633      	mov	r3, r6
 800ad06:	aa0b      	add	r2, sp, #44	; 0x2c
 800ad08:	4621      	mov	r1, r4
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	f000 f9d8 	bl	800b0c0 <_printf_common>
 800ad10:	3001      	adds	r0, #1
 800ad12:	f040 8090 	bne.w	800ae36 <_printf_float+0x1e2>
 800ad16:	f04f 30ff 	mov.w	r0, #4294967295
 800ad1a:	b00d      	add	sp, #52	; 0x34
 800ad1c:	ecbd 8b02 	vpop	{d8}
 800ad20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad24:	4642      	mov	r2, r8
 800ad26:	464b      	mov	r3, r9
 800ad28:	4640      	mov	r0, r8
 800ad2a:	4649      	mov	r1, r9
 800ad2c:	f7f5 fefe 	bl	8000b2c <__aeabi_dcmpun>
 800ad30:	b140      	cbz	r0, 800ad44 <_printf_float+0xf0>
 800ad32:	464b      	mov	r3, r9
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	bfbc      	itt	lt
 800ad38:	232d      	movlt	r3, #45	; 0x2d
 800ad3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ad3e:	487f      	ldr	r0, [pc, #508]	; (800af3c <_printf_float+0x2e8>)
 800ad40:	4b7f      	ldr	r3, [pc, #508]	; (800af40 <_printf_float+0x2ec>)
 800ad42:	e7d1      	b.n	800ace8 <_printf_float+0x94>
 800ad44:	6863      	ldr	r3, [r4, #4]
 800ad46:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ad4a:	9206      	str	r2, [sp, #24]
 800ad4c:	1c5a      	adds	r2, r3, #1
 800ad4e:	d13f      	bne.n	800add0 <_printf_float+0x17c>
 800ad50:	2306      	movs	r3, #6
 800ad52:	6063      	str	r3, [r4, #4]
 800ad54:	9b05      	ldr	r3, [sp, #20]
 800ad56:	6861      	ldr	r1, [r4, #4]
 800ad58:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	9303      	str	r3, [sp, #12]
 800ad60:	ab0a      	add	r3, sp, #40	; 0x28
 800ad62:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad66:	ab09      	add	r3, sp, #36	; 0x24
 800ad68:	ec49 8b10 	vmov	d0, r8, r9
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	6022      	str	r2, [r4, #0]
 800ad70:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad74:	4628      	mov	r0, r5
 800ad76:	f7ff fecd 	bl	800ab14 <__cvt>
 800ad7a:	9b06      	ldr	r3, [sp, #24]
 800ad7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad7e:	2b47      	cmp	r3, #71	; 0x47
 800ad80:	4680      	mov	r8, r0
 800ad82:	d108      	bne.n	800ad96 <_printf_float+0x142>
 800ad84:	1cc8      	adds	r0, r1, #3
 800ad86:	db02      	blt.n	800ad8e <_printf_float+0x13a>
 800ad88:	6863      	ldr	r3, [r4, #4]
 800ad8a:	4299      	cmp	r1, r3
 800ad8c:	dd41      	ble.n	800ae12 <_printf_float+0x1be>
 800ad8e:	f1ab 0b02 	sub.w	fp, fp, #2
 800ad92:	fa5f fb8b 	uxtb.w	fp, fp
 800ad96:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad9a:	d820      	bhi.n	800adde <_printf_float+0x18a>
 800ad9c:	3901      	subs	r1, #1
 800ad9e:	465a      	mov	r2, fp
 800ada0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ada4:	9109      	str	r1, [sp, #36]	; 0x24
 800ada6:	f7ff ff17 	bl	800abd8 <__exponent>
 800adaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800adac:	1813      	adds	r3, r2, r0
 800adae:	2a01      	cmp	r2, #1
 800adb0:	4681      	mov	r9, r0
 800adb2:	6123      	str	r3, [r4, #16]
 800adb4:	dc02      	bgt.n	800adbc <_printf_float+0x168>
 800adb6:	6822      	ldr	r2, [r4, #0]
 800adb8:	07d2      	lsls	r2, r2, #31
 800adba:	d501      	bpl.n	800adc0 <_printf_float+0x16c>
 800adbc:	3301      	adds	r3, #1
 800adbe:	6123      	str	r3, [r4, #16]
 800adc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d09c      	beq.n	800ad02 <_printf_float+0xae>
 800adc8:	232d      	movs	r3, #45	; 0x2d
 800adca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adce:	e798      	b.n	800ad02 <_printf_float+0xae>
 800add0:	9a06      	ldr	r2, [sp, #24]
 800add2:	2a47      	cmp	r2, #71	; 0x47
 800add4:	d1be      	bne.n	800ad54 <_printf_float+0x100>
 800add6:	2b00      	cmp	r3, #0
 800add8:	d1bc      	bne.n	800ad54 <_printf_float+0x100>
 800adda:	2301      	movs	r3, #1
 800addc:	e7b9      	b.n	800ad52 <_printf_float+0xfe>
 800adde:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ade2:	d118      	bne.n	800ae16 <_printf_float+0x1c2>
 800ade4:	2900      	cmp	r1, #0
 800ade6:	6863      	ldr	r3, [r4, #4]
 800ade8:	dd0b      	ble.n	800ae02 <_printf_float+0x1ae>
 800adea:	6121      	str	r1, [r4, #16]
 800adec:	b913      	cbnz	r3, 800adf4 <_printf_float+0x1a0>
 800adee:	6822      	ldr	r2, [r4, #0]
 800adf0:	07d0      	lsls	r0, r2, #31
 800adf2:	d502      	bpl.n	800adfa <_printf_float+0x1a6>
 800adf4:	3301      	adds	r3, #1
 800adf6:	440b      	add	r3, r1
 800adf8:	6123      	str	r3, [r4, #16]
 800adfa:	65a1      	str	r1, [r4, #88]	; 0x58
 800adfc:	f04f 0900 	mov.w	r9, #0
 800ae00:	e7de      	b.n	800adc0 <_printf_float+0x16c>
 800ae02:	b913      	cbnz	r3, 800ae0a <_printf_float+0x1b6>
 800ae04:	6822      	ldr	r2, [r4, #0]
 800ae06:	07d2      	lsls	r2, r2, #31
 800ae08:	d501      	bpl.n	800ae0e <_printf_float+0x1ba>
 800ae0a:	3302      	adds	r3, #2
 800ae0c:	e7f4      	b.n	800adf8 <_printf_float+0x1a4>
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e7f2      	b.n	800adf8 <_printf_float+0x1a4>
 800ae12:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ae16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae18:	4299      	cmp	r1, r3
 800ae1a:	db05      	blt.n	800ae28 <_printf_float+0x1d4>
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	6121      	str	r1, [r4, #16]
 800ae20:	07d8      	lsls	r0, r3, #31
 800ae22:	d5ea      	bpl.n	800adfa <_printf_float+0x1a6>
 800ae24:	1c4b      	adds	r3, r1, #1
 800ae26:	e7e7      	b.n	800adf8 <_printf_float+0x1a4>
 800ae28:	2900      	cmp	r1, #0
 800ae2a:	bfd4      	ite	le
 800ae2c:	f1c1 0202 	rsble	r2, r1, #2
 800ae30:	2201      	movgt	r2, #1
 800ae32:	4413      	add	r3, r2
 800ae34:	e7e0      	b.n	800adf8 <_printf_float+0x1a4>
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	055a      	lsls	r2, r3, #21
 800ae3a:	d407      	bmi.n	800ae4c <_printf_float+0x1f8>
 800ae3c:	6923      	ldr	r3, [r4, #16]
 800ae3e:	4642      	mov	r2, r8
 800ae40:	4631      	mov	r1, r6
 800ae42:	4628      	mov	r0, r5
 800ae44:	47b8      	blx	r7
 800ae46:	3001      	adds	r0, #1
 800ae48:	d12c      	bne.n	800aea4 <_printf_float+0x250>
 800ae4a:	e764      	b.n	800ad16 <_printf_float+0xc2>
 800ae4c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae50:	f240 80e0 	bls.w	800b014 <_printf_float+0x3c0>
 800ae54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae58:	2200      	movs	r2, #0
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	f7f5 fe34 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	d034      	beq.n	800aece <_printf_float+0x27a>
 800ae64:	4a37      	ldr	r2, [pc, #220]	; (800af44 <_printf_float+0x2f0>)
 800ae66:	2301      	movs	r3, #1
 800ae68:	4631      	mov	r1, r6
 800ae6a:	4628      	mov	r0, r5
 800ae6c:	47b8      	blx	r7
 800ae6e:	3001      	adds	r0, #1
 800ae70:	f43f af51 	beq.w	800ad16 <_printf_float+0xc2>
 800ae74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	db02      	blt.n	800ae82 <_printf_float+0x22e>
 800ae7c:	6823      	ldr	r3, [r4, #0]
 800ae7e:	07d8      	lsls	r0, r3, #31
 800ae80:	d510      	bpl.n	800aea4 <_printf_float+0x250>
 800ae82:	ee18 3a10 	vmov	r3, s16
 800ae86:	4652      	mov	r2, sl
 800ae88:	4631      	mov	r1, r6
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	47b8      	blx	r7
 800ae8e:	3001      	adds	r0, #1
 800ae90:	f43f af41 	beq.w	800ad16 <_printf_float+0xc2>
 800ae94:	f04f 0800 	mov.w	r8, #0
 800ae98:	f104 091a 	add.w	r9, r4, #26
 800ae9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	4543      	cmp	r3, r8
 800aea2:	dc09      	bgt.n	800aeb8 <_printf_float+0x264>
 800aea4:	6823      	ldr	r3, [r4, #0]
 800aea6:	079b      	lsls	r3, r3, #30
 800aea8:	f100 8105 	bmi.w	800b0b6 <_printf_float+0x462>
 800aeac:	68e0      	ldr	r0, [r4, #12]
 800aeae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aeb0:	4298      	cmp	r0, r3
 800aeb2:	bfb8      	it	lt
 800aeb4:	4618      	movlt	r0, r3
 800aeb6:	e730      	b.n	800ad1a <_printf_float+0xc6>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	464a      	mov	r2, r9
 800aebc:	4631      	mov	r1, r6
 800aebe:	4628      	mov	r0, r5
 800aec0:	47b8      	blx	r7
 800aec2:	3001      	adds	r0, #1
 800aec4:	f43f af27 	beq.w	800ad16 <_printf_float+0xc2>
 800aec8:	f108 0801 	add.w	r8, r8, #1
 800aecc:	e7e6      	b.n	800ae9c <_printf_float+0x248>
 800aece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	dc39      	bgt.n	800af48 <_printf_float+0x2f4>
 800aed4:	4a1b      	ldr	r2, [pc, #108]	; (800af44 <_printf_float+0x2f0>)
 800aed6:	2301      	movs	r3, #1
 800aed8:	4631      	mov	r1, r6
 800aeda:	4628      	mov	r0, r5
 800aedc:	47b8      	blx	r7
 800aede:	3001      	adds	r0, #1
 800aee0:	f43f af19 	beq.w	800ad16 <_printf_float+0xc2>
 800aee4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aee8:	4313      	orrs	r3, r2
 800aeea:	d102      	bne.n	800aef2 <_printf_float+0x29e>
 800aeec:	6823      	ldr	r3, [r4, #0]
 800aeee:	07d9      	lsls	r1, r3, #31
 800aef0:	d5d8      	bpl.n	800aea4 <_printf_float+0x250>
 800aef2:	ee18 3a10 	vmov	r3, s16
 800aef6:	4652      	mov	r2, sl
 800aef8:	4631      	mov	r1, r6
 800aefa:	4628      	mov	r0, r5
 800aefc:	47b8      	blx	r7
 800aefe:	3001      	adds	r0, #1
 800af00:	f43f af09 	beq.w	800ad16 <_printf_float+0xc2>
 800af04:	f04f 0900 	mov.w	r9, #0
 800af08:	f104 0a1a 	add.w	sl, r4, #26
 800af0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af0e:	425b      	negs	r3, r3
 800af10:	454b      	cmp	r3, r9
 800af12:	dc01      	bgt.n	800af18 <_printf_float+0x2c4>
 800af14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af16:	e792      	b.n	800ae3e <_printf_float+0x1ea>
 800af18:	2301      	movs	r3, #1
 800af1a:	4652      	mov	r2, sl
 800af1c:	4631      	mov	r1, r6
 800af1e:	4628      	mov	r0, r5
 800af20:	47b8      	blx	r7
 800af22:	3001      	adds	r0, #1
 800af24:	f43f aef7 	beq.w	800ad16 <_printf_float+0xc2>
 800af28:	f109 0901 	add.w	r9, r9, #1
 800af2c:	e7ee      	b.n	800af0c <_printf_float+0x2b8>
 800af2e:	bf00      	nop
 800af30:	7fefffff 	.word	0x7fefffff
 800af34:	0800e618 	.word	0x0800e618
 800af38:	0800e61c 	.word	0x0800e61c
 800af3c:	0800e624 	.word	0x0800e624
 800af40:	0800e620 	.word	0x0800e620
 800af44:	0800e628 	.word	0x0800e628
 800af48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af4c:	429a      	cmp	r2, r3
 800af4e:	bfa8      	it	ge
 800af50:	461a      	movge	r2, r3
 800af52:	2a00      	cmp	r2, #0
 800af54:	4691      	mov	r9, r2
 800af56:	dc37      	bgt.n	800afc8 <_printf_float+0x374>
 800af58:	f04f 0b00 	mov.w	fp, #0
 800af5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af60:	f104 021a 	add.w	r2, r4, #26
 800af64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af66:	9305      	str	r3, [sp, #20]
 800af68:	eba3 0309 	sub.w	r3, r3, r9
 800af6c:	455b      	cmp	r3, fp
 800af6e:	dc33      	bgt.n	800afd8 <_printf_float+0x384>
 800af70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af74:	429a      	cmp	r2, r3
 800af76:	db3b      	blt.n	800aff0 <_printf_float+0x39c>
 800af78:	6823      	ldr	r3, [r4, #0]
 800af7a:	07da      	lsls	r2, r3, #31
 800af7c:	d438      	bmi.n	800aff0 <_printf_float+0x39c>
 800af7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af80:	9a05      	ldr	r2, [sp, #20]
 800af82:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af84:	1a9a      	subs	r2, r3, r2
 800af86:	eba3 0901 	sub.w	r9, r3, r1
 800af8a:	4591      	cmp	r9, r2
 800af8c:	bfa8      	it	ge
 800af8e:	4691      	movge	r9, r2
 800af90:	f1b9 0f00 	cmp.w	r9, #0
 800af94:	dc35      	bgt.n	800b002 <_printf_float+0x3ae>
 800af96:	f04f 0800 	mov.w	r8, #0
 800af9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af9e:	f104 0a1a 	add.w	sl, r4, #26
 800afa2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afa6:	1a9b      	subs	r3, r3, r2
 800afa8:	eba3 0309 	sub.w	r3, r3, r9
 800afac:	4543      	cmp	r3, r8
 800afae:	f77f af79 	ble.w	800aea4 <_printf_float+0x250>
 800afb2:	2301      	movs	r3, #1
 800afb4:	4652      	mov	r2, sl
 800afb6:	4631      	mov	r1, r6
 800afb8:	4628      	mov	r0, r5
 800afba:	47b8      	blx	r7
 800afbc:	3001      	adds	r0, #1
 800afbe:	f43f aeaa 	beq.w	800ad16 <_printf_float+0xc2>
 800afc2:	f108 0801 	add.w	r8, r8, #1
 800afc6:	e7ec      	b.n	800afa2 <_printf_float+0x34e>
 800afc8:	4613      	mov	r3, r2
 800afca:	4631      	mov	r1, r6
 800afcc:	4642      	mov	r2, r8
 800afce:	4628      	mov	r0, r5
 800afd0:	47b8      	blx	r7
 800afd2:	3001      	adds	r0, #1
 800afd4:	d1c0      	bne.n	800af58 <_printf_float+0x304>
 800afd6:	e69e      	b.n	800ad16 <_printf_float+0xc2>
 800afd8:	2301      	movs	r3, #1
 800afda:	4631      	mov	r1, r6
 800afdc:	4628      	mov	r0, r5
 800afde:	9205      	str	r2, [sp, #20]
 800afe0:	47b8      	blx	r7
 800afe2:	3001      	adds	r0, #1
 800afe4:	f43f ae97 	beq.w	800ad16 <_printf_float+0xc2>
 800afe8:	9a05      	ldr	r2, [sp, #20]
 800afea:	f10b 0b01 	add.w	fp, fp, #1
 800afee:	e7b9      	b.n	800af64 <_printf_float+0x310>
 800aff0:	ee18 3a10 	vmov	r3, s16
 800aff4:	4652      	mov	r2, sl
 800aff6:	4631      	mov	r1, r6
 800aff8:	4628      	mov	r0, r5
 800affa:	47b8      	blx	r7
 800affc:	3001      	adds	r0, #1
 800affe:	d1be      	bne.n	800af7e <_printf_float+0x32a>
 800b000:	e689      	b.n	800ad16 <_printf_float+0xc2>
 800b002:	9a05      	ldr	r2, [sp, #20]
 800b004:	464b      	mov	r3, r9
 800b006:	4442      	add	r2, r8
 800b008:	4631      	mov	r1, r6
 800b00a:	4628      	mov	r0, r5
 800b00c:	47b8      	blx	r7
 800b00e:	3001      	adds	r0, #1
 800b010:	d1c1      	bne.n	800af96 <_printf_float+0x342>
 800b012:	e680      	b.n	800ad16 <_printf_float+0xc2>
 800b014:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b016:	2a01      	cmp	r2, #1
 800b018:	dc01      	bgt.n	800b01e <_printf_float+0x3ca>
 800b01a:	07db      	lsls	r3, r3, #31
 800b01c:	d538      	bpl.n	800b090 <_printf_float+0x43c>
 800b01e:	2301      	movs	r3, #1
 800b020:	4642      	mov	r2, r8
 800b022:	4631      	mov	r1, r6
 800b024:	4628      	mov	r0, r5
 800b026:	47b8      	blx	r7
 800b028:	3001      	adds	r0, #1
 800b02a:	f43f ae74 	beq.w	800ad16 <_printf_float+0xc2>
 800b02e:	ee18 3a10 	vmov	r3, s16
 800b032:	4652      	mov	r2, sl
 800b034:	4631      	mov	r1, r6
 800b036:	4628      	mov	r0, r5
 800b038:	47b8      	blx	r7
 800b03a:	3001      	adds	r0, #1
 800b03c:	f43f ae6b 	beq.w	800ad16 <_printf_float+0xc2>
 800b040:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b044:	2200      	movs	r2, #0
 800b046:	2300      	movs	r3, #0
 800b048:	f7f5 fd3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b04c:	b9d8      	cbnz	r0, 800b086 <_printf_float+0x432>
 800b04e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b050:	f108 0201 	add.w	r2, r8, #1
 800b054:	3b01      	subs	r3, #1
 800b056:	4631      	mov	r1, r6
 800b058:	4628      	mov	r0, r5
 800b05a:	47b8      	blx	r7
 800b05c:	3001      	adds	r0, #1
 800b05e:	d10e      	bne.n	800b07e <_printf_float+0x42a>
 800b060:	e659      	b.n	800ad16 <_printf_float+0xc2>
 800b062:	2301      	movs	r3, #1
 800b064:	4652      	mov	r2, sl
 800b066:	4631      	mov	r1, r6
 800b068:	4628      	mov	r0, r5
 800b06a:	47b8      	blx	r7
 800b06c:	3001      	adds	r0, #1
 800b06e:	f43f ae52 	beq.w	800ad16 <_printf_float+0xc2>
 800b072:	f108 0801 	add.w	r8, r8, #1
 800b076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b078:	3b01      	subs	r3, #1
 800b07a:	4543      	cmp	r3, r8
 800b07c:	dcf1      	bgt.n	800b062 <_printf_float+0x40e>
 800b07e:	464b      	mov	r3, r9
 800b080:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b084:	e6dc      	b.n	800ae40 <_printf_float+0x1ec>
 800b086:	f04f 0800 	mov.w	r8, #0
 800b08a:	f104 0a1a 	add.w	sl, r4, #26
 800b08e:	e7f2      	b.n	800b076 <_printf_float+0x422>
 800b090:	2301      	movs	r3, #1
 800b092:	4642      	mov	r2, r8
 800b094:	e7df      	b.n	800b056 <_printf_float+0x402>
 800b096:	2301      	movs	r3, #1
 800b098:	464a      	mov	r2, r9
 800b09a:	4631      	mov	r1, r6
 800b09c:	4628      	mov	r0, r5
 800b09e:	47b8      	blx	r7
 800b0a0:	3001      	adds	r0, #1
 800b0a2:	f43f ae38 	beq.w	800ad16 <_printf_float+0xc2>
 800b0a6:	f108 0801 	add.w	r8, r8, #1
 800b0aa:	68e3      	ldr	r3, [r4, #12]
 800b0ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0ae:	1a5b      	subs	r3, r3, r1
 800b0b0:	4543      	cmp	r3, r8
 800b0b2:	dcf0      	bgt.n	800b096 <_printf_float+0x442>
 800b0b4:	e6fa      	b.n	800aeac <_printf_float+0x258>
 800b0b6:	f04f 0800 	mov.w	r8, #0
 800b0ba:	f104 0919 	add.w	r9, r4, #25
 800b0be:	e7f4      	b.n	800b0aa <_printf_float+0x456>

0800b0c0 <_printf_common>:
 800b0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c4:	4616      	mov	r6, r2
 800b0c6:	4699      	mov	r9, r3
 800b0c8:	688a      	ldr	r2, [r1, #8]
 800b0ca:	690b      	ldr	r3, [r1, #16]
 800b0cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	bfb8      	it	lt
 800b0d4:	4613      	movlt	r3, r2
 800b0d6:	6033      	str	r3, [r6, #0]
 800b0d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b0dc:	4607      	mov	r7, r0
 800b0de:	460c      	mov	r4, r1
 800b0e0:	b10a      	cbz	r2, 800b0e6 <_printf_common+0x26>
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	6033      	str	r3, [r6, #0]
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	0699      	lsls	r1, r3, #26
 800b0ea:	bf42      	ittt	mi
 800b0ec:	6833      	ldrmi	r3, [r6, #0]
 800b0ee:	3302      	addmi	r3, #2
 800b0f0:	6033      	strmi	r3, [r6, #0]
 800b0f2:	6825      	ldr	r5, [r4, #0]
 800b0f4:	f015 0506 	ands.w	r5, r5, #6
 800b0f8:	d106      	bne.n	800b108 <_printf_common+0x48>
 800b0fa:	f104 0a19 	add.w	sl, r4, #25
 800b0fe:	68e3      	ldr	r3, [r4, #12]
 800b100:	6832      	ldr	r2, [r6, #0]
 800b102:	1a9b      	subs	r3, r3, r2
 800b104:	42ab      	cmp	r3, r5
 800b106:	dc26      	bgt.n	800b156 <_printf_common+0x96>
 800b108:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b10c:	1e13      	subs	r3, r2, #0
 800b10e:	6822      	ldr	r2, [r4, #0]
 800b110:	bf18      	it	ne
 800b112:	2301      	movne	r3, #1
 800b114:	0692      	lsls	r2, r2, #26
 800b116:	d42b      	bmi.n	800b170 <_printf_common+0xb0>
 800b118:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b11c:	4649      	mov	r1, r9
 800b11e:	4638      	mov	r0, r7
 800b120:	47c0      	blx	r8
 800b122:	3001      	adds	r0, #1
 800b124:	d01e      	beq.n	800b164 <_printf_common+0xa4>
 800b126:	6823      	ldr	r3, [r4, #0]
 800b128:	68e5      	ldr	r5, [r4, #12]
 800b12a:	6832      	ldr	r2, [r6, #0]
 800b12c:	f003 0306 	and.w	r3, r3, #6
 800b130:	2b04      	cmp	r3, #4
 800b132:	bf08      	it	eq
 800b134:	1aad      	subeq	r5, r5, r2
 800b136:	68a3      	ldr	r3, [r4, #8]
 800b138:	6922      	ldr	r2, [r4, #16]
 800b13a:	bf0c      	ite	eq
 800b13c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b140:	2500      	movne	r5, #0
 800b142:	4293      	cmp	r3, r2
 800b144:	bfc4      	itt	gt
 800b146:	1a9b      	subgt	r3, r3, r2
 800b148:	18ed      	addgt	r5, r5, r3
 800b14a:	2600      	movs	r6, #0
 800b14c:	341a      	adds	r4, #26
 800b14e:	42b5      	cmp	r5, r6
 800b150:	d11a      	bne.n	800b188 <_printf_common+0xc8>
 800b152:	2000      	movs	r0, #0
 800b154:	e008      	b.n	800b168 <_printf_common+0xa8>
 800b156:	2301      	movs	r3, #1
 800b158:	4652      	mov	r2, sl
 800b15a:	4649      	mov	r1, r9
 800b15c:	4638      	mov	r0, r7
 800b15e:	47c0      	blx	r8
 800b160:	3001      	adds	r0, #1
 800b162:	d103      	bne.n	800b16c <_printf_common+0xac>
 800b164:	f04f 30ff 	mov.w	r0, #4294967295
 800b168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b16c:	3501      	adds	r5, #1
 800b16e:	e7c6      	b.n	800b0fe <_printf_common+0x3e>
 800b170:	18e1      	adds	r1, r4, r3
 800b172:	1c5a      	adds	r2, r3, #1
 800b174:	2030      	movs	r0, #48	; 0x30
 800b176:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b17a:	4422      	add	r2, r4
 800b17c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b180:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b184:	3302      	adds	r3, #2
 800b186:	e7c7      	b.n	800b118 <_printf_common+0x58>
 800b188:	2301      	movs	r3, #1
 800b18a:	4622      	mov	r2, r4
 800b18c:	4649      	mov	r1, r9
 800b18e:	4638      	mov	r0, r7
 800b190:	47c0      	blx	r8
 800b192:	3001      	adds	r0, #1
 800b194:	d0e6      	beq.n	800b164 <_printf_common+0xa4>
 800b196:	3601      	adds	r6, #1
 800b198:	e7d9      	b.n	800b14e <_printf_common+0x8e>
	...

0800b19c <_printf_i>:
 800b19c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1a0:	7e0f      	ldrb	r7, [r1, #24]
 800b1a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1a4:	2f78      	cmp	r7, #120	; 0x78
 800b1a6:	4691      	mov	r9, r2
 800b1a8:	4680      	mov	r8, r0
 800b1aa:	460c      	mov	r4, r1
 800b1ac:	469a      	mov	sl, r3
 800b1ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b1b2:	d807      	bhi.n	800b1c4 <_printf_i+0x28>
 800b1b4:	2f62      	cmp	r7, #98	; 0x62
 800b1b6:	d80a      	bhi.n	800b1ce <_printf_i+0x32>
 800b1b8:	2f00      	cmp	r7, #0
 800b1ba:	f000 80d8 	beq.w	800b36e <_printf_i+0x1d2>
 800b1be:	2f58      	cmp	r7, #88	; 0x58
 800b1c0:	f000 80a3 	beq.w	800b30a <_printf_i+0x16e>
 800b1c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b1cc:	e03a      	b.n	800b244 <_printf_i+0xa8>
 800b1ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b1d2:	2b15      	cmp	r3, #21
 800b1d4:	d8f6      	bhi.n	800b1c4 <_printf_i+0x28>
 800b1d6:	a101      	add	r1, pc, #4	; (adr r1, 800b1dc <_printf_i+0x40>)
 800b1d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1dc:	0800b235 	.word	0x0800b235
 800b1e0:	0800b249 	.word	0x0800b249
 800b1e4:	0800b1c5 	.word	0x0800b1c5
 800b1e8:	0800b1c5 	.word	0x0800b1c5
 800b1ec:	0800b1c5 	.word	0x0800b1c5
 800b1f0:	0800b1c5 	.word	0x0800b1c5
 800b1f4:	0800b249 	.word	0x0800b249
 800b1f8:	0800b1c5 	.word	0x0800b1c5
 800b1fc:	0800b1c5 	.word	0x0800b1c5
 800b200:	0800b1c5 	.word	0x0800b1c5
 800b204:	0800b1c5 	.word	0x0800b1c5
 800b208:	0800b355 	.word	0x0800b355
 800b20c:	0800b279 	.word	0x0800b279
 800b210:	0800b337 	.word	0x0800b337
 800b214:	0800b1c5 	.word	0x0800b1c5
 800b218:	0800b1c5 	.word	0x0800b1c5
 800b21c:	0800b377 	.word	0x0800b377
 800b220:	0800b1c5 	.word	0x0800b1c5
 800b224:	0800b279 	.word	0x0800b279
 800b228:	0800b1c5 	.word	0x0800b1c5
 800b22c:	0800b1c5 	.word	0x0800b1c5
 800b230:	0800b33f 	.word	0x0800b33f
 800b234:	682b      	ldr	r3, [r5, #0]
 800b236:	1d1a      	adds	r2, r3, #4
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	602a      	str	r2, [r5, #0]
 800b23c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b240:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b244:	2301      	movs	r3, #1
 800b246:	e0a3      	b.n	800b390 <_printf_i+0x1f4>
 800b248:	6820      	ldr	r0, [r4, #0]
 800b24a:	6829      	ldr	r1, [r5, #0]
 800b24c:	0606      	lsls	r6, r0, #24
 800b24e:	f101 0304 	add.w	r3, r1, #4
 800b252:	d50a      	bpl.n	800b26a <_printf_i+0xce>
 800b254:	680e      	ldr	r6, [r1, #0]
 800b256:	602b      	str	r3, [r5, #0]
 800b258:	2e00      	cmp	r6, #0
 800b25a:	da03      	bge.n	800b264 <_printf_i+0xc8>
 800b25c:	232d      	movs	r3, #45	; 0x2d
 800b25e:	4276      	negs	r6, r6
 800b260:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b264:	485e      	ldr	r0, [pc, #376]	; (800b3e0 <_printf_i+0x244>)
 800b266:	230a      	movs	r3, #10
 800b268:	e019      	b.n	800b29e <_printf_i+0x102>
 800b26a:	680e      	ldr	r6, [r1, #0]
 800b26c:	602b      	str	r3, [r5, #0]
 800b26e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b272:	bf18      	it	ne
 800b274:	b236      	sxthne	r6, r6
 800b276:	e7ef      	b.n	800b258 <_printf_i+0xbc>
 800b278:	682b      	ldr	r3, [r5, #0]
 800b27a:	6820      	ldr	r0, [r4, #0]
 800b27c:	1d19      	adds	r1, r3, #4
 800b27e:	6029      	str	r1, [r5, #0]
 800b280:	0601      	lsls	r1, r0, #24
 800b282:	d501      	bpl.n	800b288 <_printf_i+0xec>
 800b284:	681e      	ldr	r6, [r3, #0]
 800b286:	e002      	b.n	800b28e <_printf_i+0xf2>
 800b288:	0646      	lsls	r6, r0, #25
 800b28a:	d5fb      	bpl.n	800b284 <_printf_i+0xe8>
 800b28c:	881e      	ldrh	r6, [r3, #0]
 800b28e:	4854      	ldr	r0, [pc, #336]	; (800b3e0 <_printf_i+0x244>)
 800b290:	2f6f      	cmp	r7, #111	; 0x6f
 800b292:	bf0c      	ite	eq
 800b294:	2308      	moveq	r3, #8
 800b296:	230a      	movne	r3, #10
 800b298:	2100      	movs	r1, #0
 800b29a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b29e:	6865      	ldr	r5, [r4, #4]
 800b2a0:	60a5      	str	r5, [r4, #8]
 800b2a2:	2d00      	cmp	r5, #0
 800b2a4:	bfa2      	ittt	ge
 800b2a6:	6821      	ldrge	r1, [r4, #0]
 800b2a8:	f021 0104 	bicge.w	r1, r1, #4
 800b2ac:	6021      	strge	r1, [r4, #0]
 800b2ae:	b90e      	cbnz	r6, 800b2b4 <_printf_i+0x118>
 800b2b0:	2d00      	cmp	r5, #0
 800b2b2:	d04d      	beq.n	800b350 <_printf_i+0x1b4>
 800b2b4:	4615      	mov	r5, r2
 800b2b6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b2ba:	fb03 6711 	mls	r7, r3, r1, r6
 800b2be:	5dc7      	ldrb	r7, [r0, r7]
 800b2c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b2c4:	4637      	mov	r7, r6
 800b2c6:	42bb      	cmp	r3, r7
 800b2c8:	460e      	mov	r6, r1
 800b2ca:	d9f4      	bls.n	800b2b6 <_printf_i+0x11a>
 800b2cc:	2b08      	cmp	r3, #8
 800b2ce:	d10b      	bne.n	800b2e8 <_printf_i+0x14c>
 800b2d0:	6823      	ldr	r3, [r4, #0]
 800b2d2:	07de      	lsls	r6, r3, #31
 800b2d4:	d508      	bpl.n	800b2e8 <_printf_i+0x14c>
 800b2d6:	6923      	ldr	r3, [r4, #16]
 800b2d8:	6861      	ldr	r1, [r4, #4]
 800b2da:	4299      	cmp	r1, r3
 800b2dc:	bfde      	ittt	le
 800b2de:	2330      	movle	r3, #48	; 0x30
 800b2e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b2e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b2e8:	1b52      	subs	r2, r2, r5
 800b2ea:	6122      	str	r2, [r4, #16]
 800b2ec:	f8cd a000 	str.w	sl, [sp]
 800b2f0:	464b      	mov	r3, r9
 800b2f2:	aa03      	add	r2, sp, #12
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	4640      	mov	r0, r8
 800b2f8:	f7ff fee2 	bl	800b0c0 <_printf_common>
 800b2fc:	3001      	adds	r0, #1
 800b2fe:	d14c      	bne.n	800b39a <_printf_i+0x1fe>
 800b300:	f04f 30ff 	mov.w	r0, #4294967295
 800b304:	b004      	add	sp, #16
 800b306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b30a:	4835      	ldr	r0, [pc, #212]	; (800b3e0 <_printf_i+0x244>)
 800b30c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b310:	6829      	ldr	r1, [r5, #0]
 800b312:	6823      	ldr	r3, [r4, #0]
 800b314:	f851 6b04 	ldr.w	r6, [r1], #4
 800b318:	6029      	str	r1, [r5, #0]
 800b31a:	061d      	lsls	r5, r3, #24
 800b31c:	d514      	bpl.n	800b348 <_printf_i+0x1ac>
 800b31e:	07df      	lsls	r7, r3, #31
 800b320:	bf44      	itt	mi
 800b322:	f043 0320 	orrmi.w	r3, r3, #32
 800b326:	6023      	strmi	r3, [r4, #0]
 800b328:	b91e      	cbnz	r6, 800b332 <_printf_i+0x196>
 800b32a:	6823      	ldr	r3, [r4, #0]
 800b32c:	f023 0320 	bic.w	r3, r3, #32
 800b330:	6023      	str	r3, [r4, #0]
 800b332:	2310      	movs	r3, #16
 800b334:	e7b0      	b.n	800b298 <_printf_i+0xfc>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	f043 0320 	orr.w	r3, r3, #32
 800b33c:	6023      	str	r3, [r4, #0]
 800b33e:	2378      	movs	r3, #120	; 0x78
 800b340:	4828      	ldr	r0, [pc, #160]	; (800b3e4 <_printf_i+0x248>)
 800b342:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b346:	e7e3      	b.n	800b310 <_printf_i+0x174>
 800b348:	0659      	lsls	r1, r3, #25
 800b34a:	bf48      	it	mi
 800b34c:	b2b6      	uxthmi	r6, r6
 800b34e:	e7e6      	b.n	800b31e <_printf_i+0x182>
 800b350:	4615      	mov	r5, r2
 800b352:	e7bb      	b.n	800b2cc <_printf_i+0x130>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	6826      	ldr	r6, [r4, #0]
 800b358:	6961      	ldr	r1, [r4, #20]
 800b35a:	1d18      	adds	r0, r3, #4
 800b35c:	6028      	str	r0, [r5, #0]
 800b35e:	0635      	lsls	r5, r6, #24
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	d501      	bpl.n	800b368 <_printf_i+0x1cc>
 800b364:	6019      	str	r1, [r3, #0]
 800b366:	e002      	b.n	800b36e <_printf_i+0x1d2>
 800b368:	0670      	lsls	r0, r6, #25
 800b36a:	d5fb      	bpl.n	800b364 <_printf_i+0x1c8>
 800b36c:	8019      	strh	r1, [r3, #0]
 800b36e:	2300      	movs	r3, #0
 800b370:	6123      	str	r3, [r4, #16]
 800b372:	4615      	mov	r5, r2
 800b374:	e7ba      	b.n	800b2ec <_printf_i+0x150>
 800b376:	682b      	ldr	r3, [r5, #0]
 800b378:	1d1a      	adds	r2, r3, #4
 800b37a:	602a      	str	r2, [r5, #0]
 800b37c:	681d      	ldr	r5, [r3, #0]
 800b37e:	6862      	ldr	r2, [r4, #4]
 800b380:	2100      	movs	r1, #0
 800b382:	4628      	mov	r0, r5
 800b384:	f7f4 ff2c 	bl	80001e0 <memchr>
 800b388:	b108      	cbz	r0, 800b38e <_printf_i+0x1f2>
 800b38a:	1b40      	subs	r0, r0, r5
 800b38c:	6060      	str	r0, [r4, #4]
 800b38e:	6863      	ldr	r3, [r4, #4]
 800b390:	6123      	str	r3, [r4, #16]
 800b392:	2300      	movs	r3, #0
 800b394:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b398:	e7a8      	b.n	800b2ec <_printf_i+0x150>
 800b39a:	6923      	ldr	r3, [r4, #16]
 800b39c:	462a      	mov	r2, r5
 800b39e:	4649      	mov	r1, r9
 800b3a0:	4640      	mov	r0, r8
 800b3a2:	47d0      	blx	sl
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	d0ab      	beq.n	800b300 <_printf_i+0x164>
 800b3a8:	6823      	ldr	r3, [r4, #0]
 800b3aa:	079b      	lsls	r3, r3, #30
 800b3ac:	d413      	bmi.n	800b3d6 <_printf_i+0x23a>
 800b3ae:	68e0      	ldr	r0, [r4, #12]
 800b3b0:	9b03      	ldr	r3, [sp, #12]
 800b3b2:	4298      	cmp	r0, r3
 800b3b4:	bfb8      	it	lt
 800b3b6:	4618      	movlt	r0, r3
 800b3b8:	e7a4      	b.n	800b304 <_printf_i+0x168>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	4632      	mov	r2, r6
 800b3be:	4649      	mov	r1, r9
 800b3c0:	4640      	mov	r0, r8
 800b3c2:	47d0      	blx	sl
 800b3c4:	3001      	adds	r0, #1
 800b3c6:	d09b      	beq.n	800b300 <_printf_i+0x164>
 800b3c8:	3501      	adds	r5, #1
 800b3ca:	68e3      	ldr	r3, [r4, #12]
 800b3cc:	9903      	ldr	r1, [sp, #12]
 800b3ce:	1a5b      	subs	r3, r3, r1
 800b3d0:	42ab      	cmp	r3, r5
 800b3d2:	dcf2      	bgt.n	800b3ba <_printf_i+0x21e>
 800b3d4:	e7eb      	b.n	800b3ae <_printf_i+0x212>
 800b3d6:	2500      	movs	r5, #0
 800b3d8:	f104 0619 	add.w	r6, r4, #25
 800b3dc:	e7f5      	b.n	800b3ca <_printf_i+0x22e>
 800b3de:	bf00      	nop
 800b3e0:	0800e62a 	.word	0x0800e62a
 800b3e4:	0800e63b 	.word	0x0800e63b

0800b3e8 <cleanup_glue>:
 800b3e8:	b538      	push	{r3, r4, r5, lr}
 800b3ea:	460c      	mov	r4, r1
 800b3ec:	6809      	ldr	r1, [r1, #0]
 800b3ee:	4605      	mov	r5, r0
 800b3f0:	b109      	cbz	r1, 800b3f6 <cleanup_glue+0xe>
 800b3f2:	f7ff fff9 	bl	800b3e8 <cleanup_glue>
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	4628      	mov	r0, r5
 800b3fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3fe:	f001 bd4b 	b.w	800ce98 <_free_r>
	...

0800b404 <_reclaim_reent>:
 800b404:	4b2c      	ldr	r3, [pc, #176]	; (800b4b8 <_reclaim_reent+0xb4>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	4283      	cmp	r3, r0
 800b40a:	b570      	push	{r4, r5, r6, lr}
 800b40c:	4604      	mov	r4, r0
 800b40e:	d051      	beq.n	800b4b4 <_reclaim_reent+0xb0>
 800b410:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b412:	b143      	cbz	r3, 800b426 <_reclaim_reent+0x22>
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d14a      	bne.n	800b4b0 <_reclaim_reent+0xac>
 800b41a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b41c:	6819      	ldr	r1, [r3, #0]
 800b41e:	b111      	cbz	r1, 800b426 <_reclaim_reent+0x22>
 800b420:	4620      	mov	r0, r4
 800b422:	f001 fd39 	bl	800ce98 <_free_r>
 800b426:	6961      	ldr	r1, [r4, #20]
 800b428:	b111      	cbz	r1, 800b430 <_reclaim_reent+0x2c>
 800b42a:	4620      	mov	r0, r4
 800b42c:	f001 fd34 	bl	800ce98 <_free_r>
 800b430:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b432:	b111      	cbz	r1, 800b43a <_reclaim_reent+0x36>
 800b434:	4620      	mov	r0, r4
 800b436:	f001 fd2f 	bl	800ce98 <_free_r>
 800b43a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b43c:	b111      	cbz	r1, 800b444 <_reclaim_reent+0x40>
 800b43e:	4620      	mov	r0, r4
 800b440:	f001 fd2a 	bl	800ce98 <_free_r>
 800b444:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b446:	b111      	cbz	r1, 800b44e <_reclaim_reent+0x4a>
 800b448:	4620      	mov	r0, r4
 800b44a:	f001 fd25 	bl	800ce98 <_free_r>
 800b44e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b450:	b111      	cbz	r1, 800b458 <_reclaim_reent+0x54>
 800b452:	4620      	mov	r0, r4
 800b454:	f001 fd20 	bl	800ce98 <_free_r>
 800b458:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b45a:	b111      	cbz	r1, 800b462 <_reclaim_reent+0x5e>
 800b45c:	4620      	mov	r0, r4
 800b45e:	f001 fd1b 	bl	800ce98 <_free_r>
 800b462:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b464:	b111      	cbz	r1, 800b46c <_reclaim_reent+0x68>
 800b466:	4620      	mov	r0, r4
 800b468:	f001 fd16 	bl	800ce98 <_free_r>
 800b46c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b46e:	b111      	cbz	r1, 800b476 <_reclaim_reent+0x72>
 800b470:	4620      	mov	r0, r4
 800b472:	f001 fd11 	bl	800ce98 <_free_r>
 800b476:	69a3      	ldr	r3, [r4, #24]
 800b478:	b1e3      	cbz	r3, 800b4b4 <_reclaim_reent+0xb0>
 800b47a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b47c:	4620      	mov	r0, r4
 800b47e:	4798      	blx	r3
 800b480:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b482:	b1b9      	cbz	r1, 800b4b4 <_reclaim_reent+0xb0>
 800b484:	4620      	mov	r0, r4
 800b486:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b48a:	f7ff bfad 	b.w	800b3e8 <cleanup_glue>
 800b48e:	5949      	ldr	r1, [r1, r5]
 800b490:	b941      	cbnz	r1, 800b4a4 <_reclaim_reent+0xa0>
 800b492:	3504      	adds	r5, #4
 800b494:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b496:	2d80      	cmp	r5, #128	; 0x80
 800b498:	68d9      	ldr	r1, [r3, #12]
 800b49a:	d1f8      	bne.n	800b48e <_reclaim_reent+0x8a>
 800b49c:	4620      	mov	r0, r4
 800b49e:	f001 fcfb 	bl	800ce98 <_free_r>
 800b4a2:	e7ba      	b.n	800b41a <_reclaim_reent+0x16>
 800b4a4:	680e      	ldr	r6, [r1, #0]
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	f001 fcf6 	bl	800ce98 <_free_r>
 800b4ac:	4631      	mov	r1, r6
 800b4ae:	e7ef      	b.n	800b490 <_reclaim_reent+0x8c>
 800b4b0:	2500      	movs	r5, #0
 800b4b2:	e7ef      	b.n	800b494 <_reclaim_reent+0x90>
 800b4b4:	bd70      	pop	{r4, r5, r6, pc}
 800b4b6:	bf00      	nop
 800b4b8:	20000030 	.word	0x20000030

0800b4bc <_sbrk_r>:
 800b4bc:	b538      	push	{r3, r4, r5, lr}
 800b4be:	4d06      	ldr	r5, [pc, #24]	; (800b4d8 <_sbrk_r+0x1c>)
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	4604      	mov	r4, r0
 800b4c4:	4608      	mov	r0, r1
 800b4c6:	602b      	str	r3, [r5, #0]
 800b4c8:	f7f7 fb5c 	bl	8002b84 <_sbrk>
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	d102      	bne.n	800b4d6 <_sbrk_r+0x1a>
 800b4d0:	682b      	ldr	r3, [r5, #0]
 800b4d2:	b103      	cbz	r3, 800b4d6 <_sbrk_r+0x1a>
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	bd38      	pop	{r3, r4, r5, pc}
 800b4d8:	200053b8 	.word	0x200053b8

0800b4dc <siprintf>:
 800b4dc:	b40e      	push	{r1, r2, r3}
 800b4de:	b500      	push	{lr}
 800b4e0:	b09c      	sub	sp, #112	; 0x70
 800b4e2:	ab1d      	add	r3, sp, #116	; 0x74
 800b4e4:	9002      	str	r0, [sp, #8]
 800b4e6:	9006      	str	r0, [sp, #24]
 800b4e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b4ec:	4809      	ldr	r0, [pc, #36]	; (800b514 <siprintf+0x38>)
 800b4ee:	9107      	str	r1, [sp, #28]
 800b4f0:	9104      	str	r1, [sp, #16]
 800b4f2:	4909      	ldr	r1, [pc, #36]	; (800b518 <siprintf+0x3c>)
 800b4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4f8:	9105      	str	r1, [sp, #20]
 800b4fa:	6800      	ldr	r0, [r0, #0]
 800b4fc:	9301      	str	r3, [sp, #4]
 800b4fe:	a902      	add	r1, sp, #8
 800b500:	f001 fda0 	bl	800d044 <_svfiprintf_r>
 800b504:	9b02      	ldr	r3, [sp, #8]
 800b506:	2200      	movs	r2, #0
 800b508:	701a      	strb	r2, [r3, #0]
 800b50a:	b01c      	add	sp, #112	; 0x70
 800b50c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b510:	b003      	add	sp, #12
 800b512:	4770      	bx	lr
 800b514:	20000030 	.word	0x20000030
 800b518:	ffff0208 	.word	0xffff0208

0800b51c <__sread>:
 800b51c:	b510      	push	{r4, lr}
 800b51e:	460c      	mov	r4, r1
 800b520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b524:	f001 fe8e 	bl	800d244 <_read_r>
 800b528:	2800      	cmp	r0, #0
 800b52a:	bfab      	itete	ge
 800b52c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b52e:	89a3      	ldrhlt	r3, [r4, #12]
 800b530:	181b      	addge	r3, r3, r0
 800b532:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b536:	bfac      	ite	ge
 800b538:	6563      	strge	r3, [r4, #84]	; 0x54
 800b53a:	81a3      	strhlt	r3, [r4, #12]
 800b53c:	bd10      	pop	{r4, pc}

0800b53e <__swrite>:
 800b53e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b542:	461f      	mov	r7, r3
 800b544:	898b      	ldrh	r3, [r1, #12]
 800b546:	05db      	lsls	r3, r3, #23
 800b548:	4605      	mov	r5, r0
 800b54a:	460c      	mov	r4, r1
 800b54c:	4616      	mov	r6, r2
 800b54e:	d505      	bpl.n	800b55c <__swrite+0x1e>
 800b550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b554:	2302      	movs	r3, #2
 800b556:	2200      	movs	r2, #0
 800b558:	f001 f8c0 	bl	800c6dc <_lseek_r>
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b566:	81a3      	strh	r3, [r4, #12]
 800b568:	4632      	mov	r2, r6
 800b56a:	463b      	mov	r3, r7
 800b56c:	4628      	mov	r0, r5
 800b56e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b572:	f000 b817 	b.w	800b5a4 <_write_r>

0800b576 <__sseek>:
 800b576:	b510      	push	{r4, lr}
 800b578:	460c      	mov	r4, r1
 800b57a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b57e:	f001 f8ad 	bl	800c6dc <_lseek_r>
 800b582:	1c43      	adds	r3, r0, #1
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	bf15      	itete	ne
 800b588:	6560      	strne	r0, [r4, #84]	; 0x54
 800b58a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b58e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b592:	81a3      	strheq	r3, [r4, #12]
 800b594:	bf18      	it	ne
 800b596:	81a3      	strhne	r3, [r4, #12]
 800b598:	bd10      	pop	{r4, pc}

0800b59a <__sclose>:
 800b59a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b59e:	f000 b813 	b.w	800b5c8 <_close_r>
	...

0800b5a4 <_write_r>:
 800b5a4:	b538      	push	{r3, r4, r5, lr}
 800b5a6:	4d07      	ldr	r5, [pc, #28]	; (800b5c4 <_write_r+0x20>)
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	4608      	mov	r0, r1
 800b5ac:	4611      	mov	r1, r2
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	602a      	str	r2, [r5, #0]
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	f7f7 fa95 	bl	8002ae2 <_write>
 800b5b8:	1c43      	adds	r3, r0, #1
 800b5ba:	d102      	bne.n	800b5c2 <_write_r+0x1e>
 800b5bc:	682b      	ldr	r3, [r5, #0]
 800b5be:	b103      	cbz	r3, 800b5c2 <_write_r+0x1e>
 800b5c0:	6023      	str	r3, [r4, #0]
 800b5c2:	bd38      	pop	{r3, r4, r5, pc}
 800b5c4:	200053b8 	.word	0x200053b8

0800b5c8 <_close_r>:
 800b5c8:	b538      	push	{r3, r4, r5, lr}
 800b5ca:	4d06      	ldr	r5, [pc, #24]	; (800b5e4 <_close_r+0x1c>)
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	4604      	mov	r4, r0
 800b5d0:	4608      	mov	r0, r1
 800b5d2:	602b      	str	r3, [r5, #0]
 800b5d4:	f7f7 faa1 	bl	8002b1a <_close>
 800b5d8:	1c43      	adds	r3, r0, #1
 800b5da:	d102      	bne.n	800b5e2 <_close_r+0x1a>
 800b5dc:	682b      	ldr	r3, [r5, #0]
 800b5de:	b103      	cbz	r3, 800b5e2 <_close_r+0x1a>
 800b5e0:	6023      	str	r3, [r4, #0]
 800b5e2:	bd38      	pop	{r3, r4, r5, pc}
 800b5e4:	200053b8 	.word	0x200053b8

0800b5e8 <quorem>:
 800b5e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ec:	6903      	ldr	r3, [r0, #16]
 800b5ee:	690c      	ldr	r4, [r1, #16]
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	4607      	mov	r7, r0
 800b5f4:	f2c0 8081 	blt.w	800b6fa <quorem+0x112>
 800b5f8:	3c01      	subs	r4, #1
 800b5fa:	f101 0814 	add.w	r8, r1, #20
 800b5fe:	f100 0514 	add.w	r5, r0, #20
 800b602:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b606:	9301      	str	r3, [sp, #4]
 800b608:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b60c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b610:	3301      	adds	r3, #1
 800b612:	429a      	cmp	r2, r3
 800b614:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b618:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b61c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b620:	d331      	bcc.n	800b686 <quorem+0x9e>
 800b622:	f04f 0e00 	mov.w	lr, #0
 800b626:	4640      	mov	r0, r8
 800b628:	46ac      	mov	ip, r5
 800b62a:	46f2      	mov	sl, lr
 800b62c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b630:	b293      	uxth	r3, r2
 800b632:	fb06 e303 	mla	r3, r6, r3, lr
 800b636:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	ebaa 0303 	sub.w	r3, sl, r3
 800b640:	f8dc a000 	ldr.w	sl, [ip]
 800b644:	0c12      	lsrs	r2, r2, #16
 800b646:	fa13 f38a 	uxtah	r3, r3, sl
 800b64a:	fb06 e202 	mla	r2, r6, r2, lr
 800b64e:	9300      	str	r3, [sp, #0]
 800b650:	9b00      	ldr	r3, [sp, #0]
 800b652:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b656:	b292      	uxth	r2, r2
 800b658:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b65c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b660:	f8bd 3000 	ldrh.w	r3, [sp]
 800b664:	4581      	cmp	r9, r0
 800b666:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b66a:	f84c 3b04 	str.w	r3, [ip], #4
 800b66e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b672:	d2db      	bcs.n	800b62c <quorem+0x44>
 800b674:	f855 300b 	ldr.w	r3, [r5, fp]
 800b678:	b92b      	cbnz	r3, 800b686 <quorem+0x9e>
 800b67a:	9b01      	ldr	r3, [sp, #4]
 800b67c:	3b04      	subs	r3, #4
 800b67e:	429d      	cmp	r5, r3
 800b680:	461a      	mov	r2, r3
 800b682:	d32e      	bcc.n	800b6e2 <quorem+0xfa>
 800b684:	613c      	str	r4, [r7, #16]
 800b686:	4638      	mov	r0, r7
 800b688:	f001 fad0 	bl	800cc2c <__mcmp>
 800b68c:	2800      	cmp	r0, #0
 800b68e:	db24      	blt.n	800b6da <quorem+0xf2>
 800b690:	3601      	adds	r6, #1
 800b692:	4628      	mov	r0, r5
 800b694:	f04f 0c00 	mov.w	ip, #0
 800b698:	f858 2b04 	ldr.w	r2, [r8], #4
 800b69c:	f8d0 e000 	ldr.w	lr, [r0]
 800b6a0:	b293      	uxth	r3, r2
 800b6a2:	ebac 0303 	sub.w	r3, ip, r3
 800b6a6:	0c12      	lsrs	r2, r2, #16
 800b6a8:	fa13 f38e 	uxtah	r3, r3, lr
 800b6ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b6b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b6ba:	45c1      	cmp	r9, r8
 800b6bc:	f840 3b04 	str.w	r3, [r0], #4
 800b6c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b6c4:	d2e8      	bcs.n	800b698 <quorem+0xb0>
 800b6c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6ce:	b922      	cbnz	r2, 800b6da <quorem+0xf2>
 800b6d0:	3b04      	subs	r3, #4
 800b6d2:	429d      	cmp	r5, r3
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	d30a      	bcc.n	800b6ee <quorem+0x106>
 800b6d8:	613c      	str	r4, [r7, #16]
 800b6da:	4630      	mov	r0, r6
 800b6dc:	b003      	add	sp, #12
 800b6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e2:	6812      	ldr	r2, [r2, #0]
 800b6e4:	3b04      	subs	r3, #4
 800b6e6:	2a00      	cmp	r2, #0
 800b6e8:	d1cc      	bne.n	800b684 <quorem+0x9c>
 800b6ea:	3c01      	subs	r4, #1
 800b6ec:	e7c7      	b.n	800b67e <quorem+0x96>
 800b6ee:	6812      	ldr	r2, [r2, #0]
 800b6f0:	3b04      	subs	r3, #4
 800b6f2:	2a00      	cmp	r2, #0
 800b6f4:	d1f0      	bne.n	800b6d8 <quorem+0xf0>
 800b6f6:	3c01      	subs	r4, #1
 800b6f8:	e7eb      	b.n	800b6d2 <quorem+0xea>
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	e7ee      	b.n	800b6dc <quorem+0xf4>
	...

0800b700 <_dtoa_r>:
 800b700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b704:	ed2d 8b04 	vpush	{d8-d9}
 800b708:	ec57 6b10 	vmov	r6, r7, d0
 800b70c:	b093      	sub	sp, #76	; 0x4c
 800b70e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b710:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b714:	9106      	str	r1, [sp, #24]
 800b716:	ee10 aa10 	vmov	sl, s0
 800b71a:	4604      	mov	r4, r0
 800b71c:	9209      	str	r2, [sp, #36]	; 0x24
 800b71e:	930c      	str	r3, [sp, #48]	; 0x30
 800b720:	46bb      	mov	fp, r7
 800b722:	b975      	cbnz	r5, 800b742 <_dtoa_r+0x42>
 800b724:	2010      	movs	r0, #16
 800b726:	f000 ffeb 	bl	800c700 <malloc>
 800b72a:	4602      	mov	r2, r0
 800b72c:	6260      	str	r0, [r4, #36]	; 0x24
 800b72e:	b920      	cbnz	r0, 800b73a <_dtoa_r+0x3a>
 800b730:	4ba7      	ldr	r3, [pc, #668]	; (800b9d0 <_dtoa_r+0x2d0>)
 800b732:	21ea      	movs	r1, #234	; 0xea
 800b734:	48a7      	ldr	r0, [pc, #668]	; (800b9d4 <_dtoa_r+0x2d4>)
 800b736:	f001 fd9f 	bl	800d278 <__assert_func>
 800b73a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b73e:	6005      	str	r5, [r0, #0]
 800b740:	60c5      	str	r5, [r0, #12]
 800b742:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b744:	6819      	ldr	r1, [r3, #0]
 800b746:	b151      	cbz	r1, 800b75e <_dtoa_r+0x5e>
 800b748:	685a      	ldr	r2, [r3, #4]
 800b74a:	604a      	str	r2, [r1, #4]
 800b74c:	2301      	movs	r3, #1
 800b74e:	4093      	lsls	r3, r2
 800b750:	608b      	str	r3, [r1, #8]
 800b752:	4620      	mov	r0, r4
 800b754:	f001 f828 	bl	800c7a8 <_Bfree>
 800b758:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b75a:	2200      	movs	r2, #0
 800b75c:	601a      	str	r2, [r3, #0]
 800b75e:	1e3b      	subs	r3, r7, #0
 800b760:	bfaa      	itet	ge
 800b762:	2300      	movge	r3, #0
 800b764:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b768:	f8c8 3000 	strge.w	r3, [r8]
 800b76c:	4b9a      	ldr	r3, [pc, #616]	; (800b9d8 <_dtoa_r+0x2d8>)
 800b76e:	bfbc      	itt	lt
 800b770:	2201      	movlt	r2, #1
 800b772:	f8c8 2000 	strlt.w	r2, [r8]
 800b776:	ea33 030b 	bics.w	r3, r3, fp
 800b77a:	d11b      	bne.n	800b7b4 <_dtoa_r+0xb4>
 800b77c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b77e:	f242 730f 	movw	r3, #9999	; 0x270f
 800b782:	6013      	str	r3, [r2, #0]
 800b784:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b788:	4333      	orrs	r3, r6
 800b78a:	f000 8592 	beq.w	800c2b2 <_dtoa_r+0xbb2>
 800b78e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b790:	b963      	cbnz	r3, 800b7ac <_dtoa_r+0xac>
 800b792:	4b92      	ldr	r3, [pc, #584]	; (800b9dc <_dtoa_r+0x2dc>)
 800b794:	e022      	b.n	800b7dc <_dtoa_r+0xdc>
 800b796:	4b92      	ldr	r3, [pc, #584]	; (800b9e0 <_dtoa_r+0x2e0>)
 800b798:	9301      	str	r3, [sp, #4]
 800b79a:	3308      	adds	r3, #8
 800b79c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b79e:	6013      	str	r3, [r2, #0]
 800b7a0:	9801      	ldr	r0, [sp, #4]
 800b7a2:	b013      	add	sp, #76	; 0x4c
 800b7a4:	ecbd 8b04 	vpop	{d8-d9}
 800b7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ac:	4b8b      	ldr	r3, [pc, #556]	; (800b9dc <_dtoa_r+0x2dc>)
 800b7ae:	9301      	str	r3, [sp, #4]
 800b7b0:	3303      	adds	r3, #3
 800b7b2:	e7f3      	b.n	800b79c <_dtoa_r+0x9c>
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	4650      	mov	r0, sl
 800b7ba:	4659      	mov	r1, fp
 800b7bc:	f7f5 f984 	bl	8000ac8 <__aeabi_dcmpeq>
 800b7c0:	ec4b ab19 	vmov	d9, sl, fp
 800b7c4:	4680      	mov	r8, r0
 800b7c6:	b158      	cbz	r0, 800b7e0 <_dtoa_r+0xe0>
 800b7c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	6013      	str	r3, [r2, #0]
 800b7ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f000 856b 	beq.w	800c2ac <_dtoa_r+0xbac>
 800b7d6:	4883      	ldr	r0, [pc, #524]	; (800b9e4 <_dtoa_r+0x2e4>)
 800b7d8:	6018      	str	r0, [r3, #0]
 800b7da:	1e43      	subs	r3, r0, #1
 800b7dc:	9301      	str	r3, [sp, #4]
 800b7de:	e7df      	b.n	800b7a0 <_dtoa_r+0xa0>
 800b7e0:	ec4b ab10 	vmov	d0, sl, fp
 800b7e4:	aa10      	add	r2, sp, #64	; 0x40
 800b7e6:	a911      	add	r1, sp, #68	; 0x44
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f001 fac5 	bl	800cd78 <__d2b>
 800b7ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b7f2:	ee08 0a10 	vmov	s16, r0
 800b7f6:	2d00      	cmp	r5, #0
 800b7f8:	f000 8084 	beq.w	800b904 <_dtoa_r+0x204>
 800b7fc:	ee19 3a90 	vmov	r3, s19
 800b800:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b804:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b808:	4656      	mov	r6, sl
 800b80a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b80e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b812:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b816:	4b74      	ldr	r3, [pc, #464]	; (800b9e8 <_dtoa_r+0x2e8>)
 800b818:	2200      	movs	r2, #0
 800b81a:	4630      	mov	r0, r6
 800b81c:	4639      	mov	r1, r7
 800b81e:	f7f4 fd33 	bl	8000288 <__aeabi_dsub>
 800b822:	a365      	add	r3, pc, #404	; (adr r3, 800b9b8 <_dtoa_r+0x2b8>)
 800b824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b828:	f7f4 fee6 	bl	80005f8 <__aeabi_dmul>
 800b82c:	a364      	add	r3, pc, #400	; (adr r3, 800b9c0 <_dtoa_r+0x2c0>)
 800b82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b832:	f7f4 fd2b 	bl	800028c <__adddf3>
 800b836:	4606      	mov	r6, r0
 800b838:	4628      	mov	r0, r5
 800b83a:	460f      	mov	r7, r1
 800b83c:	f7f4 fe72 	bl	8000524 <__aeabi_i2d>
 800b840:	a361      	add	r3, pc, #388	; (adr r3, 800b9c8 <_dtoa_r+0x2c8>)
 800b842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b846:	f7f4 fed7 	bl	80005f8 <__aeabi_dmul>
 800b84a:	4602      	mov	r2, r0
 800b84c:	460b      	mov	r3, r1
 800b84e:	4630      	mov	r0, r6
 800b850:	4639      	mov	r1, r7
 800b852:	f7f4 fd1b 	bl	800028c <__adddf3>
 800b856:	4606      	mov	r6, r0
 800b858:	460f      	mov	r7, r1
 800b85a:	f7f5 f97d 	bl	8000b58 <__aeabi_d2iz>
 800b85e:	2200      	movs	r2, #0
 800b860:	9000      	str	r0, [sp, #0]
 800b862:	2300      	movs	r3, #0
 800b864:	4630      	mov	r0, r6
 800b866:	4639      	mov	r1, r7
 800b868:	f7f5 f938 	bl	8000adc <__aeabi_dcmplt>
 800b86c:	b150      	cbz	r0, 800b884 <_dtoa_r+0x184>
 800b86e:	9800      	ldr	r0, [sp, #0]
 800b870:	f7f4 fe58 	bl	8000524 <__aeabi_i2d>
 800b874:	4632      	mov	r2, r6
 800b876:	463b      	mov	r3, r7
 800b878:	f7f5 f926 	bl	8000ac8 <__aeabi_dcmpeq>
 800b87c:	b910      	cbnz	r0, 800b884 <_dtoa_r+0x184>
 800b87e:	9b00      	ldr	r3, [sp, #0]
 800b880:	3b01      	subs	r3, #1
 800b882:	9300      	str	r3, [sp, #0]
 800b884:	9b00      	ldr	r3, [sp, #0]
 800b886:	2b16      	cmp	r3, #22
 800b888:	d85a      	bhi.n	800b940 <_dtoa_r+0x240>
 800b88a:	9a00      	ldr	r2, [sp, #0]
 800b88c:	4b57      	ldr	r3, [pc, #348]	; (800b9ec <_dtoa_r+0x2ec>)
 800b88e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	ec51 0b19 	vmov	r0, r1, d9
 800b89a:	f7f5 f91f 	bl	8000adc <__aeabi_dcmplt>
 800b89e:	2800      	cmp	r0, #0
 800b8a0:	d050      	beq.n	800b944 <_dtoa_r+0x244>
 800b8a2:	9b00      	ldr	r3, [sp, #0]
 800b8a4:	3b01      	subs	r3, #1
 800b8a6:	9300      	str	r3, [sp, #0]
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800b8ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b8ae:	1b5d      	subs	r5, r3, r5
 800b8b0:	1e6b      	subs	r3, r5, #1
 800b8b2:	9305      	str	r3, [sp, #20]
 800b8b4:	bf45      	ittet	mi
 800b8b6:	f1c5 0301 	rsbmi	r3, r5, #1
 800b8ba:	9304      	strmi	r3, [sp, #16]
 800b8bc:	2300      	movpl	r3, #0
 800b8be:	2300      	movmi	r3, #0
 800b8c0:	bf4c      	ite	mi
 800b8c2:	9305      	strmi	r3, [sp, #20]
 800b8c4:	9304      	strpl	r3, [sp, #16]
 800b8c6:	9b00      	ldr	r3, [sp, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	db3d      	blt.n	800b948 <_dtoa_r+0x248>
 800b8cc:	9b05      	ldr	r3, [sp, #20]
 800b8ce:	9a00      	ldr	r2, [sp, #0]
 800b8d0:	920a      	str	r2, [sp, #40]	; 0x28
 800b8d2:	4413      	add	r3, r2
 800b8d4:	9305      	str	r3, [sp, #20]
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	9307      	str	r3, [sp, #28]
 800b8da:	9b06      	ldr	r3, [sp, #24]
 800b8dc:	2b09      	cmp	r3, #9
 800b8de:	f200 8089 	bhi.w	800b9f4 <_dtoa_r+0x2f4>
 800b8e2:	2b05      	cmp	r3, #5
 800b8e4:	bfc4      	itt	gt
 800b8e6:	3b04      	subgt	r3, #4
 800b8e8:	9306      	strgt	r3, [sp, #24]
 800b8ea:	9b06      	ldr	r3, [sp, #24]
 800b8ec:	f1a3 0302 	sub.w	r3, r3, #2
 800b8f0:	bfcc      	ite	gt
 800b8f2:	2500      	movgt	r5, #0
 800b8f4:	2501      	movle	r5, #1
 800b8f6:	2b03      	cmp	r3, #3
 800b8f8:	f200 8087 	bhi.w	800ba0a <_dtoa_r+0x30a>
 800b8fc:	e8df f003 	tbb	[pc, r3]
 800b900:	59383a2d 	.word	0x59383a2d
 800b904:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b908:	441d      	add	r5, r3
 800b90a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b90e:	2b20      	cmp	r3, #32
 800b910:	bfc1      	itttt	gt
 800b912:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b916:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b91a:	fa0b f303 	lslgt.w	r3, fp, r3
 800b91e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b922:	bfda      	itte	le
 800b924:	f1c3 0320 	rsble	r3, r3, #32
 800b928:	fa06 f003 	lslle.w	r0, r6, r3
 800b92c:	4318      	orrgt	r0, r3
 800b92e:	f7f4 fde9 	bl	8000504 <__aeabi_ui2d>
 800b932:	2301      	movs	r3, #1
 800b934:	4606      	mov	r6, r0
 800b936:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b93a:	3d01      	subs	r5, #1
 800b93c:	930e      	str	r3, [sp, #56]	; 0x38
 800b93e:	e76a      	b.n	800b816 <_dtoa_r+0x116>
 800b940:	2301      	movs	r3, #1
 800b942:	e7b2      	b.n	800b8aa <_dtoa_r+0x1aa>
 800b944:	900b      	str	r0, [sp, #44]	; 0x2c
 800b946:	e7b1      	b.n	800b8ac <_dtoa_r+0x1ac>
 800b948:	9b04      	ldr	r3, [sp, #16]
 800b94a:	9a00      	ldr	r2, [sp, #0]
 800b94c:	1a9b      	subs	r3, r3, r2
 800b94e:	9304      	str	r3, [sp, #16]
 800b950:	4253      	negs	r3, r2
 800b952:	9307      	str	r3, [sp, #28]
 800b954:	2300      	movs	r3, #0
 800b956:	930a      	str	r3, [sp, #40]	; 0x28
 800b958:	e7bf      	b.n	800b8da <_dtoa_r+0x1da>
 800b95a:	2300      	movs	r3, #0
 800b95c:	9308      	str	r3, [sp, #32]
 800b95e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b960:	2b00      	cmp	r3, #0
 800b962:	dc55      	bgt.n	800ba10 <_dtoa_r+0x310>
 800b964:	2301      	movs	r3, #1
 800b966:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b96a:	461a      	mov	r2, r3
 800b96c:	9209      	str	r2, [sp, #36]	; 0x24
 800b96e:	e00c      	b.n	800b98a <_dtoa_r+0x28a>
 800b970:	2301      	movs	r3, #1
 800b972:	e7f3      	b.n	800b95c <_dtoa_r+0x25c>
 800b974:	2300      	movs	r3, #0
 800b976:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b978:	9308      	str	r3, [sp, #32]
 800b97a:	9b00      	ldr	r3, [sp, #0]
 800b97c:	4413      	add	r3, r2
 800b97e:	9302      	str	r3, [sp, #8]
 800b980:	3301      	adds	r3, #1
 800b982:	2b01      	cmp	r3, #1
 800b984:	9303      	str	r3, [sp, #12]
 800b986:	bfb8      	it	lt
 800b988:	2301      	movlt	r3, #1
 800b98a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b98c:	2200      	movs	r2, #0
 800b98e:	6042      	str	r2, [r0, #4]
 800b990:	2204      	movs	r2, #4
 800b992:	f102 0614 	add.w	r6, r2, #20
 800b996:	429e      	cmp	r6, r3
 800b998:	6841      	ldr	r1, [r0, #4]
 800b99a:	d93d      	bls.n	800ba18 <_dtoa_r+0x318>
 800b99c:	4620      	mov	r0, r4
 800b99e:	f000 fec3 	bl	800c728 <_Balloc>
 800b9a2:	9001      	str	r0, [sp, #4]
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	d13b      	bne.n	800ba20 <_dtoa_r+0x320>
 800b9a8:	4b11      	ldr	r3, [pc, #68]	; (800b9f0 <_dtoa_r+0x2f0>)
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b9b0:	e6c0      	b.n	800b734 <_dtoa_r+0x34>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e7df      	b.n	800b976 <_dtoa_r+0x276>
 800b9b6:	bf00      	nop
 800b9b8:	636f4361 	.word	0x636f4361
 800b9bc:	3fd287a7 	.word	0x3fd287a7
 800b9c0:	8b60c8b3 	.word	0x8b60c8b3
 800b9c4:	3fc68a28 	.word	0x3fc68a28
 800b9c8:	509f79fb 	.word	0x509f79fb
 800b9cc:	3fd34413 	.word	0x3fd34413
 800b9d0:	0800e659 	.word	0x0800e659
 800b9d4:	0800e670 	.word	0x0800e670
 800b9d8:	7ff00000 	.word	0x7ff00000
 800b9dc:	0800e655 	.word	0x0800e655
 800b9e0:	0800e64c 	.word	0x0800e64c
 800b9e4:	0800e629 	.word	0x0800e629
 800b9e8:	3ff80000 	.word	0x3ff80000
 800b9ec:	0800e760 	.word	0x0800e760
 800b9f0:	0800e6cb 	.word	0x0800e6cb
 800b9f4:	2501      	movs	r5, #1
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	9306      	str	r3, [sp, #24]
 800b9fa:	9508      	str	r5, [sp, #32]
 800b9fc:	f04f 33ff 	mov.w	r3, #4294967295
 800ba00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ba04:	2200      	movs	r2, #0
 800ba06:	2312      	movs	r3, #18
 800ba08:	e7b0      	b.n	800b96c <_dtoa_r+0x26c>
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	9308      	str	r3, [sp, #32]
 800ba0e:	e7f5      	b.n	800b9fc <_dtoa_r+0x2fc>
 800ba10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ba16:	e7b8      	b.n	800b98a <_dtoa_r+0x28a>
 800ba18:	3101      	adds	r1, #1
 800ba1a:	6041      	str	r1, [r0, #4]
 800ba1c:	0052      	lsls	r2, r2, #1
 800ba1e:	e7b8      	b.n	800b992 <_dtoa_r+0x292>
 800ba20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba22:	9a01      	ldr	r2, [sp, #4]
 800ba24:	601a      	str	r2, [r3, #0]
 800ba26:	9b03      	ldr	r3, [sp, #12]
 800ba28:	2b0e      	cmp	r3, #14
 800ba2a:	f200 809d 	bhi.w	800bb68 <_dtoa_r+0x468>
 800ba2e:	2d00      	cmp	r5, #0
 800ba30:	f000 809a 	beq.w	800bb68 <_dtoa_r+0x468>
 800ba34:	9b00      	ldr	r3, [sp, #0]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	dd32      	ble.n	800baa0 <_dtoa_r+0x3a0>
 800ba3a:	4ab7      	ldr	r2, [pc, #732]	; (800bd18 <_dtoa_r+0x618>)
 800ba3c:	f003 030f 	and.w	r3, r3, #15
 800ba40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ba44:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba48:	9b00      	ldr	r3, [sp, #0]
 800ba4a:	05d8      	lsls	r0, r3, #23
 800ba4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ba50:	d516      	bpl.n	800ba80 <_dtoa_r+0x380>
 800ba52:	4bb2      	ldr	r3, [pc, #712]	; (800bd1c <_dtoa_r+0x61c>)
 800ba54:	ec51 0b19 	vmov	r0, r1, d9
 800ba58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba5c:	f7f4 fef6 	bl	800084c <__aeabi_ddiv>
 800ba60:	f007 070f 	and.w	r7, r7, #15
 800ba64:	4682      	mov	sl, r0
 800ba66:	468b      	mov	fp, r1
 800ba68:	2503      	movs	r5, #3
 800ba6a:	4eac      	ldr	r6, [pc, #688]	; (800bd1c <_dtoa_r+0x61c>)
 800ba6c:	b957      	cbnz	r7, 800ba84 <_dtoa_r+0x384>
 800ba6e:	4642      	mov	r2, r8
 800ba70:	464b      	mov	r3, r9
 800ba72:	4650      	mov	r0, sl
 800ba74:	4659      	mov	r1, fp
 800ba76:	f7f4 fee9 	bl	800084c <__aeabi_ddiv>
 800ba7a:	4682      	mov	sl, r0
 800ba7c:	468b      	mov	fp, r1
 800ba7e:	e028      	b.n	800bad2 <_dtoa_r+0x3d2>
 800ba80:	2502      	movs	r5, #2
 800ba82:	e7f2      	b.n	800ba6a <_dtoa_r+0x36a>
 800ba84:	07f9      	lsls	r1, r7, #31
 800ba86:	d508      	bpl.n	800ba9a <_dtoa_r+0x39a>
 800ba88:	4640      	mov	r0, r8
 800ba8a:	4649      	mov	r1, r9
 800ba8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ba90:	f7f4 fdb2 	bl	80005f8 <__aeabi_dmul>
 800ba94:	3501      	adds	r5, #1
 800ba96:	4680      	mov	r8, r0
 800ba98:	4689      	mov	r9, r1
 800ba9a:	107f      	asrs	r7, r7, #1
 800ba9c:	3608      	adds	r6, #8
 800ba9e:	e7e5      	b.n	800ba6c <_dtoa_r+0x36c>
 800baa0:	f000 809b 	beq.w	800bbda <_dtoa_r+0x4da>
 800baa4:	9b00      	ldr	r3, [sp, #0]
 800baa6:	4f9d      	ldr	r7, [pc, #628]	; (800bd1c <_dtoa_r+0x61c>)
 800baa8:	425e      	negs	r6, r3
 800baaa:	4b9b      	ldr	r3, [pc, #620]	; (800bd18 <_dtoa_r+0x618>)
 800baac:	f006 020f 	and.w	r2, r6, #15
 800bab0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab8:	ec51 0b19 	vmov	r0, r1, d9
 800babc:	f7f4 fd9c 	bl	80005f8 <__aeabi_dmul>
 800bac0:	1136      	asrs	r6, r6, #4
 800bac2:	4682      	mov	sl, r0
 800bac4:	468b      	mov	fp, r1
 800bac6:	2300      	movs	r3, #0
 800bac8:	2502      	movs	r5, #2
 800baca:	2e00      	cmp	r6, #0
 800bacc:	d17a      	bne.n	800bbc4 <_dtoa_r+0x4c4>
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1d3      	bne.n	800ba7a <_dtoa_r+0x37a>
 800bad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	f000 8082 	beq.w	800bbde <_dtoa_r+0x4de>
 800bada:	4b91      	ldr	r3, [pc, #580]	; (800bd20 <_dtoa_r+0x620>)
 800badc:	2200      	movs	r2, #0
 800bade:	4650      	mov	r0, sl
 800bae0:	4659      	mov	r1, fp
 800bae2:	f7f4 fffb 	bl	8000adc <__aeabi_dcmplt>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d079      	beq.n	800bbde <_dtoa_r+0x4de>
 800baea:	9b03      	ldr	r3, [sp, #12]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d076      	beq.n	800bbde <_dtoa_r+0x4de>
 800baf0:	9b02      	ldr	r3, [sp, #8]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	dd36      	ble.n	800bb64 <_dtoa_r+0x464>
 800baf6:	9b00      	ldr	r3, [sp, #0]
 800baf8:	4650      	mov	r0, sl
 800bafa:	4659      	mov	r1, fp
 800bafc:	1e5f      	subs	r7, r3, #1
 800bafe:	2200      	movs	r2, #0
 800bb00:	4b88      	ldr	r3, [pc, #544]	; (800bd24 <_dtoa_r+0x624>)
 800bb02:	f7f4 fd79 	bl	80005f8 <__aeabi_dmul>
 800bb06:	9e02      	ldr	r6, [sp, #8]
 800bb08:	4682      	mov	sl, r0
 800bb0a:	468b      	mov	fp, r1
 800bb0c:	3501      	adds	r5, #1
 800bb0e:	4628      	mov	r0, r5
 800bb10:	f7f4 fd08 	bl	8000524 <__aeabi_i2d>
 800bb14:	4652      	mov	r2, sl
 800bb16:	465b      	mov	r3, fp
 800bb18:	f7f4 fd6e 	bl	80005f8 <__aeabi_dmul>
 800bb1c:	4b82      	ldr	r3, [pc, #520]	; (800bd28 <_dtoa_r+0x628>)
 800bb1e:	2200      	movs	r2, #0
 800bb20:	f7f4 fbb4 	bl	800028c <__adddf3>
 800bb24:	46d0      	mov	r8, sl
 800bb26:	46d9      	mov	r9, fp
 800bb28:	4682      	mov	sl, r0
 800bb2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bb2e:	2e00      	cmp	r6, #0
 800bb30:	d158      	bne.n	800bbe4 <_dtoa_r+0x4e4>
 800bb32:	4b7e      	ldr	r3, [pc, #504]	; (800bd2c <_dtoa_r+0x62c>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	4640      	mov	r0, r8
 800bb38:	4649      	mov	r1, r9
 800bb3a:	f7f4 fba5 	bl	8000288 <__aeabi_dsub>
 800bb3e:	4652      	mov	r2, sl
 800bb40:	465b      	mov	r3, fp
 800bb42:	4680      	mov	r8, r0
 800bb44:	4689      	mov	r9, r1
 800bb46:	f7f4 ffe7 	bl	8000b18 <__aeabi_dcmpgt>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	f040 8295 	bne.w	800c07a <_dtoa_r+0x97a>
 800bb50:	4652      	mov	r2, sl
 800bb52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bb56:	4640      	mov	r0, r8
 800bb58:	4649      	mov	r1, r9
 800bb5a:	f7f4 ffbf 	bl	8000adc <__aeabi_dcmplt>
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	f040 8289 	bne.w	800c076 <_dtoa_r+0x976>
 800bb64:	ec5b ab19 	vmov	sl, fp, d9
 800bb68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	f2c0 8148 	blt.w	800be00 <_dtoa_r+0x700>
 800bb70:	9a00      	ldr	r2, [sp, #0]
 800bb72:	2a0e      	cmp	r2, #14
 800bb74:	f300 8144 	bgt.w	800be00 <_dtoa_r+0x700>
 800bb78:	4b67      	ldr	r3, [pc, #412]	; (800bd18 <_dtoa_r+0x618>)
 800bb7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	f280 80d5 	bge.w	800bd34 <_dtoa_r+0x634>
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	f300 80d1 	bgt.w	800bd34 <_dtoa_r+0x634>
 800bb92:	f040 826f 	bne.w	800c074 <_dtoa_r+0x974>
 800bb96:	4b65      	ldr	r3, [pc, #404]	; (800bd2c <_dtoa_r+0x62c>)
 800bb98:	2200      	movs	r2, #0
 800bb9a:	4640      	mov	r0, r8
 800bb9c:	4649      	mov	r1, r9
 800bb9e:	f7f4 fd2b 	bl	80005f8 <__aeabi_dmul>
 800bba2:	4652      	mov	r2, sl
 800bba4:	465b      	mov	r3, fp
 800bba6:	f7f4 ffad 	bl	8000b04 <__aeabi_dcmpge>
 800bbaa:	9e03      	ldr	r6, [sp, #12]
 800bbac:	4637      	mov	r7, r6
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	f040 8245 	bne.w	800c03e <_dtoa_r+0x93e>
 800bbb4:	9d01      	ldr	r5, [sp, #4]
 800bbb6:	2331      	movs	r3, #49	; 0x31
 800bbb8:	f805 3b01 	strb.w	r3, [r5], #1
 800bbbc:	9b00      	ldr	r3, [sp, #0]
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	e240      	b.n	800c046 <_dtoa_r+0x946>
 800bbc4:	07f2      	lsls	r2, r6, #31
 800bbc6:	d505      	bpl.n	800bbd4 <_dtoa_r+0x4d4>
 800bbc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbcc:	f7f4 fd14 	bl	80005f8 <__aeabi_dmul>
 800bbd0:	3501      	adds	r5, #1
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	1076      	asrs	r6, r6, #1
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	e777      	b.n	800baca <_dtoa_r+0x3ca>
 800bbda:	2502      	movs	r5, #2
 800bbdc:	e779      	b.n	800bad2 <_dtoa_r+0x3d2>
 800bbde:	9f00      	ldr	r7, [sp, #0]
 800bbe0:	9e03      	ldr	r6, [sp, #12]
 800bbe2:	e794      	b.n	800bb0e <_dtoa_r+0x40e>
 800bbe4:	9901      	ldr	r1, [sp, #4]
 800bbe6:	4b4c      	ldr	r3, [pc, #304]	; (800bd18 <_dtoa_r+0x618>)
 800bbe8:	4431      	add	r1, r6
 800bbea:	910d      	str	r1, [sp, #52]	; 0x34
 800bbec:	9908      	ldr	r1, [sp, #32]
 800bbee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bbf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bbf6:	2900      	cmp	r1, #0
 800bbf8:	d043      	beq.n	800bc82 <_dtoa_r+0x582>
 800bbfa:	494d      	ldr	r1, [pc, #308]	; (800bd30 <_dtoa_r+0x630>)
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	f7f4 fe25 	bl	800084c <__aeabi_ddiv>
 800bc02:	4652      	mov	r2, sl
 800bc04:	465b      	mov	r3, fp
 800bc06:	f7f4 fb3f 	bl	8000288 <__aeabi_dsub>
 800bc0a:	9d01      	ldr	r5, [sp, #4]
 800bc0c:	4682      	mov	sl, r0
 800bc0e:	468b      	mov	fp, r1
 800bc10:	4649      	mov	r1, r9
 800bc12:	4640      	mov	r0, r8
 800bc14:	f7f4 ffa0 	bl	8000b58 <__aeabi_d2iz>
 800bc18:	4606      	mov	r6, r0
 800bc1a:	f7f4 fc83 	bl	8000524 <__aeabi_i2d>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	460b      	mov	r3, r1
 800bc22:	4640      	mov	r0, r8
 800bc24:	4649      	mov	r1, r9
 800bc26:	f7f4 fb2f 	bl	8000288 <__aeabi_dsub>
 800bc2a:	3630      	adds	r6, #48	; 0x30
 800bc2c:	f805 6b01 	strb.w	r6, [r5], #1
 800bc30:	4652      	mov	r2, sl
 800bc32:	465b      	mov	r3, fp
 800bc34:	4680      	mov	r8, r0
 800bc36:	4689      	mov	r9, r1
 800bc38:	f7f4 ff50 	bl	8000adc <__aeabi_dcmplt>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	d163      	bne.n	800bd08 <_dtoa_r+0x608>
 800bc40:	4642      	mov	r2, r8
 800bc42:	464b      	mov	r3, r9
 800bc44:	4936      	ldr	r1, [pc, #216]	; (800bd20 <_dtoa_r+0x620>)
 800bc46:	2000      	movs	r0, #0
 800bc48:	f7f4 fb1e 	bl	8000288 <__aeabi_dsub>
 800bc4c:	4652      	mov	r2, sl
 800bc4e:	465b      	mov	r3, fp
 800bc50:	f7f4 ff44 	bl	8000adc <__aeabi_dcmplt>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	f040 80b5 	bne.w	800bdc4 <_dtoa_r+0x6c4>
 800bc5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc5c:	429d      	cmp	r5, r3
 800bc5e:	d081      	beq.n	800bb64 <_dtoa_r+0x464>
 800bc60:	4b30      	ldr	r3, [pc, #192]	; (800bd24 <_dtoa_r+0x624>)
 800bc62:	2200      	movs	r2, #0
 800bc64:	4650      	mov	r0, sl
 800bc66:	4659      	mov	r1, fp
 800bc68:	f7f4 fcc6 	bl	80005f8 <__aeabi_dmul>
 800bc6c:	4b2d      	ldr	r3, [pc, #180]	; (800bd24 <_dtoa_r+0x624>)
 800bc6e:	4682      	mov	sl, r0
 800bc70:	468b      	mov	fp, r1
 800bc72:	4640      	mov	r0, r8
 800bc74:	4649      	mov	r1, r9
 800bc76:	2200      	movs	r2, #0
 800bc78:	f7f4 fcbe 	bl	80005f8 <__aeabi_dmul>
 800bc7c:	4680      	mov	r8, r0
 800bc7e:	4689      	mov	r9, r1
 800bc80:	e7c6      	b.n	800bc10 <_dtoa_r+0x510>
 800bc82:	4650      	mov	r0, sl
 800bc84:	4659      	mov	r1, fp
 800bc86:	f7f4 fcb7 	bl	80005f8 <__aeabi_dmul>
 800bc8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc8c:	9d01      	ldr	r5, [sp, #4]
 800bc8e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc90:	4682      	mov	sl, r0
 800bc92:	468b      	mov	fp, r1
 800bc94:	4649      	mov	r1, r9
 800bc96:	4640      	mov	r0, r8
 800bc98:	f7f4 ff5e 	bl	8000b58 <__aeabi_d2iz>
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	f7f4 fc41 	bl	8000524 <__aeabi_i2d>
 800bca2:	3630      	adds	r6, #48	; 0x30
 800bca4:	4602      	mov	r2, r0
 800bca6:	460b      	mov	r3, r1
 800bca8:	4640      	mov	r0, r8
 800bcaa:	4649      	mov	r1, r9
 800bcac:	f7f4 faec 	bl	8000288 <__aeabi_dsub>
 800bcb0:	f805 6b01 	strb.w	r6, [r5], #1
 800bcb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcb6:	429d      	cmp	r5, r3
 800bcb8:	4680      	mov	r8, r0
 800bcba:	4689      	mov	r9, r1
 800bcbc:	f04f 0200 	mov.w	r2, #0
 800bcc0:	d124      	bne.n	800bd0c <_dtoa_r+0x60c>
 800bcc2:	4b1b      	ldr	r3, [pc, #108]	; (800bd30 <_dtoa_r+0x630>)
 800bcc4:	4650      	mov	r0, sl
 800bcc6:	4659      	mov	r1, fp
 800bcc8:	f7f4 fae0 	bl	800028c <__adddf3>
 800bccc:	4602      	mov	r2, r0
 800bcce:	460b      	mov	r3, r1
 800bcd0:	4640      	mov	r0, r8
 800bcd2:	4649      	mov	r1, r9
 800bcd4:	f7f4 ff20 	bl	8000b18 <__aeabi_dcmpgt>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	d173      	bne.n	800bdc4 <_dtoa_r+0x6c4>
 800bcdc:	4652      	mov	r2, sl
 800bcde:	465b      	mov	r3, fp
 800bce0:	4913      	ldr	r1, [pc, #76]	; (800bd30 <_dtoa_r+0x630>)
 800bce2:	2000      	movs	r0, #0
 800bce4:	f7f4 fad0 	bl	8000288 <__aeabi_dsub>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	4640      	mov	r0, r8
 800bcee:	4649      	mov	r1, r9
 800bcf0:	f7f4 fef4 	bl	8000adc <__aeabi_dcmplt>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	f43f af35 	beq.w	800bb64 <_dtoa_r+0x464>
 800bcfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bcfc:	1e6b      	subs	r3, r5, #1
 800bcfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bd04:	2b30      	cmp	r3, #48	; 0x30
 800bd06:	d0f8      	beq.n	800bcfa <_dtoa_r+0x5fa>
 800bd08:	9700      	str	r7, [sp, #0]
 800bd0a:	e049      	b.n	800bda0 <_dtoa_r+0x6a0>
 800bd0c:	4b05      	ldr	r3, [pc, #20]	; (800bd24 <_dtoa_r+0x624>)
 800bd0e:	f7f4 fc73 	bl	80005f8 <__aeabi_dmul>
 800bd12:	4680      	mov	r8, r0
 800bd14:	4689      	mov	r9, r1
 800bd16:	e7bd      	b.n	800bc94 <_dtoa_r+0x594>
 800bd18:	0800e760 	.word	0x0800e760
 800bd1c:	0800e738 	.word	0x0800e738
 800bd20:	3ff00000 	.word	0x3ff00000
 800bd24:	40240000 	.word	0x40240000
 800bd28:	401c0000 	.word	0x401c0000
 800bd2c:	40140000 	.word	0x40140000
 800bd30:	3fe00000 	.word	0x3fe00000
 800bd34:	9d01      	ldr	r5, [sp, #4]
 800bd36:	4656      	mov	r6, sl
 800bd38:	465f      	mov	r7, fp
 800bd3a:	4642      	mov	r2, r8
 800bd3c:	464b      	mov	r3, r9
 800bd3e:	4630      	mov	r0, r6
 800bd40:	4639      	mov	r1, r7
 800bd42:	f7f4 fd83 	bl	800084c <__aeabi_ddiv>
 800bd46:	f7f4 ff07 	bl	8000b58 <__aeabi_d2iz>
 800bd4a:	4682      	mov	sl, r0
 800bd4c:	f7f4 fbea 	bl	8000524 <__aeabi_i2d>
 800bd50:	4642      	mov	r2, r8
 800bd52:	464b      	mov	r3, r9
 800bd54:	f7f4 fc50 	bl	80005f8 <__aeabi_dmul>
 800bd58:	4602      	mov	r2, r0
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	4639      	mov	r1, r7
 800bd60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bd64:	f7f4 fa90 	bl	8000288 <__aeabi_dsub>
 800bd68:	f805 6b01 	strb.w	r6, [r5], #1
 800bd6c:	9e01      	ldr	r6, [sp, #4]
 800bd6e:	9f03      	ldr	r7, [sp, #12]
 800bd70:	1bae      	subs	r6, r5, r6
 800bd72:	42b7      	cmp	r7, r6
 800bd74:	4602      	mov	r2, r0
 800bd76:	460b      	mov	r3, r1
 800bd78:	d135      	bne.n	800bde6 <_dtoa_r+0x6e6>
 800bd7a:	f7f4 fa87 	bl	800028c <__adddf3>
 800bd7e:	4642      	mov	r2, r8
 800bd80:	464b      	mov	r3, r9
 800bd82:	4606      	mov	r6, r0
 800bd84:	460f      	mov	r7, r1
 800bd86:	f7f4 fec7 	bl	8000b18 <__aeabi_dcmpgt>
 800bd8a:	b9d0      	cbnz	r0, 800bdc2 <_dtoa_r+0x6c2>
 800bd8c:	4642      	mov	r2, r8
 800bd8e:	464b      	mov	r3, r9
 800bd90:	4630      	mov	r0, r6
 800bd92:	4639      	mov	r1, r7
 800bd94:	f7f4 fe98 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd98:	b110      	cbz	r0, 800bda0 <_dtoa_r+0x6a0>
 800bd9a:	f01a 0f01 	tst.w	sl, #1
 800bd9e:	d110      	bne.n	800bdc2 <_dtoa_r+0x6c2>
 800bda0:	4620      	mov	r0, r4
 800bda2:	ee18 1a10 	vmov	r1, s16
 800bda6:	f000 fcff 	bl	800c7a8 <_Bfree>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	9800      	ldr	r0, [sp, #0]
 800bdae:	702b      	strb	r3, [r5, #0]
 800bdb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bdb2:	3001      	adds	r0, #1
 800bdb4:	6018      	str	r0, [r3, #0]
 800bdb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	f43f acf1 	beq.w	800b7a0 <_dtoa_r+0xa0>
 800bdbe:	601d      	str	r5, [r3, #0]
 800bdc0:	e4ee      	b.n	800b7a0 <_dtoa_r+0xa0>
 800bdc2:	9f00      	ldr	r7, [sp, #0]
 800bdc4:	462b      	mov	r3, r5
 800bdc6:	461d      	mov	r5, r3
 800bdc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdcc:	2a39      	cmp	r2, #57	; 0x39
 800bdce:	d106      	bne.n	800bdde <_dtoa_r+0x6de>
 800bdd0:	9a01      	ldr	r2, [sp, #4]
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	d1f7      	bne.n	800bdc6 <_dtoa_r+0x6c6>
 800bdd6:	9901      	ldr	r1, [sp, #4]
 800bdd8:	2230      	movs	r2, #48	; 0x30
 800bdda:	3701      	adds	r7, #1
 800bddc:	700a      	strb	r2, [r1, #0]
 800bdde:	781a      	ldrb	r2, [r3, #0]
 800bde0:	3201      	adds	r2, #1
 800bde2:	701a      	strb	r2, [r3, #0]
 800bde4:	e790      	b.n	800bd08 <_dtoa_r+0x608>
 800bde6:	4ba6      	ldr	r3, [pc, #664]	; (800c080 <_dtoa_r+0x980>)
 800bde8:	2200      	movs	r2, #0
 800bdea:	f7f4 fc05 	bl	80005f8 <__aeabi_dmul>
 800bdee:	2200      	movs	r2, #0
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	4606      	mov	r6, r0
 800bdf4:	460f      	mov	r7, r1
 800bdf6:	f7f4 fe67 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	d09d      	beq.n	800bd3a <_dtoa_r+0x63a>
 800bdfe:	e7cf      	b.n	800bda0 <_dtoa_r+0x6a0>
 800be00:	9a08      	ldr	r2, [sp, #32]
 800be02:	2a00      	cmp	r2, #0
 800be04:	f000 80d7 	beq.w	800bfb6 <_dtoa_r+0x8b6>
 800be08:	9a06      	ldr	r2, [sp, #24]
 800be0a:	2a01      	cmp	r2, #1
 800be0c:	f300 80ba 	bgt.w	800bf84 <_dtoa_r+0x884>
 800be10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be12:	2a00      	cmp	r2, #0
 800be14:	f000 80b2 	beq.w	800bf7c <_dtoa_r+0x87c>
 800be18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800be1c:	9e07      	ldr	r6, [sp, #28]
 800be1e:	9d04      	ldr	r5, [sp, #16]
 800be20:	9a04      	ldr	r2, [sp, #16]
 800be22:	441a      	add	r2, r3
 800be24:	9204      	str	r2, [sp, #16]
 800be26:	9a05      	ldr	r2, [sp, #20]
 800be28:	2101      	movs	r1, #1
 800be2a:	441a      	add	r2, r3
 800be2c:	4620      	mov	r0, r4
 800be2e:	9205      	str	r2, [sp, #20]
 800be30:	f000 fd72 	bl	800c918 <__i2b>
 800be34:	4607      	mov	r7, r0
 800be36:	2d00      	cmp	r5, #0
 800be38:	dd0c      	ble.n	800be54 <_dtoa_r+0x754>
 800be3a:	9b05      	ldr	r3, [sp, #20]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	dd09      	ble.n	800be54 <_dtoa_r+0x754>
 800be40:	42ab      	cmp	r3, r5
 800be42:	9a04      	ldr	r2, [sp, #16]
 800be44:	bfa8      	it	ge
 800be46:	462b      	movge	r3, r5
 800be48:	1ad2      	subs	r2, r2, r3
 800be4a:	9204      	str	r2, [sp, #16]
 800be4c:	9a05      	ldr	r2, [sp, #20]
 800be4e:	1aed      	subs	r5, r5, r3
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	9305      	str	r3, [sp, #20]
 800be54:	9b07      	ldr	r3, [sp, #28]
 800be56:	b31b      	cbz	r3, 800bea0 <_dtoa_r+0x7a0>
 800be58:	9b08      	ldr	r3, [sp, #32]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	f000 80af 	beq.w	800bfbe <_dtoa_r+0x8be>
 800be60:	2e00      	cmp	r6, #0
 800be62:	dd13      	ble.n	800be8c <_dtoa_r+0x78c>
 800be64:	4639      	mov	r1, r7
 800be66:	4632      	mov	r2, r6
 800be68:	4620      	mov	r0, r4
 800be6a:	f000 fe15 	bl	800ca98 <__pow5mult>
 800be6e:	ee18 2a10 	vmov	r2, s16
 800be72:	4601      	mov	r1, r0
 800be74:	4607      	mov	r7, r0
 800be76:	4620      	mov	r0, r4
 800be78:	f000 fd64 	bl	800c944 <__multiply>
 800be7c:	ee18 1a10 	vmov	r1, s16
 800be80:	4680      	mov	r8, r0
 800be82:	4620      	mov	r0, r4
 800be84:	f000 fc90 	bl	800c7a8 <_Bfree>
 800be88:	ee08 8a10 	vmov	s16, r8
 800be8c:	9b07      	ldr	r3, [sp, #28]
 800be8e:	1b9a      	subs	r2, r3, r6
 800be90:	d006      	beq.n	800bea0 <_dtoa_r+0x7a0>
 800be92:	ee18 1a10 	vmov	r1, s16
 800be96:	4620      	mov	r0, r4
 800be98:	f000 fdfe 	bl	800ca98 <__pow5mult>
 800be9c:	ee08 0a10 	vmov	s16, r0
 800bea0:	2101      	movs	r1, #1
 800bea2:	4620      	mov	r0, r4
 800bea4:	f000 fd38 	bl	800c918 <__i2b>
 800bea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beaa:	2b00      	cmp	r3, #0
 800beac:	4606      	mov	r6, r0
 800beae:	f340 8088 	ble.w	800bfc2 <_dtoa_r+0x8c2>
 800beb2:	461a      	mov	r2, r3
 800beb4:	4601      	mov	r1, r0
 800beb6:	4620      	mov	r0, r4
 800beb8:	f000 fdee 	bl	800ca98 <__pow5mult>
 800bebc:	9b06      	ldr	r3, [sp, #24]
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	4606      	mov	r6, r0
 800bec2:	f340 8081 	ble.w	800bfc8 <_dtoa_r+0x8c8>
 800bec6:	f04f 0800 	mov.w	r8, #0
 800beca:	6933      	ldr	r3, [r6, #16]
 800becc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bed0:	6918      	ldr	r0, [r3, #16]
 800bed2:	f000 fcd1 	bl	800c878 <__hi0bits>
 800bed6:	f1c0 0020 	rsb	r0, r0, #32
 800beda:	9b05      	ldr	r3, [sp, #20]
 800bedc:	4418      	add	r0, r3
 800bede:	f010 001f 	ands.w	r0, r0, #31
 800bee2:	f000 8092 	beq.w	800c00a <_dtoa_r+0x90a>
 800bee6:	f1c0 0320 	rsb	r3, r0, #32
 800beea:	2b04      	cmp	r3, #4
 800beec:	f340 808a 	ble.w	800c004 <_dtoa_r+0x904>
 800bef0:	f1c0 001c 	rsb	r0, r0, #28
 800bef4:	9b04      	ldr	r3, [sp, #16]
 800bef6:	4403      	add	r3, r0
 800bef8:	9304      	str	r3, [sp, #16]
 800befa:	9b05      	ldr	r3, [sp, #20]
 800befc:	4403      	add	r3, r0
 800befe:	4405      	add	r5, r0
 800bf00:	9305      	str	r3, [sp, #20]
 800bf02:	9b04      	ldr	r3, [sp, #16]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	dd07      	ble.n	800bf18 <_dtoa_r+0x818>
 800bf08:	ee18 1a10 	vmov	r1, s16
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	4620      	mov	r0, r4
 800bf10:	f000 fe1c 	bl	800cb4c <__lshift>
 800bf14:	ee08 0a10 	vmov	s16, r0
 800bf18:	9b05      	ldr	r3, [sp, #20]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	dd05      	ble.n	800bf2a <_dtoa_r+0x82a>
 800bf1e:	4631      	mov	r1, r6
 800bf20:	461a      	mov	r2, r3
 800bf22:	4620      	mov	r0, r4
 800bf24:	f000 fe12 	bl	800cb4c <__lshift>
 800bf28:	4606      	mov	r6, r0
 800bf2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d06e      	beq.n	800c00e <_dtoa_r+0x90e>
 800bf30:	ee18 0a10 	vmov	r0, s16
 800bf34:	4631      	mov	r1, r6
 800bf36:	f000 fe79 	bl	800cc2c <__mcmp>
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	da67      	bge.n	800c00e <_dtoa_r+0x90e>
 800bf3e:	9b00      	ldr	r3, [sp, #0]
 800bf40:	3b01      	subs	r3, #1
 800bf42:	ee18 1a10 	vmov	r1, s16
 800bf46:	9300      	str	r3, [sp, #0]
 800bf48:	220a      	movs	r2, #10
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f000 fc4d 	bl	800c7ec <__multadd>
 800bf52:	9b08      	ldr	r3, [sp, #32]
 800bf54:	ee08 0a10 	vmov	s16, r0
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f000 81b1 	beq.w	800c2c0 <_dtoa_r+0xbc0>
 800bf5e:	2300      	movs	r3, #0
 800bf60:	4639      	mov	r1, r7
 800bf62:	220a      	movs	r2, #10
 800bf64:	4620      	mov	r0, r4
 800bf66:	f000 fc41 	bl	800c7ec <__multadd>
 800bf6a:	9b02      	ldr	r3, [sp, #8]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	4607      	mov	r7, r0
 800bf70:	f300 808e 	bgt.w	800c090 <_dtoa_r+0x990>
 800bf74:	9b06      	ldr	r3, [sp, #24]
 800bf76:	2b02      	cmp	r3, #2
 800bf78:	dc51      	bgt.n	800c01e <_dtoa_r+0x91e>
 800bf7a:	e089      	b.n	800c090 <_dtoa_r+0x990>
 800bf7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bf7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bf82:	e74b      	b.n	800be1c <_dtoa_r+0x71c>
 800bf84:	9b03      	ldr	r3, [sp, #12]
 800bf86:	1e5e      	subs	r6, r3, #1
 800bf88:	9b07      	ldr	r3, [sp, #28]
 800bf8a:	42b3      	cmp	r3, r6
 800bf8c:	bfbf      	itttt	lt
 800bf8e:	9b07      	ldrlt	r3, [sp, #28]
 800bf90:	9607      	strlt	r6, [sp, #28]
 800bf92:	1af2      	sublt	r2, r6, r3
 800bf94:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bf96:	bfb6      	itet	lt
 800bf98:	189b      	addlt	r3, r3, r2
 800bf9a:	1b9e      	subge	r6, r3, r6
 800bf9c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bf9e:	9b03      	ldr	r3, [sp, #12]
 800bfa0:	bfb8      	it	lt
 800bfa2:	2600      	movlt	r6, #0
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	bfb7      	itett	lt
 800bfa8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800bfac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800bfb0:	1a9d      	sublt	r5, r3, r2
 800bfb2:	2300      	movlt	r3, #0
 800bfb4:	e734      	b.n	800be20 <_dtoa_r+0x720>
 800bfb6:	9e07      	ldr	r6, [sp, #28]
 800bfb8:	9d04      	ldr	r5, [sp, #16]
 800bfba:	9f08      	ldr	r7, [sp, #32]
 800bfbc:	e73b      	b.n	800be36 <_dtoa_r+0x736>
 800bfbe:	9a07      	ldr	r2, [sp, #28]
 800bfc0:	e767      	b.n	800be92 <_dtoa_r+0x792>
 800bfc2:	9b06      	ldr	r3, [sp, #24]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	dc18      	bgt.n	800bffa <_dtoa_r+0x8fa>
 800bfc8:	f1ba 0f00 	cmp.w	sl, #0
 800bfcc:	d115      	bne.n	800bffa <_dtoa_r+0x8fa>
 800bfce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bfd2:	b993      	cbnz	r3, 800bffa <_dtoa_r+0x8fa>
 800bfd4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bfd8:	0d1b      	lsrs	r3, r3, #20
 800bfda:	051b      	lsls	r3, r3, #20
 800bfdc:	b183      	cbz	r3, 800c000 <_dtoa_r+0x900>
 800bfde:	9b04      	ldr	r3, [sp, #16]
 800bfe0:	3301      	adds	r3, #1
 800bfe2:	9304      	str	r3, [sp, #16]
 800bfe4:	9b05      	ldr	r3, [sp, #20]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	9305      	str	r3, [sp, #20]
 800bfea:	f04f 0801 	mov.w	r8, #1
 800bfee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f47f af6a 	bne.w	800beca <_dtoa_r+0x7ca>
 800bff6:	2001      	movs	r0, #1
 800bff8:	e76f      	b.n	800beda <_dtoa_r+0x7da>
 800bffa:	f04f 0800 	mov.w	r8, #0
 800bffe:	e7f6      	b.n	800bfee <_dtoa_r+0x8ee>
 800c000:	4698      	mov	r8, r3
 800c002:	e7f4      	b.n	800bfee <_dtoa_r+0x8ee>
 800c004:	f43f af7d 	beq.w	800bf02 <_dtoa_r+0x802>
 800c008:	4618      	mov	r0, r3
 800c00a:	301c      	adds	r0, #28
 800c00c:	e772      	b.n	800bef4 <_dtoa_r+0x7f4>
 800c00e:	9b03      	ldr	r3, [sp, #12]
 800c010:	2b00      	cmp	r3, #0
 800c012:	dc37      	bgt.n	800c084 <_dtoa_r+0x984>
 800c014:	9b06      	ldr	r3, [sp, #24]
 800c016:	2b02      	cmp	r3, #2
 800c018:	dd34      	ble.n	800c084 <_dtoa_r+0x984>
 800c01a:	9b03      	ldr	r3, [sp, #12]
 800c01c:	9302      	str	r3, [sp, #8]
 800c01e:	9b02      	ldr	r3, [sp, #8]
 800c020:	b96b      	cbnz	r3, 800c03e <_dtoa_r+0x93e>
 800c022:	4631      	mov	r1, r6
 800c024:	2205      	movs	r2, #5
 800c026:	4620      	mov	r0, r4
 800c028:	f000 fbe0 	bl	800c7ec <__multadd>
 800c02c:	4601      	mov	r1, r0
 800c02e:	4606      	mov	r6, r0
 800c030:	ee18 0a10 	vmov	r0, s16
 800c034:	f000 fdfa 	bl	800cc2c <__mcmp>
 800c038:	2800      	cmp	r0, #0
 800c03a:	f73f adbb 	bgt.w	800bbb4 <_dtoa_r+0x4b4>
 800c03e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c040:	9d01      	ldr	r5, [sp, #4]
 800c042:	43db      	mvns	r3, r3
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	f04f 0800 	mov.w	r8, #0
 800c04a:	4631      	mov	r1, r6
 800c04c:	4620      	mov	r0, r4
 800c04e:	f000 fbab 	bl	800c7a8 <_Bfree>
 800c052:	2f00      	cmp	r7, #0
 800c054:	f43f aea4 	beq.w	800bda0 <_dtoa_r+0x6a0>
 800c058:	f1b8 0f00 	cmp.w	r8, #0
 800c05c:	d005      	beq.n	800c06a <_dtoa_r+0x96a>
 800c05e:	45b8      	cmp	r8, r7
 800c060:	d003      	beq.n	800c06a <_dtoa_r+0x96a>
 800c062:	4641      	mov	r1, r8
 800c064:	4620      	mov	r0, r4
 800c066:	f000 fb9f 	bl	800c7a8 <_Bfree>
 800c06a:	4639      	mov	r1, r7
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 fb9b 	bl	800c7a8 <_Bfree>
 800c072:	e695      	b.n	800bda0 <_dtoa_r+0x6a0>
 800c074:	2600      	movs	r6, #0
 800c076:	4637      	mov	r7, r6
 800c078:	e7e1      	b.n	800c03e <_dtoa_r+0x93e>
 800c07a:	9700      	str	r7, [sp, #0]
 800c07c:	4637      	mov	r7, r6
 800c07e:	e599      	b.n	800bbb4 <_dtoa_r+0x4b4>
 800c080:	40240000 	.word	0x40240000
 800c084:	9b08      	ldr	r3, [sp, #32]
 800c086:	2b00      	cmp	r3, #0
 800c088:	f000 80ca 	beq.w	800c220 <_dtoa_r+0xb20>
 800c08c:	9b03      	ldr	r3, [sp, #12]
 800c08e:	9302      	str	r3, [sp, #8]
 800c090:	2d00      	cmp	r5, #0
 800c092:	dd05      	ble.n	800c0a0 <_dtoa_r+0x9a0>
 800c094:	4639      	mov	r1, r7
 800c096:	462a      	mov	r2, r5
 800c098:	4620      	mov	r0, r4
 800c09a:	f000 fd57 	bl	800cb4c <__lshift>
 800c09e:	4607      	mov	r7, r0
 800c0a0:	f1b8 0f00 	cmp.w	r8, #0
 800c0a4:	d05b      	beq.n	800c15e <_dtoa_r+0xa5e>
 800c0a6:	6879      	ldr	r1, [r7, #4]
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	f000 fb3d 	bl	800c728 <_Balloc>
 800c0ae:	4605      	mov	r5, r0
 800c0b0:	b928      	cbnz	r0, 800c0be <_dtoa_r+0x9be>
 800c0b2:	4b87      	ldr	r3, [pc, #540]	; (800c2d0 <_dtoa_r+0xbd0>)
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c0ba:	f7ff bb3b 	b.w	800b734 <_dtoa_r+0x34>
 800c0be:	693a      	ldr	r2, [r7, #16]
 800c0c0:	3202      	adds	r2, #2
 800c0c2:	0092      	lsls	r2, r2, #2
 800c0c4:	f107 010c 	add.w	r1, r7, #12
 800c0c8:	300c      	adds	r0, #12
 800c0ca:	f7fe fc78 	bl	800a9be <memcpy>
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	4629      	mov	r1, r5
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	f000 fd3a 	bl	800cb4c <__lshift>
 800c0d8:	9b01      	ldr	r3, [sp, #4]
 800c0da:	f103 0901 	add.w	r9, r3, #1
 800c0de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	9305      	str	r3, [sp, #20]
 800c0e6:	f00a 0301 	and.w	r3, sl, #1
 800c0ea:	46b8      	mov	r8, r7
 800c0ec:	9304      	str	r3, [sp, #16]
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	4631      	mov	r1, r6
 800c0f2:	ee18 0a10 	vmov	r0, s16
 800c0f6:	f7ff fa77 	bl	800b5e8 <quorem>
 800c0fa:	4641      	mov	r1, r8
 800c0fc:	9002      	str	r0, [sp, #8]
 800c0fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c102:	ee18 0a10 	vmov	r0, s16
 800c106:	f000 fd91 	bl	800cc2c <__mcmp>
 800c10a:	463a      	mov	r2, r7
 800c10c:	9003      	str	r0, [sp, #12]
 800c10e:	4631      	mov	r1, r6
 800c110:	4620      	mov	r0, r4
 800c112:	f000 fda7 	bl	800cc64 <__mdiff>
 800c116:	68c2      	ldr	r2, [r0, #12]
 800c118:	f109 3bff 	add.w	fp, r9, #4294967295
 800c11c:	4605      	mov	r5, r0
 800c11e:	bb02      	cbnz	r2, 800c162 <_dtoa_r+0xa62>
 800c120:	4601      	mov	r1, r0
 800c122:	ee18 0a10 	vmov	r0, s16
 800c126:	f000 fd81 	bl	800cc2c <__mcmp>
 800c12a:	4602      	mov	r2, r0
 800c12c:	4629      	mov	r1, r5
 800c12e:	4620      	mov	r0, r4
 800c130:	9207      	str	r2, [sp, #28]
 800c132:	f000 fb39 	bl	800c7a8 <_Bfree>
 800c136:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c13a:	ea43 0102 	orr.w	r1, r3, r2
 800c13e:	9b04      	ldr	r3, [sp, #16]
 800c140:	430b      	orrs	r3, r1
 800c142:	464d      	mov	r5, r9
 800c144:	d10f      	bne.n	800c166 <_dtoa_r+0xa66>
 800c146:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c14a:	d02a      	beq.n	800c1a2 <_dtoa_r+0xaa2>
 800c14c:	9b03      	ldr	r3, [sp, #12]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	dd02      	ble.n	800c158 <_dtoa_r+0xa58>
 800c152:	9b02      	ldr	r3, [sp, #8]
 800c154:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c158:	f88b a000 	strb.w	sl, [fp]
 800c15c:	e775      	b.n	800c04a <_dtoa_r+0x94a>
 800c15e:	4638      	mov	r0, r7
 800c160:	e7ba      	b.n	800c0d8 <_dtoa_r+0x9d8>
 800c162:	2201      	movs	r2, #1
 800c164:	e7e2      	b.n	800c12c <_dtoa_r+0xa2c>
 800c166:	9b03      	ldr	r3, [sp, #12]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	db04      	blt.n	800c176 <_dtoa_r+0xa76>
 800c16c:	9906      	ldr	r1, [sp, #24]
 800c16e:	430b      	orrs	r3, r1
 800c170:	9904      	ldr	r1, [sp, #16]
 800c172:	430b      	orrs	r3, r1
 800c174:	d122      	bne.n	800c1bc <_dtoa_r+0xabc>
 800c176:	2a00      	cmp	r2, #0
 800c178:	ddee      	ble.n	800c158 <_dtoa_r+0xa58>
 800c17a:	ee18 1a10 	vmov	r1, s16
 800c17e:	2201      	movs	r2, #1
 800c180:	4620      	mov	r0, r4
 800c182:	f000 fce3 	bl	800cb4c <__lshift>
 800c186:	4631      	mov	r1, r6
 800c188:	ee08 0a10 	vmov	s16, r0
 800c18c:	f000 fd4e 	bl	800cc2c <__mcmp>
 800c190:	2800      	cmp	r0, #0
 800c192:	dc03      	bgt.n	800c19c <_dtoa_r+0xa9c>
 800c194:	d1e0      	bne.n	800c158 <_dtoa_r+0xa58>
 800c196:	f01a 0f01 	tst.w	sl, #1
 800c19a:	d0dd      	beq.n	800c158 <_dtoa_r+0xa58>
 800c19c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c1a0:	d1d7      	bne.n	800c152 <_dtoa_r+0xa52>
 800c1a2:	2339      	movs	r3, #57	; 0x39
 800c1a4:	f88b 3000 	strb.w	r3, [fp]
 800c1a8:	462b      	mov	r3, r5
 800c1aa:	461d      	mov	r5, r3
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c1b2:	2a39      	cmp	r2, #57	; 0x39
 800c1b4:	d071      	beq.n	800c29a <_dtoa_r+0xb9a>
 800c1b6:	3201      	adds	r2, #1
 800c1b8:	701a      	strb	r2, [r3, #0]
 800c1ba:	e746      	b.n	800c04a <_dtoa_r+0x94a>
 800c1bc:	2a00      	cmp	r2, #0
 800c1be:	dd07      	ble.n	800c1d0 <_dtoa_r+0xad0>
 800c1c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c1c4:	d0ed      	beq.n	800c1a2 <_dtoa_r+0xaa2>
 800c1c6:	f10a 0301 	add.w	r3, sl, #1
 800c1ca:	f88b 3000 	strb.w	r3, [fp]
 800c1ce:	e73c      	b.n	800c04a <_dtoa_r+0x94a>
 800c1d0:	9b05      	ldr	r3, [sp, #20]
 800c1d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c1d6:	4599      	cmp	r9, r3
 800c1d8:	d047      	beq.n	800c26a <_dtoa_r+0xb6a>
 800c1da:	ee18 1a10 	vmov	r1, s16
 800c1de:	2300      	movs	r3, #0
 800c1e0:	220a      	movs	r2, #10
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f000 fb02 	bl	800c7ec <__multadd>
 800c1e8:	45b8      	cmp	r8, r7
 800c1ea:	ee08 0a10 	vmov	s16, r0
 800c1ee:	f04f 0300 	mov.w	r3, #0
 800c1f2:	f04f 020a 	mov.w	r2, #10
 800c1f6:	4641      	mov	r1, r8
 800c1f8:	4620      	mov	r0, r4
 800c1fa:	d106      	bne.n	800c20a <_dtoa_r+0xb0a>
 800c1fc:	f000 faf6 	bl	800c7ec <__multadd>
 800c200:	4680      	mov	r8, r0
 800c202:	4607      	mov	r7, r0
 800c204:	f109 0901 	add.w	r9, r9, #1
 800c208:	e772      	b.n	800c0f0 <_dtoa_r+0x9f0>
 800c20a:	f000 faef 	bl	800c7ec <__multadd>
 800c20e:	4639      	mov	r1, r7
 800c210:	4680      	mov	r8, r0
 800c212:	2300      	movs	r3, #0
 800c214:	220a      	movs	r2, #10
 800c216:	4620      	mov	r0, r4
 800c218:	f000 fae8 	bl	800c7ec <__multadd>
 800c21c:	4607      	mov	r7, r0
 800c21e:	e7f1      	b.n	800c204 <_dtoa_r+0xb04>
 800c220:	9b03      	ldr	r3, [sp, #12]
 800c222:	9302      	str	r3, [sp, #8]
 800c224:	9d01      	ldr	r5, [sp, #4]
 800c226:	ee18 0a10 	vmov	r0, s16
 800c22a:	4631      	mov	r1, r6
 800c22c:	f7ff f9dc 	bl	800b5e8 <quorem>
 800c230:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c234:	9b01      	ldr	r3, [sp, #4]
 800c236:	f805 ab01 	strb.w	sl, [r5], #1
 800c23a:	1aea      	subs	r2, r5, r3
 800c23c:	9b02      	ldr	r3, [sp, #8]
 800c23e:	4293      	cmp	r3, r2
 800c240:	dd09      	ble.n	800c256 <_dtoa_r+0xb56>
 800c242:	ee18 1a10 	vmov	r1, s16
 800c246:	2300      	movs	r3, #0
 800c248:	220a      	movs	r2, #10
 800c24a:	4620      	mov	r0, r4
 800c24c:	f000 face 	bl	800c7ec <__multadd>
 800c250:	ee08 0a10 	vmov	s16, r0
 800c254:	e7e7      	b.n	800c226 <_dtoa_r+0xb26>
 800c256:	9b02      	ldr	r3, [sp, #8]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	bfc8      	it	gt
 800c25c:	461d      	movgt	r5, r3
 800c25e:	9b01      	ldr	r3, [sp, #4]
 800c260:	bfd8      	it	le
 800c262:	2501      	movle	r5, #1
 800c264:	441d      	add	r5, r3
 800c266:	f04f 0800 	mov.w	r8, #0
 800c26a:	ee18 1a10 	vmov	r1, s16
 800c26e:	2201      	movs	r2, #1
 800c270:	4620      	mov	r0, r4
 800c272:	f000 fc6b 	bl	800cb4c <__lshift>
 800c276:	4631      	mov	r1, r6
 800c278:	ee08 0a10 	vmov	s16, r0
 800c27c:	f000 fcd6 	bl	800cc2c <__mcmp>
 800c280:	2800      	cmp	r0, #0
 800c282:	dc91      	bgt.n	800c1a8 <_dtoa_r+0xaa8>
 800c284:	d102      	bne.n	800c28c <_dtoa_r+0xb8c>
 800c286:	f01a 0f01 	tst.w	sl, #1
 800c28a:	d18d      	bne.n	800c1a8 <_dtoa_r+0xaa8>
 800c28c:	462b      	mov	r3, r5
 800c28e:	461d      	mov	r5, r3
 800c290:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c294:	2a30      	cmp	r2, #48	; 0x30
 800c296:	d0fa      	beq.n	800c28e <_dtoa_r+0xb8e>
 800c298:	e6d7      	b.n	800c04a <_dtoa_r+0x94a>
 800c29a:	9a01      	ldr	r2, [sp, #4]
 800c29c:	429a      	cmp	r2, r3
 800c29e:	d184      	bne.n	800c1aa <_dtoa_r+0xaaa>
 800c2a0:	9b00      	ldr	r3, [sp, #0]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	9300      	str	r3, [sp, #0]
 800c2a6:	2331      	movs	r3, #49	; 0x31
 800c2a8:	7013      	strb	r3, [r2, #0]
 800c2aa:	e6ce      	b.n	800c04a <_dtoa_r+0x94a>
 800c2ac:	4b09      	ldr	r3, [pc, #36]	; (800c2d4 <_dtoa_r+0xbd4>)
 800c2ae:	f7ff ba95 	b.w	800b7dc <_dtoa_r+0xdc>
 800c2b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	f47f aa6e 	bne.w	800b796 <_dtoa_r+0x96>
 800c2ba:	4b07      	ldr	r3, [pc, #28]	; (800c2d8 <_dtoa_r+0xbd8>)
 800c2bc:	f7ff ba8e 	b.w	800b7dc <_dtoa_r+0xdc>
 800c2c0:	9b02      	ldr	r3, [sp, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	dcae      	bgt.n	800c224 <_dtoa_r+0xb24>
 800c2c6:	9b06      	ldr	r3, [sp, #24]
 800c2c8:	2b02      	cmp	r3, #2
 800c2ca:	f73f aea8 	bgt.w	800c01e <_dtoa_r+0x91e>
 800c2ce:	e7a9      	b.n	800c224 <_dtoa_r+0xb24>
 800c2d0:	0800e6cb 	.word	0x0800e6cb
 800c2d4:	0800e628 	.word	0x0800e628
 800c2d8:	0800e64c 	.word	0x0800e64c

0800c2dc <print_e>:
 800c2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2de:	b087      	sub	sp, #28
 800c2e0:	ec43 2b10 	vmov	d0, r2, r3
 800c2e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c2e6:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800c2ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c2ec:	ab04      	add	r3, sp, #16
 800c2ee:	9301      	str	r3, [sp, #4]
 800c2f0:	ab03      	add	r3, sp, #12
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	1c62      	adds	r2, r4, #1
 800c2f6:	ab05      	add	r3, sp, #20
 800c2f8:	460f      	mov	r7, r1
 800c2fa:	2102      	movs	r1, #2
 800c2fc:	f7ff fa00 	bl	800b700 <_dtoa_r>
 800c300:	9a05      	ldr	r2, [sp, #20]
 800c302:	f242 730f 	movw	r3, #9999	; 0x270f
 800c306:	429a      	cmp	r2, r3
 800c308:	d105      	bne.n	800c316 <print_e+0x3a>
 800c30a:	4601      	mov	r1, r0
 800c30c:	4638      	mov	r0, r7
 800c30e:	f000 ffab 	bl	800d268 <strcpy>
 800c312:	b007      	add	sp, #28
 800c314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c316:	463b      	mov	r3, r7
 800c318:	7801      	ldrb	r1, [r0, #0]
 800c31a:	f803 1b01 	strb.w	r1, [r3], #1
 800c31e:	2c00      	cmp	r4, #0
 800c320:	bfc8      	it	gt
 800c322:	2501      	movgt	r5, #1
 800c324:	212e      	movs	r1, #46	; 0x2e
 800c326:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 800c32a:	b10f      	cbz	r7, 800c330 <print_e+0x54>
 800c32c:	2c00      	cmp	r4, #0
 800c32e:	dc37      	bgt.n	800c3a0 <print_e+0xc4>
 800c330:	2e67      	cmp	r6, #103	; 0x67
 800c332:	d046      	beq.n	800c3c2 <print_e+0xe6>
 800c334:	2e47      	cmp	r6, #71	; 0x47
 800c336:	d046      	beq.n	800c3c6 <print_e+0xea>
 800c338:	212e      	movs	r1, #46	; 0x2e
 800c33a:	2030      	movs	r0, #48	; 0x30
 800c33c:	2c00      	cmp	r4, #0
 800c33e:	dc38      	bgt.n	800c3b2 <print_e+0xd6>
 800c340:	1e51      	subs	r1, r2, #1
 800c342:	2900      	cmp	r1, #0
 800c344:	bfb8      	it	lt
 800c346:	f1c2 0201 	rsblt	r2, r2, #1
 800c34a:	4618      	mov	r0, r3
 800c34c:	9105      	str	r1, [sp, #20]
 800c34e:	bfac      	ite	ge
 800c350:	222b      	movge	r2, #43	; 0x2b
 800c352:	9205      	strlt	r2, [sp, #20]
 800c354:	f800 6b02 	strb.w	r6, [r0], #2
 800c358:	bfa8      	it	ge
 800c35a:	705a      	strbge	r2, [r3, #1]
 800c35c:	9a05      	ldr	r2, [sp, #20]
 800c35e:	bfbc      	itt	lt
 800c360:	212d      	movlt	r1, #45	; 0x2d
 800c362:	7059      	strblt	r1, [r3, #1]
 800c364:	2a63      	cmp	r2, #99	; 0x63
 800c366:	dd0b      	ble.n	800c380 <print_e+0xa4>
 800c368:	2164      	movs	r1, #100	; 0x64
 800c36a:	fb92 f1f1 	sdiv	r1, r2, r1
 800c36e:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800c372:	1cd8      	adds	r0, r3, #3
 800c374:	709c      	strb	r4, [r3, #2]
 800c376:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800c37a:	fb03 2201 	mla	r2, r3, r1, r2
 800c37e:	9205      	str	r2, [sp, #20]
 800c380:	9b05      	ldr	r3, [sp, #20]
 800c382:	220a      	movs	r2, #10
 800c384:	fb93 f2f2 	sdiv	r2, r3, r2
 800c388:	f102 0130 	add.w	r1, r2, #48	; 0x30
 800c38c:	7001      	strb	r1, [r0, #0]
 800c38e:	f06f 0109 	mvn.w	r1, #9
 800c392:	fb01 3302 	mla	r3, r1, r2, r3
 800c396:	3330      	adds	r3, #48	; 0x30
 800c398:	7043      	strb	r3, [r0, #1]
 800c39a:	2300      	movs	r3, #0
 800c39c:	7083      	strb	r3, [r0, #2]
 800c39e:	e7b8      	b.n	800c312 <print_e+0x36>
 800c3a0:	b10d      	cbz	r5, 800c3a6 <print_e+0xca>
 800c3a2:	f803 1b01 	strb.w	r1, [r3], #1
 800c3a6:	7805      	ldrb	r5, [r0, #0]
 800c3a8:	f803 5b01 	strb.w	r5, [r3], #1
 800c3ac:	3c01      	subs	r4, #1
 800c3ae:	2500      	movs	r5, #0
 800c3b0:	e7b9      	b.n	800c326 <print_e+0x4a>
 800c3b2:	b10d      	cbz	r5, 800c3b8 <print_e+0xdc>
 800c3b4:	f803 1b01 	strb.w	r1, [r3], #1
 800c3b8:	f803 0b01 	strb.w	r0, [r3], #1
 800c3bc:	3c01      	subs	r4, #1
 800c3be:	2500      	movs	r5, #0
 800c3c0:	e7bc      	b.n	800c33c <print_e+0x60>
 800c3c2:	2665      	movs	r6, #101	; 0x65
 800c3c4:	e7bc      	b.n	800c340 <print_e+0x64>
 800c3c6:	2645      	movs	r6, #69	; 0x45
 800c3c8:	e7ba      	b.n	800c340 <print_e+0x64>
 800c3ca:	0000      	movs	r0, r0
 800c3cc:	0000      	movs	r0, r0
	...

0800c3d0 <_gcvt>:
 800c3d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3d4:	ec55 4b10 	vmov	r4, r5, d0
 800c3d8:	b088      	sub	sp, #32
 800c3da:	4681      	mov	r9, r0
 800c3dc:	4688      	mov	r8, r1
 800c3de:	4616      	mov	r6, r2
 800c3e0:	469a      	mov	sl, r3
 800c3e2:	ee10 0a10 	vmov	r0, s0
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	4629      	mov	r1, r5
 800c3ec:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800c3ee:	f7f4 fb75 	bl	8000adc <__aeabi_dcmplt>
 800c3f2:	b110      	cbz	r0, 800c3fa <_gcvt+0x2a>
 800c3f4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800c3f8:	461d      	mov	r5, r3
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	4620      	mov	r0, r4
 800c400:	4629      	mov	r1, r5
 800c402:	f7f4 fb61 	bl	8000ac8 <__aeabi_dcmpeq>
 800c406:	b138      	cbz	r0, 800c418 <_gcvt+0x48>
 800c408:	2330      	movs	r3, #48	; 0x30
 800c40a:	7033      	strb	r3, [r6, #0]
 800c40c:	2300      	movs	r3, #0
 800c40e:	7073      	strb	r3, [r6, #1]
 800c410:	4630      	mov	r0, r6
 800c412:	b008      	add	sp, #32
 800c414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c418:	a34b      	add	r3, pc, #300	; (adr r3, 800c548 <_gcvt+0x178>)
 800c41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41e:	4620      	mov	r0, r4
 800c420:	4629      	mov	r1, r5
 800c422:	f7f4 fb65 	bl	8000af0 <__aeabi_dcmple>
 800c426:	b158      	cbz	r0, 800c440 <_gcvt+0x70>
 800c428:	f108 31ff 	add.w	r1, r8, #4294967295
 800c42c:	9100      	str	r1, [sp, #0]
 800c42e:	e9cd a701 	strd	sl, r7, [sp, #4]
 800c432:	4622      	mov	r2, r4
 800c434:	462b      	mov	r3, r5
 800c436:	4631      	mov	r1, r6
 800c438:	4648      	mov	r0, r9
 800c43a:	f7ff ff4f 	bl	800c2dc <print_e>
 800c43e:	e7e7      	b.n	800c410 <_gcvt+0x40>
 800c440:	4640      	mov	r0, r8
 800c442:	f000 fcf5 	bl	800ce30 <_mprec_log10>
 800c446:	4622      	mov	r2, r4
 800c448:	ec51 0b10 	vmov	r0, r1, d0
 800c44c:	462b      	mov	r3, r5
 800c44e:	f7f4 fb4f 	bl	8000af0 <__aeabi_dcmple>
 800c452:	2800      	cmp	r0, #0
 800c454:	d1e8      	bne.n	800c428 <_gcvt+0x58>
 800c456:	ab07      	add	r3, sp, #28
 800c458:	9301      	str	r3, [sp, #4]
 800c45a:	ab06      	add	r3, sp, #24
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	4642      	mov	r2, r8
 800c460:	ab05      	add	r3, sp, #20
 800c462:	ec45 4b10 	vmov	d0, r4, r5
 800c466:	2102      	movs	r1, #2
 800c468:	4648      	mov	r0, r9
 800c46a:	f7ff f949 	bl	800b700 <_dtoa_r>
 800c46e:	9a05      	ldr	r2, [sp, #20]
 800c470:	f242 730f 	movw	r3, #9999	; 0x270f
 800c474:	429a      	cmp	r2, r3
 800c476:	d00e      	beq.n	800c496 <_gcvt+0xc6>
 800c478:	4633      	mov	r3, r6
 800c47a:	44b0      	add	r8, r6
 800c47c:	4605      	mov	r5, r0
 800c47e:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c482:	9c05      	ldr	r4, [sp, #20]
 800c484:	eba8 0203 	sub.w	r2, r8, r3
 800c488:	b109      	cbz	r1, 800c48e <_gcvt+0xbe>
 800c48a:	2c00      	cmp	r4, #0
 800c48c:	dc08      	bgt.n	800c4a0 <_gcvt+0xd0>
 800c48e:	2100      	movs	r1, #0
 800c490:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800c494:	e00d      	b.n	800c4b2 <_gcvt+0xe2>
 800c496:	4601      	mov	r1, r0
 800c498:	4630      	mov	r0, r6
 800c49a:	f000 fee5 	bl	800d268 <strcpy>
 800c49e:	e7b7      	b.n	800c410 <_gcvt+0x40>
 800c4a0:	3c01      	subs	r4, #1
 800c4a2:	f803 1b01 	strb.w	r1, [r3], #1
 800c4a6:	9405      	str	r4, [sp, #20]
 800c4a8:	e7e8      	b.n	800c47c <_gcvt+0xac>
 800c4aa:	f803 cb01 	strb.w	ip, [r3], #1
 800c4ae:	3a01      	subs	r2, #1
 800c4b0:	2101      	movs	r1, #1
 800c4b2:	2c00      	cmp	r4, #0
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	dc2a      	bgt.n	800c50e <_gcvt+0x13e>
 800c4b8:	b101      	cbz	r1, 800c4bc <_gcvt+0xec>
 800c4ba:	9405      	str	r4, [sp, #20]
 800c4bc:	b90f      	cbnz	r7, 800c4c2 <_gcvt+0xf2>
 800c4be:	7829      	ldrb	r1, [r5, #0]
 800c4c0:	b311      	cbz	r1, 800c508 <_gcvt+0x138>
 800c4c2:	42b3      	cmp	r3, r6
 800c4c4:	bf04      	itt	eq
 800c4c6:	2130      	moveq	r1, #48	; 0x30
 800c4c8:	f803 1b01 	strbeq.w	r1, [r3], #1
 800c4cc:	212e      	movs	r1, #46	; 0x2e
 800c4ce:	7019      	strb	r1, [r3, #0]
 800c4d0:	9905      	ldr	r1, [sp, #20]
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	2400      	movs	r4, #0
 800c4d6:	eba1 0c03 	sub.w	ip, r1, r3
 800c4da:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800c4de:	eb1c 0f00 	cmn.w	ip, r0
 800c4e2:	d41c      	bmi.n	800c51e <_gcvt+0x14e>
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	f1c1 0000 	rsb	r0, r1, #0
 800c4ea:	bfc8      	it	gt
 800c4ec:	2000      	movgt	r0, #0
 800c4ee:	f100 0c01 	add.w	ip, r0, #1
 800c4f2:	4463      	add	r3, ip
 800c4f4:	4401      	add	r1, r0
 800c4f6:	b104      	cbz	r4, 800c4fa <_gcvt+0x12a>
 800c4f8:	9105      	str	r1, [sp, #20]
 800c4fa:	1e69      	subs	r1, r5, #1
 800c4fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c500:	b108      	cbz	r0, 800c506 <_gcvt+0x136>
 800c502:	2a00      	cmp	r2, #0
 800c504:	dc0f      	bgt.n	800c526 <_gcvt+0x156>
 800c506:	b9df      	cbnz	r7, 800c540 <_gcvt+0x170>
 800c508:	2200      	movs	r2, #0
 800c50a:	701a      	strb	r2, [r3, #0]
 800c50c:	e780      	b.n	800c410 <_gcvt+0x40>
 800c50e:	2a00      	cmp	r2, #0
 800c510:	f104 34ff 	add.w	r4, r4, #4294967295
 800c514:	dcc9      	bgt.n	800c4aa <_gcvt+0xda>
 800c516:	2900      	cmp	r1, #0
 800c518:	d0d0      	beq.n	800c4bc <_gcvt+0xec>
 800c51a:	9005      	str	r0, [sp, #20]
 800c51c:	e7ce      	b.n	800c4bc <_gcvt+0xec>
 800c51e:	f800 ef01 	strb.w	lr, [r0, #1]!
 800c522:	2401      	movs	r4, #1
 800c524:	e7db      	b.n	800c4de <_gcvt+0x10e>
 800c526:	f803 0b01 	strb.w	r0, [r3], #1
 800c52a:	3a01      	subs	r2, #1
 800c52c:	e7e6      	b.n	800c4fc <_gcvt+0x12c>
 800c52e:	f801 5b01 	strb.w	r5, [r1], #1
 800c532:	1a60      	subs	r0, r4, r1
 800c534:	2800      	cmp	r0, #0
 800c536:	dcfa      	bgt.n	800c52e <_gcvt+0x15e>
 800c538:	2a00      	cmp	r2, #0
 800c53a:	bfa8      	it	ge
 800c53c:	189b      	addge	r3, r3, r2
 800c53e:	e7e3      	b.n	800c508 <_gcvt+0x138>
 800c540:	4619      	mov	r1, r3
 800c542:	189c      	adds	r4, r3, r2
 800c544:	2530      	movs	r5, #48	; 0x30
 800c546:	e7f4      	b.n	800c532 <_gcvt+0x162>
 800c548:	eb1c432d 	.word	0xeb1c432d
 800c54c:	3f1a36e2 	.word	0x3f1a36e2

0800c550 <__sflush_r>:
 800c550:	898a      	ldrh	r2, [r1, #12]
 800c552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c556:	4605      	mov	r5, r0
 800c558:	0710      	lsls	r0, r2, #28
 800c55a:	460c      	mov	r4, r1
 800c55c:	d458      	bmi.n	800c610 <__sflush_r+0xc0>
 800c55e:	684b      	ldr	r3, [r1, #4]
 800c560:	2b00      	cmp	r3, #0
 800c562:	dc05      	bgt.n	800c570 <__sflush_r+0x20>
 800c564:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c566:	2b00      	cmp	r3, #0
 800c568:	dc02      	bgt.n	800c570 <__sflush_r+0x20>
 800c56a:	2000      	movs	r0, #0
 800c56c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c570:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c572:	2e00      	cmp	r6, #0
 800c574:	d0f9      	beq.n	800c56a <__sflush_r+0x1a>
 800c576:	2300      	movs	r3, #0
 800c578:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c57c:	682f      	ldr	r7, [r5, #0]
 800c57e:	602b      	str	r3, [r5, #0]
 800c580:	d032      	beq.n	800c5e8 <__sflush_r+0x98>
 800c582:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	075a      	lsls	r2, r3, #29
 800c588:	d505      	bpl.n	800c596 <__sflush_r+0x46>
 800c58a:	6863      	ldr	r3, [r4, #4]
 800c58c:	1ac0      	subs	r0, r0, r3
 800c58e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c590:	b10b      	cbz	r3, 800c596 <__sflush_r+0x46>
 800c592:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c594:	1ac0      	subs	r0, r0, r3
 800c596:	2300      	movs	r3, #0
 800c598:	4602      	mov	r2, r0
 800c59a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c59c:	6a21      	ldr	r1, [r4, #32]
 800c59e:	4628      	mov	r0, r5
 800c5a0:	47b0      	blx	r6
 800c5a2:	1c43      	adds	r3, r0, #1
 800c5a4:	89a3      	ldrh	r3, [r4, #12]
 800c5a6:	d106      	bne.n	800c5b6 <__sflush_r+0x66>
 800c5a8:	6829      	ldr	r1, [r5, #0]
 800c5aa:	291d      	cmp	r1, #29
 800c5ac:	d82c      	bhi.n	800c608 <__sflush_r+0xb8>
 800c5ae:	4a2a      	ldr	r2, [pc, #168]	; (800c658 <__sflush_r+0x108>)
 800c5b0:	40ca      	lsrs	r2, r1
 800c5b2:	07d6      	lsls	r6, r2, #31
 800c5b4:	d528      	bpl.n	800c608 <__sflush_r+0xb8>
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	6062      	str	r2, [r4, #4]
 800c5ba:	04d9      	lsls	r1, r3, #19
 800c5bc:	6922      	ldr	r2, [r4, #16]
 800c5be:	6022      	str	r2, [r4, #0]
 800c5c0:	d504      	bpl.n	800c5cc <__sflush_r+0x7c>
 800c5c2:	1c42      	adds	r2, r0, #1
 800c5c4:	d101      	bne.n	800c5ca <__sflush_r+0x7a>
 800c5c6:	682b      	ldr	r3, [r5, #0]
 800c5c8:	b903      	cbnz	r3, 800c5cc <__sflush_r+0x7c>
 800c5ca:	6560      	str	r0, [r4, #84]	; 0x54
 800c5cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5ce:	602f      	str	r7, [r5, #0]
 800c5d0:	2900      	cmp	r1, #0
 800c5d2:	d0ca      	beq.n	800c56a <__sflush_r+0x1a>
 800c5d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5d8:	4299      	cmp	r1, r3
 800c5da:	d002      	beq.n	800c5e2 <__sflush_r+0x92>
 800c5dc:	4628      	mov	r0, r5
 800c5de:	f000 fc5b 	bl	800ce98 <_free_r>
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	6360      	str	r0, [r4, #52]	; 0x34
 800c5e6:	e7c1      	b.n	800c56c <__sflush_r+0x1c>
 800c5e8:	6a21      	ldr	r1, [r4, #32]
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	4628      	mov	r0, r5
 800c5ee:	47b0      	blx	r6
 800c5f0:	1c41      	adds	r1, r0, #1
 800c5f2:	d1c7      	bne.n	800c584 <__sflush_r+0x34>
 800c5f4:	682b      	ldr	r3, [r5, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d0c4      	beq.n	800c584 <__sflush_r+0x34>
 800c5fa:	2b1d      	cmp	r3, #29
 800c5fc:	d001      	beq.n	800c602 <__sflush_r+0xb2>
 800c5fe:	2b16      	cmp	r3, #22
 800c600:	d101      	bne.n	800c606 <__sflush_r+0xb6>
 800c602:	602f      	str	r7, [r5, #0]
 800c604:	e7b1      	b.n	800c56a <__sflush_r+0x1a>
 800c606:	89a3      	ldrh	r3, [r4, #12]
 800c608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c60c:	81a3      	strh	r3, [r4, #12]
 800c60e:	e7ad      	b.n	800c56c <__sflush_r+0x1c>
 800c610:	690f      	ldr	r7, [r1, #16]
 800c612:	2f00      	cmp	r7, #0
 800c614:	d0a9      	beq.n	800c56a <__sflush_r+0x1a>
 800c616:	0793      	lsls	r3, r2, #30
 800c618:	680e      	ldr	r6, [r1, #0]
 800c61a:	bf08      	it	eq
 800c61c:	694b      	ldreq	r3, [r1, #20]
 800c61e:	600f      	str	r7, [r1, #0]
 800c620:	bf18      	it	ne
 800c622:	2300      	movne	r3, #0
 800c624:	eba6 0807 	sub.w	r8, r6, r7
 800c628:	608b      	str	r3, [r1, #8]
 800c62a:	f1b8 0f00 	cmp.w	r8, #0
 800c62e:	dd9c      	ble.n	800c56a <__sflush_r+0x1a>
 800c630:	6a21      	ldr	r1, [r4, #32]
 800c632:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c634:	4643      	mov	r3, r8
 800c636:	463a      	mov	r2, r7
 800c638:	4628      	mov	r0, r5
 800c63a:	47b0      	blx	r6
 800c63c:	2800      	cmp	r0, #0
 800c63e:	dc06      	bgt.n	800c64e <__sflush_r+0xfe>
 800c640:	89a3      	ldrh	r3, [r4, #12]
 800c642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c646:	81a3      	strh	r3, [r4, #12]
 800c648:	f04f 30ff 	mov.w	r0, #4294967295
 800c64c:	e78e      	b.n	800c56c <__sflush_r+0x1c>
 800c64e:	4407      	add	r7, r0
 800c650:	eba8 0800 	sub.w	r8, r8, r0
 800c654:	e7e9      	b.n	800c62a <__sflush_r+0xda>
 800c656:	bf00      	nop
 800c658:	20400001 	.word	0x20400001

0800c65c <_fflush_r>:
 800c65c:	b538      	push	{r3, r4, r5, lr}
 800c65e:	690b      	ldr	r3, [r1, #16]
 800c660:	4605      	mov	r5, r0
 800c662:	460c      	mov	r4, r1
 800c664:	b913      	cbnz	r3, 800c66c <_fflush_r+0x10>
 800c666:	2500      	movs	r5, #0
 800c668:	4628      	mov	r0, r5
 800c66a:	bd38      	pop	{r3, r4, r5, pc}
 800c66c:	b118      	cbz	r0, 800c676 <_fflush_r+0x1a>
 800c66e:	6983      	ldr	r3, [r0, #24]
 800c670:	b90b      	cbnz	r3, 800c676 <_fflush_r+0x1a>
 800c672:	f7fe f8df 	bl	800a834 <__sinit>
 800c676:	4b14      	ldr	r3, [pc, #80]	; (800c6c8 <_fflush_r+0x6c>)
 800c678:	429c      	cmp	r4, r3
 800c67a:	d11b      	bne.n	800c6b4 <_fflush_r+0x58>
 800c67c:	686c      	ldr	r4, [r5, #4]
 800c67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d0ef      	beq.n	800c666 <_fflush_r+0xa>
 800c686:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c688:	07d0      	lsls	r0, r2, #31
 800c68a:	d404      	bmi.n	800c696 <_fflush_r+0x3a>
 800c68c:	0599      	lsls	r1, r3, #22
 800c68e:	d402      	bmi.n	800c696 <_fflush_r+0x3a>
 800c690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c692:	f7fe f992 	bl	800a9ba <__retarget_lock_acquire_recursive>
 800c696:	4628      	mov	r0, r5
 800c698:	4621      	mov	r1, r4
 800c69a:	f7ff ff59 	bl	800c550 <__sflush_r>
 800c69e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c6a0:	07da      	lsls	r2, r3, #31
 800c6a2:	4605      	mov	r5, r0
 800c6a4:	d4e0      	bmi.n	800c668 <_fflush_r+0xc>
 800c6a6:	89a3      	ldrh	r3, [r4, #12]
 800c6a8:	059b      	lsls	r3, r3, #22
 800c6aa:	d4dd      	bmi.n	800c668 <_fflush_r+0xc>
 800c6ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6ae:	f7fe f985 	bl	800a9bc <__retarget_lock_release_recursive>
 800c6b2:	e7d9      	b.n	800c668 <_fflush_r+0xc>
 800c6b4:	4b05      	ldr	r3, [pc, #20]	; (800c6cc <_fflush_r+0x70>)
 800c6b6:	429c      	cmp	r4, r3
 800c6b8:	d101      	bne.n	800c6be <_fflush_r+0x62>
 800c6ba:	68ac      	ldr	r4, [r5, #8]
 800c6bc:	e7df      	b.n	800c67e <_fflush_r+0x22>
 800c6be:	4b04      	ldr	r3, [pc, #16]	; (800c6d0 <_fflush_r+0x74>)
 800c6c0:	429c      	cmp	r4, r3
 800c6c2:	bf08      	it	eq
 800c6c4:	68ec      	ldreq	r4, [r5, #12]
 800c6c6:	e7da      	b.n	800c67e <_fflush_r+0x22>
 800c6c8:	0800e5d4 	.word	0x0800e5d4
 800c6cc:	0800e5f4 	.word	0x0800e5f4
 800c6d0:	0800e5b4 	.word	0x0800e5b4

0800c6d4 <_localeconv_r>:
 800c6d4:	4800      	ldr	r0, [pc, #0]	; (800c6d8 <_localeconv_r+0x4>)
 800c6d6:	4770      	bx	lr
 800c6d8:	20000184 	.word	0x20000184

0800c6dc <_lseek_r>:
 800c6dc:	b538      	push	{r3, r4, r5, lr}
 800c6de:	4d07      	ldr	r5, [pc, #28]	; (800c6fc <_lseek_r+0x20>)
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	4608      	mov	r0, r1
 800c6e4:	4611      	mov	r1, r2
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	602a      	str	r2, [r5, #0]
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	f7f6 fa3c 	bl	8002b68 <_lseek>
 800c6f0:	1c43      	adds	r3, r0, #1
 800c6f2:	d102      	bne.n	800c6fa <_lseek_r+0x1e>
 800c6f4:	682b      	ldr	r3, [r5, #0]
 800c6f6:	b103      	cbz	r3, 800c6fa <_lseek_r+0x1e>
 800c6f8:	6023      	str	r3, [r4, #0]
 800c6fa:	bd38      	pop	{r3, r4, r5, pc}
 800c6fc:	200053b8 	.word	0x200053b8

0800c700 <malloc>:
 800c700:	4b02      	ldr	r3, [pc, #8]	; (800c70c <malloc+0xc>)
 800c702:	4601      	mov	r1, r0
 800c704:	6818      	ldr	r0, [r3, #0]
 800c706:	f7fe b991 	b.w	800aa2c <_malloc_r>
 800c70a:	bf00      	nop
 800c70c:	20000030 	.word	0x20000030

0800c710 <__malloc_lock>:
 800c710:	4801      	ldr	r0, [pc, #4]	; (800c718 <__malloc_lock+0x8>)
 800c712:	f7fe b952 	b.w	800a9ba <__retarget_lock_acquire_recursive>
 800c716:	bf00      	nop
 800c718:	200053ac 	.word	0x200053ac

0800c71c <__malloc_unlock>:
 800c71c:	4801      	ldr	r0, [pc, #4]	; (800c724 <__malloc_unlock+0x8>)
 800c71e:	f7fe b94d 	b.w	800a9bc <__retarget_lock_release_recursive>
 800c722:	bf00      	nop
 800c724:	200053ac 	.word	0x200053ac

0800c728 <_Balloc>:
 800c728:	b570      	push	{r4, r5, r6, lr}
 800c72a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c72c:	4604      	mov	r4, r0
 800c72e:	460d      	mov	r5, r1
 800c730:	b976      	cbnz	r6, 800c750 <_Balloc+0x28>
 800c732:	2010      	movs	r0, #16
 800c734:	f7ff ffe4 	bl	800c700 <malloc>
 800c738:	4602      	mov	r2, r0
 800c73a:	6260      	str	r0, [r4, #36]	; 0x24
 800c73c:	b920      	cbnz	r0, 800c748 <_Balloc+0x20>
 800c73e:	4b18      	ldr	r3, [pc, #96]	; (800c7a0 <_Balloc+0x78>)
 800c740:	4818      	ldr	r0, [pc, #96]	; (800c7a4 <_Balloc+0x7c>)
 800c742:	2166      	movs	r1, #102	; 0x66
 800c744:	f000 fd98 	bl	800d278 <__assert_func>
 800c748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c74c:	6006      	str	r6, [r0, #0]
 800c74e:	60c6      	str	r6, [r0, #12]
 800c750:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c752:	68f3      	ldr	r3, [r6, #12]
 800c754:	b183      	cbz	r3, 800c778 <_Balloc+0x50>
 800c756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c758:	68db      	ldr	r3, [r3, #12]
 800c75a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c75e:	b9b8      	cbnz	r0, 800c790 <_Balloc+0x68>
 800c760:	2101      	movs	r1, #1
 800c762:	fa01 f605 	lsl.w	r6, r1, r5
 800c766:	1d72      	adds	r2, r6, #5
 800c768:	0092      	lsls	r2, r2, #2
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 fb7e 	bl	800ce6c <_calloc_r>
 800c770:	b160      	cbz	r0, 800c78c <_Balloc+0x64>
 800c772:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c776:	e00e      	b.n	800c796 <_Balloc+0x6e>
 800c778:	2221      	movs	r2, #33	; 0x21
 800c77a:	2104      	movs	r1, #4
 800c77c:	4620      	mov	r0, r4
 800c77e:	f000 fb75 	bl	800ce6c <_calloc_r>
 800c782:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c784:	60f0      	str	r0, [r6, #12]
 800c786:	68db      	ldr	r3, [r3, #12]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d1e4      	bne.n	800c756 <_Balloc+0x2e>
 800c78c:	2000      	movs	r0, #0
 800c78e:	bd70      	pop	{r4, r5, r6, pc}
 800c790:	6802      	ldr	r2, [r0, #0]
 800c792:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c796:	2300      	movs	r3, #0
 800c798:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c79c:	e7f7      	b.n	800c78e <_Balloc+0x66>
 800c79e:	bf00      	nop
 800c7a0:	0800e659 	.word	0x0800e659
 800c7a4:	0800e6dc 	.word	0x0800e6dc

0800c7a8 <_Bfree>:
 800c7a8:	b570      	push	{r4, r5, r6, lr}
 800c7aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c7ac:	4605      	mov	r5, r0
 800c7ae:	460c      	mov	r4, r1
 800c7b0:	b976      	cbnz	r6, 800c7d0 <_Bfree+0x28>
 800c7b2:	2010      	movs	r0, #16
 800c7b4:	f7ff ffa4 	bl	800c700 <malloc>
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	6268      	str	r0, [r5, #36]	; 0x24
 800c7bc:	b920      	cbnz	r0, 800c7c8 <_Bfree+0x20>
 800c7be:	4b09      	ldr	r3, [pc, #36]	; (800c7e4 <_Bfree+0x3c>)
 800c7c0:	4809      	ldr	r0, [pc, #36]	; (800c7e8 <_Bfree+0x40>)
 800c7c2:	218a      	movs	r1, #138	; 0x8a
 800c7c4:	f000 fd58 	bl	800d278 <__assert_func>
 800c7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7cc:	6006      	str	r6, [r0, #0]
 800c7ce:	60c6      	str	r6, [r0, #12]
 800c7d0:	b13c      	cbz	r4, 800c7e2 <_Bfree+0x3a>
 800c7d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c7d4:	6862      	ldr	r2, [r4, #4]
 800c7d6:	68db      	ldr	r3, [r3, #12]
 800c7d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7dc:	6021      	str	r1, [r4, #0]
 800c7de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	0800e659 	.word	0x0800e659
 800c7e8:	0800e6dc 	.word	0x0800e6dc

0800c7ec <__multadd>:
 800c7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7f0:	690d      	ldr	r5, [r1, #16]
 800c7f2:	4607      	mov	r7, r0
 800c7f4:	460c      	mov	r4, r1
 800c7f6:	461e      	mov	r6, r3
 800c7f8:	f101 0c14 	add.w	ip, r1, #20
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	f8dc 3000 	ldr.w	r3, [ip]
 800c802:	b299      	uxth	r1, r3
 800c804:	fb02 6101 	mla	r1, r2, r1, r6
 800c808:	0c1e      	lsrs	r6, r3, #16
 800c80a:	0c0b      	lsrs	r3, r1, #16
 800c80c:	fb02 3306 	mla	r3, r2, r6, r3
 800c810:	b289      	uxth	r1, r1
 800c812:	3001      	adds	r0, #1
 800c814:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c818:	4285      	cmp	r5, r0
 800c81a:	f84c 1b04 	str.w	r1, [ip], #4
 800c81e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c822:	dcec      	bgt.n	800c7fe <__multadd+0x12>
 800c824:	b30e      	cbz	r6, 800c86a <__multadd+0x7e>
 800c826:	68a3      	ldr	r3, [r4, #8]
 800c828:	42ab      	cmp	r3, r5
 800c82a:	dc19      	bgt.n	800c860 <__multadd+0x74>
 800c82c:	6861      	ldr	r1, [r4, #4]
 800c82e:	4638      	mov	r0, r7
 800c830:	3101      	adds	r1, #1
 800c832:	f7ff ff79 	bl	800c728 <_Balloc>
 800c836:	4680      	mov	r8, r0
 800c838:	b928      	cbnz	r0, 800c846 <__multadd+0x5a>
 800c83a:	4602      	mov	r2, r0
 800c83c:	4b0c      	ldr	r3, [pc, #48]	; (800c870 <__multadd+0x84>)
 800c83e:	480d      	ldr	r0, [pc, #52]	; (800c874 <__multadd+0x88>)
 800c840:	21b5      	movs	r1, #181	; 0xb5
 800c842:	f000 fd19 	bl	800d278 <__assert_func>
 800c846:	6922      	ldr	r2, [r4, #16]
 800c848:	3202      	adds	r2, #2
 800c84a:	f104 010c 	add.w	r1, r4, #12
 800c84e:	0092      	lsls	r2, r2, #2
 800c850:	300c      	adds	r0, #12
 800c852:	f7fe f8b4 	bl	800a9be <memcpy>
 800c856:	4621      	mov	r1, r4
 800c858:	4638      	mov	r0, r7
 800c85a:	f7ff ffa5 	bl	800c7a8 <_Bfree>
 800c85e:	4644      	mov	r4, r8
 800c860:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c864:	3501      	adds	r5, #1
 800c866:	615e      	str	r6, [r3, #20]
 800c868:	6125      	str	r5, [r4, #16]
 800c86a:	4620      	mov	r0, r4
 800c86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c870:	0800e6cb 	.word	0x0800e6cb
 800c874:	0800e6dc 	.word	0x0800e6dc

0800c878 <__hi0bits>:
 800c878:	0c03      	lsrs	r3, r0, #16
 800c87a:	041b      	lsls	r3, r3, #16
 800c87c:	b9d3      	cbnz	r3, 800c8b4 <__hi0bits+0x3c>
 800c87e:	0400      	lsls	r0, r0, #16
 800c880:	2310      	movs	r3, #16
 800c882:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c886:	bf04      	itt	eq
 800c888:	0200      	lsleq	r0, r0, #8
 800c88a:	3308      	addeq	r3, #8
 800c88c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c890:	bf04      	itt	eq
 800c892:	0100      	lsleq	r0, r0, #4
 800c894:	3304      	addeq	r3, #4
 800c896:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c89a:	bf04      	itt	eq
 800c89c:	0080      	lsleq	r0, r0, #2
 800c89e:	3302      	addeq	r3, #2
 800c8a0:	2800      	cmp	r0, #0
 800c8a2:	db05      	blt.n	800c8b0 <__hi0bits+0x38>
 800c8a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c8a8:	f103 0301 	add.w	r3, r3, #1
 800c8ac:	bf08      	it	eq
 800c8ae:	2320      	moveq	r3, #32
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	4770      	bx	lr
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	e7e4      	b.n	800c882 <__hi0bits+0xa>

0800c8b8 <__lo0bits>:
 800c8b8:	6803      	ldr	r3, [r0, #0]
 800c8ba:	f013 0207 	ands.w	r2, r3, #7
 800c8be:	4601      	mov	r1, r0
 800c8c0:	d00b      	beq.n	800c8da <__lo0bits+0x22>
 800c8c2:	07da      	lsls	r2, r3, #31
 800c8c4:	d423      	bmi.n	800c90e <__lo0bits+0x56>
 800c8c6:	0798      	lsls	r0, r3, #30
 800c8c8:	bf49      	itett	mi
 800c8ca:	085b      	lsrmi	r3, r3, #1
 800c8cc:	089b      	lsrpl	r3, r3, #2
 800c8ce:	2001      	movmi	r0, #1
 800c8d0:	600b      	strmi	r3, [r1, #0]
 800c8d2:	bf5c      	itt	pl
 800c8d4:	600b      	strpl	r3, [r1, #0]
 800c8d6:	2002      	movpl	r0, #2
 800c8d8:	4770      	bx	lr
 800c8da:	b298      	uxth	r0, r3
 800c8dc:	b9a8      	cbnz	r0, 800c90a <__lo0bits+0x52>
 800c8de:	0c1b      	lsrs	r3, r3, #16
 800c8e0:	2010      	movs	r0, #16
 800c8e2:	b2da      	uxtb	r2, r3
 800c8e4:	b90a      	cbnz	r2, 800c8ea <__lo0bits+0x32>
 800c8e6:	3008      	adds	r0, #8
 800c8e8:	0a1b      	lsrs	r3, r3, #8
 800c8ea:	071a      	lsls	r2, r3, #28
 800c8ec:	bf04      	itt	eq
 800c8ee:	091b      	lsreq	r3, r3, #4
 800c8f0:	3004      	addeq	r0, #4
 800c8f2:	079a      	lsls	r2, r3, #30
 800c8f4:	bf04      	itt	eq
 800c8f6:	089b      	lsreq	r3, r3, #2
 800c8f8:	3002      	addeq	r0, #2
 800c8fa:	07da      	lsls	r2, r3, #31
 800c8fc:	d403      	bmi.n	800c906 <__lo0bits+0x4e>
 800c8fe:	085b      	lsrs	r3, r3, #1
 800c900:	f100 0001 	add.w	r0, r0, #1
 800c904:	d005      	beq.n	800c912 <__lo0bits+0x5a>
 800c906:	600b      	str	r3, [r1, #0]
 800c908:	4770      	bx	lr
 800c90a:	4610      	mov	r0, r2
 800c90c:	e7e9      	b.n	800c8e2 <__lo0bits+0x2a>
 800c90e:	2000      	movs	r0, #0
 800c910:	4770      	bx	lr
 800c912:	2020      	movs	r0, #32
 800c914:	4770      	bx	lr
	...

0800c918 <__i2b>:
 800c918:	b510      	push	{r4, lr}
 800c91a:	460c      	mov	r4, r1
 800c91c:	2101      	movs	r1, #1
 800c91e:	f7ff ff03 	bl	800c728 <_Balloc>
 800c922:	4602      	mov	r2, r0
 800c924:	b928      	cbnz	r0, 800c932 <__i2b+0x1a>
 800c926:	4b05      	ldr	r3, [pc, #20]	; (800c93c <__i2b+0x24>)
 800c928:	4805      	ldr	r0, [pc, #20]	; (800c940 <__i2b+0x28>)
 800c92a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c92e:	f000 fca3 	bl	800d278 <__assert_func>
 800c932:	2301      	movs	r3, #1
 800c934:	6144      	str	r4, [r0, #20]
 800c936:	6103      	str	r3, [r0, #16]
 800c938:	bd10      	pop	{r4, pc}
 800c93a:	bf00      	nop
 800c93c:	0800e6cb 	.word	0x0800e6cb
 800c940:	0800e6dc 	.word	0x0800e6dc

0800c944 <__multiply>:
 800c944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c948:	4691      	mov	r9, r2
 800c94a:	690a      	ldr	r2, [r1, #16]
 800c94c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c950:	429a      	cmp	r2, r3
 800c952:	bfb8      	it	lt
 800c954:	460b      	movlt	r3, r1
 800c956:	460c      	mov	r4, r1
 800c958:	bfbc      	itt	lt
 800c95a:	464c      	movlt	r4, r9
 800c95c:	4699      	movlt	r9, r3
 800c95e:	6927      	ldr	r7, [r4, #16]
 800c960:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c964:	68a3      	ldr	r3, [r4, #8]
 800c966:	6861      	ldr	r1, [r4, #4]
 800c968:	eb07 060a 	add.w	r6, r7, sl
 800c96c:	42b3      	cmp	r3, r6
 800c96e:	b085      	sub	sp, #20
 800c970:	bfb8      	it	lt
 800c972:	3101      	addlt	r1, #1
 800c974:	f7ff fed8 	bl	800c728 <_Balloc>
 800c978:	b930      	cbnz	r0, 800c988 <__multiply+0x44>
 800c97a:	4602      	mov	r2, r0
 800c97c:	4b44      	ldr	r3, [pc, #272]	; (800ca90 <__multiply+0x14c>)
 800c97e:	4845      	ldr	r0, [pc, #276]	; (800ca94 <__multiply+0x150>)
 800c980:	f240 115d 	movw	r1, #349	; 0x15d
 800c984:	f000 fc78 	bl	800d278 <__assert_func>
 800c988:	f100 0514 	add.w	r5, r0, #20
 800c98c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c990:	462b      	mov	r3, r5
 800c992:	2200      	movs	r2, #0
 800c994:	4543      	cmp	r3, r8
 800c996:	d321      	bcc.n	800c9dc <__multiply+0x98>
 800c998:	f104 0314 	add.w	r3, r4, #20
 800c99c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c9a0:	f109 0314 	add.w	r3, r9, #20
 800c9a4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c9a8:	9202      	str	r2, [sp, #8]
 800c9aa:	1b3a      	subs	r2, r7, r4
 800c9ac:	3a15      	subs	r2, #21
 800c9ae:	f022 0203 	bic.w	r2, r2, #3
 800c9b2:	3204      	adds	r2, #4
 800c9b4:	f104 0115 	add.w	r1, r4, #21
 800c9b8:	428f      	cmp	r7, r1
 800c9ba:	bf38      	it	cc
 800c9bc:	2204      	movcc	r2, #4
 800c9be:	9201      	str	r2, [sp, #4]
 800c9c0:	9a02      	ldr	r2, [sp, #8]
 800c9c2:	9303      	str	r3, [sp, #12]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d80c      	bhi.n	800c9e2 <__multiply+0x9e>
 800c9c8:	2e00      	cmp	r6, #0
 800c9ca:	dd03      	ble.n	800c9d4 <__multiply+0x90>
 800c9cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d05a      	beq.n	800ca8a <__multiply+0x146>
 800c9d4:	6106      	str	r6, [r0, #16]
 800c9d6:	b005      	add	sp, #20
 800c9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9dc:	f843 2b04 	str.w	r2, [r3], #4
 800c9e0:	e7d8      	b.n	800c994 <__multiply+0x50>
 800c9e2:	f8b3 a000 	ldrh.w	sl, [r3]
 800c9e6:	f1ba 0f00 	cmp.w	sl, #0
 800c9ea:	d024      	beq.n	800ca36 <__multiply+0xf2>
 800c9ec:	f104 0e14 	add.w	lr, r4, #20
 800c9f0:	46a9      	mov	r9, r5
 800c9f2:	f04f 0c00 	mov.w	ip, #0
 800c9f6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c9fa:	f8d9 1000 	ldr.w	r1, [r9]
 800c9fe:	fa1f fb82 	uxth.w	fp, r2
 800ca02:	b289      	uxth	r1, r1
 800ca04:	fb0a 110b 	mla	r1, sl, fp, r1
 800ca08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ca0c:	f8d9 2000 	ldr.w	r2, [r9]
 800ca10:	4461      	add	r1, ip
 800ca12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca16:	fb0a c20b 	mla	r2, sl, fp, ip
 800ca1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ca1e:	b289      	uxth	r1, r1
 800ca20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca24:	4577      	cmp	r7, lr
 800ca26:	f849 1b04 	str.w	r1, [r9], #4
 800ca2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca2e:	d8e2      	bhi.n	800c9f6 <__multiply+0xb2>
 800ca30:	9a01      	ldr	r2, [sp, #4]
 800ca32:	f845 c002 	str.w	ip, [r5, r2]
 800ca36:	9a03      	ldr	r2, [sp, #12]
 800ca38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ca3c:	3304      	adds	r3, #4
 800ca3e:	f1b9 0f00 	cmp.w	r9, #0
 800ca42:	d020      	beq.n	800ca86 <__multiply+0x142>
 800ca44:	6829      	ldr	r1, [r5, #0]
 800ca46:	f104 0c14 	add.w	ip, r4, #20
 800ca4a:	46ae      	mov	lr, r5
 800ca4c:	f04f 0a00 	mov.w	sl, #0
 800ca50:	f8bc b000 	ldrh.w	fp, [ip]
 800ca54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ca58:	fb09 220b 	mla	r2, r9, fp, r2
 800ca5c:	4492      	add	sl, r2
 800ca5e:	b289      	uxth	r1, r1
 800ca60:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ca64:	f84e 1b04 	str.w	r1, [lr], #4
 800ca68:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ca6c:	f8be 1000 	ldrh.w	r1, [lr]
 800ca70:	0c12      	lsrs	r2, r2, #16
 800ca72:	fb09 1102 	mla	r1, r9, r2, r1
 800ca76:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ca7a:	4567      	cmp	r7, ip
 800ca7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca80:	d8e6      	bhi.n	800ca50 <__multiply+0x10c>
 800ca82:	9a01      	ldr	r2, [sp, #4]
 800ca84:	50a9      	str	r1, [r5, r2]
 800ca86:	3504      	adds	r5, #4
 800ca88:	e79a      	b.n	800c9c0 <__multiply+0x7c>
 800ca8a:	3e01      	subs	r6, #1
 800ca8c:	e79c      	b.n	800c9c8 <__multiply+0x84>
 800ca8e:	bf00      	nop
 800ca90:	0800e6cb 	.word	0x0800e6cb
 800ca94:	0800e6dc 	.word	0x0800e6dc

0800ca98 <__pow5mult>:
 800ca98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca9c:	4615      	mov	r5, r2
 800ca9e:	f012 0203 	ands.w	r2, r2, #3
 800caa2:	4606      	mov	r6, r0
 800caa4:	460f      	mov	r7, r1
 800caa6:	d007      	beq.n	800cab8 <__pow5mult+0x20>
 800caa8:	4c25      	ldr	r4, [pc, #148]	; (800cb40 <__pow5mult+0xa8>)
 800caaa:	3a01      	subs	r2, #1
 800caac:	2300      	movs	r3, #0
 800caae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cab2:	f7ff fe9b 	bl	800c7ec <__multadd>
 800cab6:	4607      	mov	r7, r0
 800cab8:	10ad      	asrs	r5, r5, #2
 800caba:	d03d      	beq.n	800cb38 <__pow5mult+0xa0>
 800cabc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cabe:	b97c      	cbnz	r4, 800cae0 <__pow5mult+0x48>
 800cac0:	2010      	movs	r0, #16
 800cac2:	f7ff fe1d 	bl	800c700 <malloc>
 800cac6:	4602      	mov	r2, r0
 800cac8:	6270      	str	r0, [r6, #36]	; 0x24
 800caca:	b928      	cbnz	r0, 800cad8 <__pow5mult+0x40>
 800cacc:	4b1d      	ldr	r3, [pc, #116]	; (800cb44 <__pow5mult+0xac>)
 800cace:	481e      	ldr	r0, [pc, #120]	; (800cb48 <__pow5mult+0xb0>)
 800cad0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cad4:	f000 fbd0 	bl	800d278 <__assert_func>
 800cad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cadc:	6004      	str	r4, [r0, #0]
 800cade:	60c4      	str	r4, [r0, #12]
 800cae0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cae8:	b94c      	cbnz	r4, 800cafe <__pow5mult+0x66>
 800caea:	f240 2171 	movw	r1, #625	; 0x271
 800caee:	4630      	mov	r0, r6
 800caf0:	f7ff ff12 	bl	800c918 <__i2b>
 800caf4:	2300      	movs	r3, #0
 800caf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800cafa:	4604      	mov	r4, r0
 800cafc:	6003      	str	r3, [r0, #0]
 800cafe:	f04f 0900 	mov.w	r9, #0
 800cb02:	07eb      	lsls	r3, r5, #31
 800cb04:	d50a      	bpl.n	800cb1c <__pow5mult+0x84>
 800cb06:	4639      	mov	r1, r7
 800cb08:	4622      	mov	r2, r4
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f7ff ff1a 	bl	800c944 <__multiply>
 800cb10:	4639      	mov	r1, r7
 800cb12:	4680      	mov	r8, r0
 800cb14:	4630      	mov	r0, r6
 800cb16:	f7ff fe47 	bl	800c7a8 <_Bfree>
 800cb1a:	4647      	mov	r7, r8
 800cb1c:	106d      	asrs	r5, r5, #1
 800cb1e:	d00b      	beq.n	800cb38 <__pow5mult+0xa0>
 800cb20:	6820      	ldr	r0, [r4, #0]
 800cb22:	b938      	cbnz	r0, 800cb34 <__pow5mult+0x9c>
 800cb24:	4622      	mov	r2, r4
 800cb26:	4621      	mov	r1, r4
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f7ff ff0b 	bl	800c944 <__multiply>
 800cb2e:	6020      	str	r0, [r4, #0]
 800cb30:	f8c0 9000 	str.w	r9, [r0]
 800cb34:	4604      	mov	r4, r0
 800cb36:	e7e4      	b.n	800cb02 <__pow5mult+0x6a>
 800cb38:	4638      	mov	r0, r7
 800cb3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb3e:	bf00      	nop
 800cb40:	0800e828 	.word	0x0800e828
 800cb44:	0800e659 	.word	0x0800e659
 800cb48:	0800e6dc 	.word	0x0800e6dc

0800cb4c <__lshift>:
 800cb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb50:	460c      	mov	r4, r1
 800cb52:	6849      	ldr	r1, [r1, #4]
 800cb54:	6923      	ldr	r3, [r4, #16]
 800cb56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb5a:	68a3      	ldr	r3, [r4, #8]
 800cb5c:	4607      	mov	r7, r0
 800cb5e:	4691      	mov	r9, r2
 800cb60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb64:	f108 0601 	add.w	r6, r8, #1
 800cb68:	42b3      	cmp	r3, r6
 800cb6a:	db0b      	blt.n	800cb84 <__lshift+0x38>
 800cb6c:	4638      	mov	r0, r7
 800cb6e:	f7ff fddb 	bl	800c728 <_Balloc>
 800cb72:	4605      	mov	r5, r0
 800cb74:	b948      	cbnz	r0, 800cb8a <__lshift+0x3e>
 800cb76:	4602      	mov	r2, r0
 800cb78:	4b2a      	ldr	r3, [pc, #168]	; (800cc24 <__lshift+0xd8>)
 800cb7a:	482b      	ldr	r0, [pc, #172]	; (800cc28 <__lshift+0xdc>)
 800cb7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cb80:	f000 fb7a 	bl	800d278 <__assert_func>
 800cb84:	3101      	adds	r1, #1
 800cb86:	005b      	lsls	r3, r3, #1
 800cb88:	e7ee      	b.n	800cb68 <__lshift+0x1c>
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	f100 0114 	add.w	r1, r0, #20
 800cb90:	f100 0210 	add.w	r2, r0, #16
 800cb94:	4618      	mov	r0, r3
 800cb96:	4553      	cmp	r3, sl
 800cb98:	db37      	blt.n	800cc0a <__lshift+0xbe>
 800cb9a:	6920      	ldr	r0, [r4, #16]
 800cb9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cba0:	f104 0314 	add.w	r3, r4, #20
 800cba4:	f019 091f 	ands.w	r9, r9, #31
 800cba8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cbac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cbb0:	d02f      	beq.n	800cc12 <__lshift+0xc6>
 800cbb2:	f1c9 0e20 	rsb	lr, r9, #32
 800cbb6:	468a      	mov	sl, r1
 800cbb8:	f04f 0c00 	mov.w	ip, #0
 800cbbc:	681a      	ldr	r2, [r3, #0]
 800cbbe:	fa02 f209 	lsl.w	r2, r2, r9
 800cbc2:	ea42 020c 	orr.w	r2, r2, ip
 800cbc6:	f84a 2b04 	str.w	r2, [sl], #4
 800cbca:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbce:	4298      	cmp	r0, r3
 800cbd0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cbd4:	d8f2      	bhi.n	800cbbc <__lshift+0x70>
 800cbd6:	1b03      	subs	r3, r0, r4
 800cbd8:	3b15      	subs	r3, #21
 800cbda:	f023 0303 	bic.w	r3, r3, #3
 800cbde:	3304      	adds	r3, #4
 800cbe0:	f104 0215 	add.w	r2, r4, #21
 800cbe4:	4290      	cmp	r0, r2
 800cbe6:	bf38      	it	cc
 800cbe8:	2304      	movcc	r3, #4
 800cbea:	f841 c003 	str.w	ip, [r1, r3]
 800cbee:	f1bc 0f00 	cmp.w	ip, #0
 800cbf2:	d001      	beq.n	800cbf8 <__lshift+0xac>
 800cbf4:	f108 0602 	add.w	r6, r8, #2
 800cbf8:	3e01      	subs	r6, #1
 800cbfa:	4638      	mov	r0, r7
 800cbfc:	612e      	str	r6, [r5, #16]
 800cbfe:	4621      	mov	r1, r4
 800cc00:	f7ff fdd2 	bl	800c7a8 <_Bfree>
 800cc04:	4628      	mov	r0, r5
 800cc06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc0a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc0e:	3301      	adds	r3, #1
 800cc10:	e7c1      	b.n	800cb96 <__lshift+0x4a>
 800cc12:	3904      	subs	r1, #4
 800cc14:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc18:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc1c:	4298      	cmp	r0, r3
 800cc1e:	d8f9      	bhi.n	800cc14 <__lshift+0xc8>
 800cc20:	e7ea      	b.n	800cbf8 <__lshift+0xac>
 800cc22:	bf00      	nop
 800cc24:	0800e6cb 	.word	0x0800e6cb
 800cc28:	0800e6dc 	.word	0x0800e6dc

0800cc2c <__mcmp>:
 800cc2c:	b530      	push	{r4, r5, lr}
 800cc2e:	6902      	ldr	r2, [r0, #16]
 800cc30:	690c      	ldr	r4, [r1, #16]
 800cc32:	1b12      	subs	r2, r2, r4
 800cc34:	d10e      	bne.n	800cc54 <__mcmp+0x28>
 800cc36:	f100 0314 	add.w	r3, r0, #20
 800cc3a:	3114      	adds	r1, #20
 800cc3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cc40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cc44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cc48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cc4c:	42a5      	cmp	r5, r4
 800cc4e:	d003      	beq.n	800cc58 <__mcmp+0x2c>
 800cc50:	d305      	bcc.n	800cc5e <__mcmp+0x32>
 800cc52:	2201      	movs	r2, #1
 800cc54:	4610      	mov	r0, r2
 800cc56:	bd30      	pop	{r4, r5, pc}
 800cc58:	4283      	cmp	r3, r0
 800cc5a:	d3f3      	bcc.n	800cc44 <__mcmp+0x18>
 800cc5c:	e7fa      	b.n	800cc54 <__mcmp+0x28>
 800cc5e:	f04f 32ff 	mov.w	r2, #4294967295
 800cc62:	e7f7      	b.n	800cc54 <__mcmp+0x28>

0800cc64 <__mdiff>:
 800cc64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc68:	460c      	mov	r4, r1
 800cc6a:	4606      	mov	r6, r0
 800cc6c:	4611      	mov	r1, r2
 800cc6e:	4620      	mov	r0, r4
 800cc70:	4690      	mov	r8, r2
 800cc72:	f7ff ffdb 	bl	800cc2c <__mcmp>
 800cc76:	1e05      	subs	r5, r0, #0
 800cc78:	d110      	bne.n	800cc9c <__mdiff+0x38>
 800cc7a:	4629      	mov	r1, r5
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	f7ff fd53 	bl	800c728 <_Balloc>
 800cc82:	b930      	cbnz	r0, 800cc92 <__mdiff+0x2e>
 800cc84:	4b3a      	ldr	r3, [pc, #232]	; (800cd70 <__mdiff+0x10c>)
 800cc86:	4602      	mov	r2, r0
 800cc88:	f240 2132 	movw	r1, #562	; 0x232
 800cc8c:	4839      	ldr	r0, [pc, #228]	; (800cd74 <__mdiff+0x110>)
 800cc8e:	f000 faf3 	bl	800d278 <__assert_func>
 800cc92:	2301      	movs	r3, #1
 800cc94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc9c:	bfa4      	itt	ge
 800cc9e:	4643      	movge	r3, r8
 800cca0:	46a0      	movge	r8, r4
 800cca2:	4630      	mov	r0, r6
 800cca4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cca8:	bfa6      	itte	ge
 800ccaa:	461c      	movge	r4, r3
 800ccac:	2500      	movge	r5, #0
 800ccae:	2501      	movlt	r5, #1
 800ccb0:	f7ff fd3a 	bl	800c728 <_Balloc>
 800ccb4:	b920      	cbnz	r0, 800ccc0 <__mdiff+0x5c>
 800ccb6:	4b2e      	ldr	r3, [pc, #184]	; (800cd70 <__mdiff+0x10c>)
 800ccb8:	4602      	mov	r2, r0
 800ccba:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ccbe:	e7e5      	b.n	800cc8c <__mdiff+0x28>
 800ccc0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ccc4:	6926      	ldr	r6, [r4, #16]
 800ccc6:	60c5      	str	r5, [r0, #12]
 800ccc8:	f104 0914 	add.w	r9, r4, #20
 800cccc:	f108 0514 	add.w	r5, r8, #20
 800ccd0:	f100 0e14 	add.w	lr, r0, #20
 800ccd4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ccd8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ccdc:	f108 0210 	add.w	r2, r8, #16
 800cce0:	46f2      	mov	sl, lr
 800cce2:	2100      	movs	r1, #0
 800cce4:	f859 3b04 	ldr.w	r3, [r9], #4
 800cce8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ccec:	fa1f f883 	uxth.w	r8, r3
 800ccf0:	fa11 f18b 	uxtah	r1, r1, fp
 800ccf4:	0c1b      	lsrs	r3, r3, #16
 800ccf6:	eba1 0808 	sub.w	r8, r1, r8
 800ccfa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ccfe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cd02:	fa1f f888 	uxth.w	r8, r8
 800cd06:	1419      	asrs	r1, r3, #16
 800cd08:	454e      	cmp	r6, r9
 800cd0a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cd0e:	f84a 3b04 	str.w	r3, [sl], #4
 800cd12:	d8e7      	bhi.n	800cce4 <__mdiff+0x80>
 800cd14:	1b33      	subs	r3, r6, r4
 800cd16:	3b15      	subs	r3, #21
 800cd18:	f023 0303 	bic.w	r3, r3, #3
 800cd1c:	3304      	adds	r3, #4
 800cd1e:	3415      	adds	r4, #21
 800cd20:	42a6      	cmp	r6, r4
 800cd22:	bf38      	it	cc
 800cd24:	2304      	movcc	r3, #4
 800cd26:	441d      	add	r5, r3
 800cd28:	4473      	add	r3, lr
 800cd2a:	469e      	mov	lr, r3
 800cd2c:	462e      	mov	r6, r5
 800cd2e:	4566      	cmp	r6, ip
 800cd30:	d30e      	bcc.n	800cd50 <__mdiff+0xec>
 800cd32:	f10c 0203 	add.w	r2, ip, #3
 800cd36:	1b52      	subs	r2, r2, r5
 800cd38:	f022 0203 	bic.w	r2, r2, #3
 800cd3c:	3d03      	subs	r5, #3
 800cd3e:	45ac      	cmp	ip, r5
 800cd40:	bf38      	it	cc
 800cd42:	2200      	movcc	r2, #0
 800cd44:	441a      	add	r2, r3
 800cd46:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cd4a:	b17b      	cbz	r3, 800cd6c <__mdiff+0x108>
 800cd4c:	6107      	str	r7, [r0, #16]
 800cd4e:	e7a3      	b.n	800cc98 <__mdiff+0x34>
 800cd50:	f856 8b04 	ldr.w	r8, [r6], #4
 800cd54:	fa11 f288 	uxtah	r2, r1, r8
 800cd58:	1414      	asrs	r4, r2, #16
 800cd5a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cd5e:	b292      	uxth	r2, r2
 800cd60:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cd64:	f84e 2b04 	str.w	r2, [lr], #4
 800cd68:	1421      	asrs	r1, r4, #16
 800cd6a:	e7e0      	b.n	800cd2e <__mdiff+0xca>
 800cd6c:	3f01      	subs	r7, #1
 800cd6e:	e7ea      	b.n	800cd46 <__mdiff+0xe2>
 800cd70:	0800e6cb 	.word	0x0800e6cb
 800cd74:	0800e6dc 	.word	0x0800e6dc

0800cd78 <__d2b>:
 800cd78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd7c:	4689      	mov	r9, r1
 800cd7e:	2101      	movs	r1, #1
 800cd80:	ec57 6b10 	vmov	r6, r7, d0
 800cd84:	4690      	mov	r8, r2
 800cd86:	f7ff fccf 	bl	800c728 <_Balloc>
 800cd8a:	4604      	mov	r4, r0
 800cd8c:	b930      	cbnz	r0, 800cd9c <__d2b+0x24>
 800cd8e:	4602      	mov	r2, r0
 800cd90:	4b25      	ldr	r3, [pc, #148]	; (800ce28 <__d2b+0xb0>)
 800cd92:	4826      	ldr	r0, [pc, #152]	; (800ce2c <__d2b+0xb4>)
 800cd94:	f240 310a 	movw	r1, #778	; 0x30a
 800cd98:	f000 fa6e 	bl	800d278 <__assert_func>
 800cd9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cda0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cda4:	bb35      	cbnz	r5, 800cdf4 <__d2b+0x7c>
 800cda6:	2e00      	cmp	r6, #0
 800cda8:	9301      	str	r3, [sp, #4]
 800cdaa:	d028      	beq.n	800cdfe <__d2b+0x86>
 800cdac:	4668      	mov	r0, sp
 800cdae:	9600      	str	r6, [sp, #0]
 800cdb0:	f7ff fd82 	bl	800c8b8 <__lo0bits>
 800cdb4:	9900      	ldr	r1, [sp, #0]
 800cdb6:	b300      	cbz	r0, 800cdfa <__d2b+0x82>
 800cdb8:	9a01      	ldr	r2, [sp, #4]
 800cdba:	f1c0 0320 	rsb	r3, r0, #32
 800cdbe:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc2:	430b      	orrs	r3, r1
 800cdc4:	40c2      	lsrs	r2, r0
 800cdc6:	6163      	str	r3, [r4, #20]
 800cdc8:	9201      	str	r2, [sp, #4]
 800cdca:	9b01      	ldr	r3, [sp, #4]
 800cdcc:	61a3      	str	r3, [r4, #24]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	bf14      	ite	ne
 800cdd2:	2202      	movne	r2, #2
 800cdd4:	2201      	moveq	r2, #1
 800cdd6:	6122      	str	r2, [r4, #16]
 800cdd8:	b1d5      	cbz	r5, 800ce10 <__d2b+0x98>
 800cdda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdde:	4405      	add	r5, r0
 800cde0:	f8c9 5000 	str.w	r5, [r9]
 800cde4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cde8:	f8c8 0000 	str.w	r0, [r8]
 800cdec:	4620      	mov	r0, r4
 800cdee:	b003      	add	sp, #12
 800cdf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdf8:	e7d5      	b.n	800cda6 <__d2b+0x2e>
 800cdfa:	6161      	str	r1, [r4, #20]
 800cdfc:	e7e5      	b.n	800cdca <__d2b+0x52>
 800cdfe:	a801      	add	r0, sp, #4
 800ce00:	f7ff fd5a 	bl	800c8b8 <__lo0bits>
 800ce04:	9b01      	ldr	r3, [sp, #4]
 800ce06:	6163      	str	r3, [r4, #20]
 800ce08:	2201      	movs	r2, #1
 800ce0a:	6122      	str	r2, [r4, #16]
 800ce0c:	3020      	adds	r0, #32
 800ce0e:	e7e3      	b.n	800cdd8 <__d2b+0x60>
 800ce10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce18:	f8c9 0000 	str.w	r0, [r9]
 800ce1c:	6918      	ldr	r0, [r3, #16]
 800ce1e:	f7ff fd2b 	bl	800c878 <__hi0bits>
 800ce22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce26:	e7df      	b.n	800cde8 <__d2b+0x70>
 800ce28:	0800e6cb 	.word	0x0800e6cb
 800ce2c:	0800e6dc 	.word	0x0800e6dc

0800ce30 <_mprec_log10>:
 800ce30:	2817      	cmp	r0, #23
 800ce32:	b5d0      	push	{r4, r6, r7, lr}
 800ce34:	4604      	mov	r4, r0
 800ce36:	dc07      	bgt.n	800ce48 <_mprec_log10+0x18>
 800ce38:	4809      	ldr	r0, [pc, #36]	; (800ce60 <_mprec_log10+0x30>)
 800ce3a:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 800ce3e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800ce42:	ec41 0b10 	vmov	d0, r0, r1
 800ce46:	bdd0      	pop	{r4, r6, r7, pc}
 800ce48:	4906      	ldr	r1, [pc, #24]	; (800ce64 <_mprec_log10+0x34>)
 800ce4a:	4f07      	ldr	r7, [pc, #28]	; (800ce68 <_mprec_log10+0x38>)
 800ce4c:	2000      	movs	r0, #0
 800ce4e:	2600      	movs	r6, #0
 800ce50:	4632      	mov	r2, r6
 800ce52:	463b      	mov	r3, r7
 800ce54:	f7f3 fbd0 	bl	80005f8 <__aeabi_dmul>
 800ce58:	3c01      	subs	r4, #1
 800ce5a:	d1f9      	bne.n	800ce50 <_mprec_log10+0x20>
 800ce5c:	e7f1      	b.n	800ce42 <_mprec_log10+0x12>
 800ce5e:	bf00      	nop
 800ce60:	0800e760 	.word	0x0800e760
 800ce64:	3ff00000 	.word	0x3ff00000
 800ce68:	40240000 	.word	0x40240000

0800ce6c <_calloc_r>:
 800ce6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce6e:	fba1 2402 	umull	r2, r4, r1, r2
 800ce72:	b94c      	cbnz	r4, 800ce88 <_calloc_r+0x1c>
 800ce74:	4611      	mov	r1, r2
 800ce76:	9201      	str	r2, [sp, #4]
 800ce78:	f7fd fdd8 	bl	800aa2c <_malloc_r>
 800ce7c:	9a01      	ldr	r2, [sp, #4]
 800ce7e:	4605      	mov	r5, r0
 800ce80:	b930      	cbnz	r0, 800ce90 <_calloc_r+0x24>
 800ce82:	4628      	mov	r0, r5
 800ce84:	b003      	add	sp, #12
 800ce86:	bd30      	pop	{r4, r5, pc}
 800ce88:	220c      	movs	r2, #12
 800ce8a:	6002      	str	r2, [r0, #0]
 800ce8c:	2500      	movs	r5, #0
 800ce8e:	e7f8      	b.n	800ce82 <_calloc_r+0x16>
 800ce90:	4621      	mov	r1, r4
 800ce92:	f7fd fda2 	bl	800a9da <memset>
 800ce96:	e7f4      	b.n	800ce82 <_calloc_r+0x16>

0800ce98 <_free_r>:
 800ce98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce9a:	2900      	cmp	r1, #0
 800ce9c:	d044      	beq.n	800cf28 <_free_r+0x90>
 800ce9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea2:	9001      	str	r0, [sp, #4]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	f1a1 0404 	sub.w	r4, r1, #4
 800ceaa:	bfb8      	it	lt
 800ceac:	18e4      	addlt	r4, r4, r3
 800ceae:	f7ff fc2f 	bl	800c710 <__malloc_lock>
 800ceb2:	4a1e      	ldr	r2, [pc, #120]	; (800cf2c <_free_r+0x94>)
 800ceb4:	9801      	ldr	r0, [sp, #4]
 800ceb6:	6813      	ldr	r3, [r2, #0]
 800ceb8:	b933      	cbnz	r3, 800cec8 <_free_r+0x30>
 800ceba:	6063      	str	r3, [r4, #4]
 800cebc:	6014      	str	r4, [r2, #0]
 800cebe:	b003      	add	sp, #12
 800cec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cec4:	f7ff bc2a 	b.w	800c71c <__malloc_unlock>
 800cec8:	42a3      	cmp	r3, r4
 800ceca:	d908      	bls.n	800cede <_free_r+0x46>
 800cecc:	6825      	ldr	r5, [r4, #0]
 800cece:	1961      	adds	r1, r4, r5
 800ced0:	428b      	cmp	r3, r1
 800ced2:	bf01      	itttt	eq
 800ced4:	6819      	ldreq	r1, [r3, #0]
 800ced6:	685b      	ldreq	r3, [r3, #4]
 800ced8:	1949      	addeq	r1, r1, r5
 800ceda:	6021      	streq	r1, [r4, #0]
 800cedc:	e7ed      	b.n	800ceba <_free_r+0x22>
 800cede:	461a      	mov	r2, r3
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	b10b      	cbz	r3, 800cee8 <_free_r+0x50>
 800cee4:	42a3      	cmp	r3, r4
 800cee6:	d9fa      	bls.n	800cede <_free_r+0x46>
 800cee8:	6811      	ldr	r1, [r2, #0]
 800ceea:	1855      	adds	r5, r2, r1
 800ceec:	42a5      	cmp	r5, r4
 800ceee:	d10b      	bne.n	800cf08 <_free_r+0x70>
 800cef0:	6824      	ldr	r4, [r4, #0]
 800cef2:	4421      	add	r1, r4
 800cef4:	1854      	adds	r4, r2, r1
 800cef6:	42a3      	cmp	r3, r4
 800cef8:	6011      	str	r1, [r2, #0]
 800cefa:	d1e0      	bne.n	800cebe <_free_r+0x26>
 800cefc:	681c      	ldr	r4, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	6053      	str	r3, [r2, #4]
 800cf02:	4421      	add	r1, r4
 800cf04:	6011      	str	r1, [r2, #0]
 800cf06:	e7da      	b.n	800cebe <_free_r+0x26>
 800cf08:	d902      	bls.n	800cf10 <_free_r+0x78>
 800cf0a:	230c      	movs	r3, #12
 800cf0c:	6003      	str	r3, [r0, #0]
 800cf0e:	e7d6      	b.n	800cebe <_free_r+0x26>
 800cf10:	6825      	ldr	r5, [r4, #0]
 800cf12:	1961      	adds	r1, r4, r5
 800cf14:	428b      	cmp	r3, r1
 800cf16:	bf04      	itt	eq
 800cf18:	6819      	ldreq	r1, [r3, #0]
 800cf1a:	685b      	ldreq	r3, [r3, #4]
 800cf1c:	6063      	str	r3, [r4, #4]
 800cf1e:	bf04      	itt	eq
 800cf20:	1949      	addeq	r1, r1, r5
 800cf22:	6021      	streq	r1, [r4, #0]
 800cf24:	6054      	str	r4, [r2, #4]
 800cf26:	e7ca      	b.n	800cebe <_free_r+0x26>
 800cf28:	b003      	add	sp, #12
 800cf2a:	bd30      	pop	{r4, r5, pc}
 800cf2c:	200053b0 	.word	0x200053b0

0800cf30 <_realloc_r>:
 800cf30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf34:	4680      	mov	r8, r0
 800cf36:	4614      	mov	r4, r2
 800cf38:	460e      	mov	r6, r1
 800cf3a:	b921      	cbnz	r1, 800cf46 <_realloc_r+0x16>
 800cf3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf40:	4611      	mov	r1, r2
 800cf42:	f7fd bd73 	b.w	800aa2c <_malloc_r>
 800cf46:	b92a      	cbnz	r2, 800cf54 <_realloc_r+0x24>
 800cf48:	f7ff ffa6 	bl	800ce98 <_free_r>
 800cf4c:	4625      	mov	r5, r4
 800cf4e:	4628      	mov	r0, r5
 800cf50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf54:	f000 f9ec 	bl	800d330 <_malloc_usable_size_r>
 800cf58:	4284      	cmp	r4, r0
 800cf5a:	4607      	mov	r7, r0
 800cf5c:	d802      	bhi.n	800cf64 <_realloc_r+0x34>
 800cf5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf62:	d812      	bhi.n	800cf8a <_realloc_r+0x5a>
 800cf64:	4621      	mov	r1, r4
 800cf66:	4640      	mov	r0, r8
 800cf68:	f7fd fd60 	bl	800aa2c <_malloc_r>
 800cf6c:	4605      	mov	r5, r0
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d0ed      	beq.n	800cf4e <_realloc_r+0x1e>
 800cf72:	42bc      	cmp	r4, r7
 800cf74:	4622      	mov	r2, r4
 800cf76:	4631      	mov	r1, r6
 800cf78:	bf28      	it	cs
 800cf7a:	463a      	movcs	r2, r7
 800cf7c:	f7fd fd1f 	bl	800a9be <memcpy>
 800cf80:	4631      	mov	r1, r6
 800cf82:	4640      	mov	r0, r8
 800cf84:	f7ff ff88 	bl	800ce98 <_free_r>
 800cf88:	e7e1      	b.n	800cf4e <_realloc_r+0x1e>
 800cf8a:	4635      	mov	r5, r6
 800cf8c:	e7df      	b.n	800cf4e <_realloc_r+0x1e>

0800cf8e <__ssputs_r>:
 800cf8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf92:	688e      	ldr	r6, [r1, #8]
 800cf94:	429e      	cmp	r6, r3
 800cf96:	4682      	mov	sl, r0
 800cf98:	460c      	mov	r4, r1
 800cf9a:	4690      	mov	r8, r2
 800cf9c:	461f      	mov	r7, r3
 800cf9e:	d838      	bhi.n	800d012 <__ssputs_r+0x84>
 800cfa0:	898a      	ldrh	r2, [r1, #12]
 800cfa2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cfa6:	d032      	beq.n	800d00e <__ssputs_r+0x80>
 800cfa8:	6825      	ldr	r5, [r4, #0]
 800cfaa:	6909      	ldr	r1, [r1, #16]
 800cfac:	eba5 0901 	sub.w	r9, r5, r1
 800cfb0:	6965      	ldr	r5, [r4, #20]
 800cfb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfba:	3301      	adds	r3, #1
 800cfbc:	444b      	add	r3, r9
 800cfbe:	106d      	asrs	r5, r5, #1
 800cfc0:	429d      	cmp	r5, r3
 800cfc2:	bf38      	it	cc
 800cfc4:	461d      	movcc	r5, r3
 800cfc6:	0553      	lsls	r3, r2, #21
 800cfc8:	d531      	bpl.n	800d02e <__ssputs_r+0xa0>
 800cfca:	4629      	mov	r1, r5
 800cfcc:	f7fd fd2e 	bl	800aa2c <_malloc_r>
 800cfd0:	4606      	mov	r6, r0
 800cfd2:	b950      	cbnz	r0, 800cfea <__ssputs_r+0x5c>
 800cfd4:	230c      	movs	r3, #12
 800cfd6:	f8ca 3000 	str.w	r3, [sl]
 800cfda:	89a3      	ldrh	r3, [r4, #12]
 800cfdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfe0:	81a3      	strh	r3, [r4, #12]
 800cfe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfea:	6921      	ldr	r1, [r4, #16]
 800cfec:	464a      	mov	r2, r9
 800cfee:	f7fd fce6 	bl	800a9be <memcpy>
 800cff2:	89a3      	ldrh	r3, [r4, #12]
 800cff4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cffc:	81a3      	strh	r3, [r4, #12]
 800cffe:	6126      	str	r6, [r4, #16]
 800d000:	6165      	str	r5, [r4, #20]
 800d002:	444e      	add	r6, r9
 800d004:	eba5 0509 	sub.w	r5, r5, r9
 800d008:	6026      	str	r6, [r4, #0]
 800d00a:	60a5      	str	r5, [r4, #8]
 800d00c:	463e      	mov	r6, r7
 800d00e:	42be      	cmp	r6, r7
 800d010:	d900      	bls.n	800d014 <__ssputs_r+0x86>
 800d012:	463e      	mov	r6, r7
 800d014:	6820      	ldr	r0, [r4, #0]
 800d016:	4632      	mov	r2, r6
 800d018:	4641      	mov	r1, r8
 800d01a:	f000 f96f 	bl	800d2fc <memmove>
 800d01e:	68a3      	ldr	r3, [r4, #8]
 800d020:	1b9b      	subs	r3, r3, r6
 800d022:	60a3      	str	r3, [r4, #8]
 800d024:	6823      	ldr	r3, [r4, #0]
 800d026:	4433      	add	r3, r6
 800d028:	6023      	str	r3, [r4, #0]
 800d02a:	2000      	movs	r0, #0
 800d02c:	e7db      	b.n	800cfe6 <__ssputs_r+0x58>
 800d02e:	462a      	mov	r2, r5
 800d030:	f7ff ff7e 	bl	800cf30 <_realloc_r>
 800d034:	4606      	mov	r6, r0
 800d036:	2800      	cmp	r0, #0
 800d038:	d1e1      	bne.n	800cffe <__ssputs_r+0x70>
 800d03a:	6921      	ldr	r1, [r4, #16]
 800d03c:	4650      	mov	r0, sl
 800d03e:	f7ff ff2b 	bl	800ce98 <_free_r>
 800d042:	e7c7      	b.n	800cfd4 <__ssputs_r+0x46>

0800d044 <_svfiprintf_r>:
 800d044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d048:	4698      	mov	r8, r3
 800d04a:	898b      	ldrh	r3, [r1, #12]
 800d04c:	061b      	lsls	r3, r3, #24
 800d04e:	b09d      	sub	sp, #116	; 0x74
 800d050:	4607      	mov	r7, r0
 800d052:	460d      	mov	r5, r1
 800d054:	4614      	mov	r4, r2
 800d056:	d50e      	bpl.n	800d076 <_svfiprintf_r+0x32>
 800d058:	690b      	ldr	r3, [r1, #16]
 800d05a:	b963      	cbnz	r3, 800d076 <_svfiprintf_r+0x32>
 800d05c:	2140      	movs	r1, #64	; 0x40
 800d05e:	f7fd fce5 	bl	800aa2c <_malloc_r>
 800d062:	6028      	str	r0, [r5, #0]
 800d064:	6128      	str	r0, [r5, #16]
 800d066:	b920      	cbnz	r0, 800d072 <_svfiprintf_r+0x2e>
 800d068:	230c      	movs	r3, #12
 800d06a:	603b      	str	r3, [r7, #0]
 800d06c:	f04f 30ff 	mov.w	r0, #4294967295
 800d070:	e0d1      	b.n	800d216 <_svfiprintf_r+0x1d2>
 800d072:	2340      	movs	r3, #64	; 0x40
 800d074:	616b      	str	r3, [r5, #20]
 800d076:	2300      	movs	r3, #0
 800d078:	9309      	str	r3, [sp, #36]	; 0x24
 800d07a:	2320      	movs	r3, #32
 800d07c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d080:	f8cd 800c 	str.w	r8, [sp, #12]
 800d084:	2330      	movs	r3, #48	; 0x30
 800d086:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d230 <_svfiprintf_r+0x1ec>
 800d08a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d08e:	f04f 0901 	mov.w	r9, #1
 800d092:	4623      	mov	r3, r4
 800d094:	469a      	mov	sl, r3
 800d096:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d09a:	b10a      	cbz	r2, 800d0a0 <_svfiprintf_r+0x5c>
 800d09c:	2a25      	cmp	r2, #37	; 0x25
 800d09e:	d1f9      	bne.n	800d094 <_svfiprintf_r+0x50>
 800d0a0:	ebba 0b04 	subs.w	fp, sl, r4
 800d0a4:	d00b      	beq.n	800d0be <_svfiprintf_r+0x7a>
 800d0a6:	465b      	mov	r3, fp
 800d0a8:	4622      	mov	r2, r4
 800d0aa:	4629      	mov	r1, r5
 800d0ac:	4638      	mov	r0, r7
 800d0ae:	f7ff ff6e 	bl	800cf8e <__ssputs_r>
 800d0b2:	3001      	adds	r0, #1
 800d0b4:	f000 80aa 	beq.w	800d20c <_svfiprintf_r+0x1c8>
 800d0b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ba:	445a      	add	r2, fp
 800d0bc:	9209      	str	r2, [sp, #36]	; 0x24
 800d0be:	f89a 3000 	ldrb.w	r3, [sl]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	f000 80a2 	beq.w	800d20c <_svfiprintf_r+0x1c8>
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d0ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0d2:	f10a 0a01 	add.w	sl, sl, #1
 800d0d6:	9304      	str	r3, [sp, #16]
 800d0d8:	9307      	str	r3, [sp, #28]
 800d0da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0de:	931a      	str	r3, [sp, #104]	; 0x68
 800d0e0:	4654      	mov	r4, sl
 800d0e2:	2205      	movs	r2, #5
 800d0e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0e8:	4851      	ldr	r0, [pc, #324]	; (800d230 <_svfiprintf_r+0x1ec>)
 800d0ea:	f7f3 f879 	bl	80001e0 <memchr>
 800d0ee:	9a04      	ldr	r2, [sp, #16]
 800d0f0:	b9d8      	cbnz	r0, 800d12a <_svfiprintf_r+0xe6>
 800d0f2:	06d0      	lsls	r0, r2, #27
 800d0f4:	bf44      	itt	mi
 800d0f6:	2320      	movmi	r3, #32
 800d0f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0fc:	0711      	lsls	r1, r2, #28
 800d0fe:	bf44      	itt	mi
 800d100:	232b      	movmi	r3, #43	; 0x2b
 800d102:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d106:	f89a 3000 	ldrb.w	r3, [sl]
 800d10a:	2b2a      	cmp	r3, #42	; 0x2a
 800d10c:	d015      	beq.n	800d13a <_svfiprintf_r+0xf6>
 800d10e:	9a07      	ldr	r2, [sp, #28]
 800d110:	4654      	mov	r4, sl
 800d112:	2000      	movs	r0, #0
 800d114:	f04f 0c0a 	mov.w	ip, #10
 800d118:	4621      	mov	r1, r4
 800d11a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d11e:	3b30      	subs	r3, #48	; 0x30
 800d120:	2b09      	cmp	r3, #9
 800d122:	d94e      	bls.n	800d1c2 <_svfiprintf_r+0x17e>
 800d124:	b1b0      	cbz	r0, 800d154 <_svfiprintf_r+0x110>
 800d126:	9207      	str	r2, [sp, #28]
 800d128:	e014      	b.n	800d154 <_svfiprintf_r+0x110>
 800d12a:	eba0 0308 	sub.w	r3, r0, r8
 800d12e:	fa09 f303 	lsl.w	r3, r9, r3
 800d132:	4313      	orrs	r3, r2
 800d134:	9304      	str	r3, [sp, #16]
 800d136:	46a2      	mov	sl, r4
 800d138:	e7d2      	b.n	800d0e0 <_svfiprintf_r+0x9c>
 800d13a:	9b03      	ldr	r3, [sp, #12]
 800d13c:	1d19      	adds	r1, r3, #4
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	9103      	str	r1, [sp, #12]
 800d142:	2b00      	cmp	r3, #0
 800d144:	bfbb      	ittet	lt
 800d146:	425b      	neglt	r3, r3
 800d148:	f042 0202 	orrlt.w	r2, r2, #2
 800d14c:	9307      	strge	r3, [sp, #28]
 800d14e:	9307      	strlt	r3, [sp, #28]
 800d150:	bfb8      	it	lt
 800d152:	9204      	strlt	r2, [sp, #16]
 800d154:	7823      	ldrb	r3, [r4, #0]
 800d156:	2b2e      	cmp	r3, #46	; 0x2e
 800d158:	d10c      	bne.n	800d174 <_svfiprintf_r+0x130>
 800d15a:	7863      	ldrb	r3, [r4, #1]
 800d15c:	2b2a      	cmp	r3, #42	; 0x2a
 800d15e:	d135      	bne.n	800d1cc <_svfiprintf_r+0x188>
 800d160:	9b03      	ldr	r3, [sp, #12]
 800d162:	1d1a      	adds	r2, r3, #4
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	9203      	str	r2, [sp, #12]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	bfb8      	it	lt
 800d16c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d170:	3402      	adds	r4, #2
 800d172:	9305      	str	r3, [sp, #20]
 800d174:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d240 <_svfiprintf_r+0x1fc>
 800d178:	7821      	ldrb	r1, [r4, #0]
 800d17a:	2203      	movs	r2, #3
 800d17c:	4650      	mov	r0, sl
 800d17e:	f7f3 f82f 	bl	80001e0 <memchr>
 800d182:	b140      	cbz	r0, 800d196 <_svfiprintf_r+0x152>
 800d184:	2340      	movs	r3, #64	; 0x40
 800d186:	eba0 000a 	sub.w	r0, r0, sl
 800d18a:	fa03 f000 	lsl.w	r0, r3, r0
 800d18e:	9b04      	ldr	r3, [sp, #16]
 800d190:	4303      	orrs	r3, r0
 800d192:	3401      	adds	r4, #1
 800d194:	9304      	str	r3, [sp, #16]
 800d196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d19a:	4826      	ldr	r0, [pc, #152]	; (800d234 <_svfiprintf_r+0x1f0>)
 800d19c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1a0:	2206      	movs	r2, #6
 800d1a2:	f7f3 f81d 	bl	80001e0 <memchr>
 800d1a6:	2800      	cmp	r0, #0
 800d1a8:	d038      	beq.n	800d21c <_svfiprintf_r+0x1d8>
 800d1aa:	4b23      	ldr	r3, [pc, #140]	; (800d238 <_svfiprintf_r+0x1f4>)
 800d1ac:	bb1b      	cbnz	r3, 800d1f6 <_svfiprintf_r+0x1b2>
 800d1ae:	9b03      	ldr	r3, [sp, #12]
 800d1b0:	3307      	adds	r3, #7
 800d1b2:	f023 0307 	bic.w	r3, r3, #7
 800d1b6:	3308      	adds	r3, #8
 800d1b8:	9303      	str	r3, [sp, #12]
 800d1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1bc:	4433      	add	r3, r6
 800d1be:	9309      	str	r3, [sp, #36]	; 0x24
 800d1c0:	e767      	b.n	800d092 <_svfiprintf_r+0x4e>
 800d1c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1c6:	460c      	mov	r4, r1
 800d1c8:	2001      	movs	r0, #1
 800d1ca:	e7a5      	b.n	800d118 <_svfiprintf_r+0xd4>
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	3401      	adds	r4, #1
 800d1d0:	9305      	str	r3, [sp, #20]
 800d1d2:	4619      	mov	r1, r3
 800d1d4:	f04f 0c0a 	mov.w	ip, #10
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1de:	3a30      	subs	r2, #48	; 0x30
 800d1e0:	2a09      	cmp	r2, #9
 800d1e2:	d903      	bls.n	800d1ec <_svfiprintf_r+0x1a8>
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d0c5      	beq.n	800d174 <_svfiprintf_r+0x130>
 800d1e8:	9105      	str	r1, [sp, #20]
 800d1ea:	e7c3      	b.n	800d174 <_svfiprintf_r+0x130>
 800d1ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1f0:	4604      	mov	r4, r0
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	e7f0      	b.n	800d1d8 <_svfiprintf_r+0x194>
 800d1f6:	ab03      	add	r3, sp, #12
 800d1f8:	9300      	str	r3, [sp, #0]
 800d1fa:	462a      	mov	r2, r5
 800d1fc:	4b0f      	ldr	r3, [pc, #60]	; (800d23c <_svfiprintf_r+0x1f8>)
 800d1fe:	a904      	add	r1, sp, #16
 800d200:	4638      	mov	r0, r7
 800d202:	f7fd fd27 	bl	800ac54 <_printf_float>
 800d206:	1c42      	adds	r2, r0, #1
 800d208:	4606      	mov	r6, r0
 800d20a:	d1d6      	bne.n	800d1ba <_svfiprintf_r+0x176>
 800d20c:	89ab      	ldrh	r3, [r5, #12]
 800d20e:	065b      	lsls	r3, r3, #25
 800d210:	f53f af2c 	bmi.w	800d06c <_svfiprintf_r+0x28>
 800d214:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d216:	b01d      	add	sp, #116	; 0x74
 800d218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d21c:	ab03      	add	r3, sp, #12
 800d21e:	9300      	str	r3, [sp, #0]
 800d220:	462a      	mov	r2, r5
 800d222:	4b06      	ldr	r3, [pc, #24]	; (800d23c <_svfiprintf_r+0x1f8>)
 800d224:	a904      	add	r1, sp, #16
 800d226:	4638      	mov	r0, r7
 800d228:	f7fd ffb8 	bl	800b19c <_printf_i>
 800d22c:	e7eb      	b.n	800d206 <_svfiprintf_r+0x1c2>
 800d22e:	bf00      	nop
 800d230:	0800e834 	.word	0x0800e834
 800d234:	0800e83e 	.word	0x0800e83e
 800d238:	0800ac55 	.word	0x0800ac55
 800d23c:	0800cf8f 	.word	0x0800cf8f
 800d240:	0800e83a 	.word	0x0800e83a

0800d244 <_read_r>:
 800d244:	b538      	push	{r3, r4, r5, lr}
 800d246:	4d07      	ldr	r5, [pc, #28]	; (800d264 <_read_r+0x20>)
 800d248:	4604      	mov	r4, r0
 800d24a:	4608      	mov	r0, r1
 800d24c:	4611      	mov	r1, r2
 800d24e:	2200      	movs	r2, #0
 800d250:	602a      	str	r2, [r5, #0]
 800d252:	461a      	mov	r2, r3
 800d254:	f7f5 fc28 	bl	8002aa8 <_read>
 800d258:	1c43      	adds	r3, r0, #1
 800d25a:	d102      	bne.n	800d262 <_read_r+0x1e>
 800d25c:	682b      	ldr	r3, [r5, #0]
 800d25e:	b103      	cbz	r3, 800d262 <_read_r+0x1e>
 800d260:	6023      	str	r3, [r4, #0]
 800d262:	bd38      	pop	{r3, r4, r5, pc}
 800d264:	200053b8 	.word	0x200053b8

0800d268 <strcpy>:
 800d268:	4603      	mov	r3, r0
 800d26a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d26e:	f803 2b01 	strb.w	r2, [r3], #1
 800d272:	2a00      	cmp	r2, #0
 800d274:	d1f9      	bne.n	800d26a <strcpy+0x2>
 800d276:	4770      	bx	lr

0800d278 <__assert_func>:
 800d278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d27a:	4614      	mov	r4, r2
 800d27c:	461a      	mov	r2, r3
 800d27e:	4b09      	ldr	r3, [pc, #36]	; (800d2a4 <__assert_func+0x2c>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	4605      	mov	r5, r0
 800d284:	68d8      	ldr	r0, [r3, #12]
 800d286:	b14c      	cbz	r4, 800d29c <__assert_func+0x24>
 800d288:	4b07      	ldr	r3, [pc, #28]	; (800d2a8 <__assert_func+0x30>)
 800d28a:	9100      	str	r1, [sp, #0]
 800d28c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d290:	4906      	ldr	r1, [pc, #24]	; (800d2ac <__assert_func+0x34>)
 800d292:	462b      	mov	r3, r5
 800d294:	f000 f80e 	bl	800d2b4 <fiprintf>
 800d298:	f000 fa7a 	bl	800d790 <abort>
 800d29c:	4b04      	ldr	r3, [pc, #16]	; (800d2b0 <__assert_func+0x38>)
 800d29e:	461c      	mov	r4, r3
 800d2a0:	e7f3      	b.n	800d28a <__assert_func+0x12>
 800d2a2:	bf00      	nop
 800d2a4:	20000030 	.word	0x20000030
 800d2a8:	0800e845 	.word	0x0800e845
 800d2ac:	0800e852 	.word	0x0800e852
 800d2b0:	0800e880 	.word	0x0800e880

0800d2b4 <fiprintf>:
 800d2b4:	b40e      	push	{r1, r2, r3}
 800d2b6:	b503      	push	{r0, r1, lr}
 800d2b8:	4601      	mov	r1, r0
 800d2ba:	ab03      	add	r3, sp, #12
 800d2bc:	4805      	ldr	r0, [pc, #20]	; (800d2d4 <fiprintf+0x20>)
 800d2be:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2c2:	6800      	ldr	r0, [r0, #0]
 800d2c4:	9301      	str	r3, [sp, #4]
 800d2c6:	f000 f865 	bl	800d394 <_vfiprintf_r>
 800d2ca:	b002      	add	sp, #8
 800d2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2d0:	b003      	add	sp, #12
 800d2d2:	4770      	bx	lr
 800d2d4:	20000030 	.word	0x20000030

0800d2d8 <__ascii_mbtowc>:
 800d2d8:	b082      	sub	sp, #8
 800d2da:	b901      	cbnz	r1, 800d2de <__ascii_mbtowc+0x6>
 800d2dc:	a901      	add	r1, sp, #4
 800d2de:	b142      	cbz	r2, 800d2f2 <__ascii_mbtowc+0x1a>
 800d2e0:	b14b      	cbz	r3, 800d2f6 <__ascii_mbtowc+0x1e>
 800d2e2:	7813      	ldrb	r3, [r2, #0]
 800d2e4:	600b      	str	r3, [r1, #0]
 800d2e6:	7812      	ldrb	r2, [r2, #0]
 800d2e8:	1e10      	subs	r0, r2, #0
 800d2ea:	bf18      	it	ne
 800d2ec:	2001      	movne	r0, #1
 800d2ee:	b002      	add	sp, #8
 800d2f0:	4770      	bx	lr
 800d2f2:	4610      	mov	r0, r2
 800d2f4:	e7fb      	b.n	800d2ee <__ascii_mbtowc+0x16>
 800d2f6:	f06f 0001 	mvn.w	r0, #1
 800d2fa:	e7f8      	b.n	800d2ee <__ascii_mbtowc+0x16>

0800d2fc <memmove>:
 800d2fc:	4288      	cmp	r0, r1
 800d2fe:	b510      	push	{r4, lr}
 800d300:	eb01 0402 	add.w	r4, r1, r2
 800d304:	d902      	bls.n	800d30c <memmove+0x10>
 800d306:	4284      	cmp	r4, r0
 800d308:	4623      	mov	r3, r4
 800d30a:	d807      	bhi.n	800d31c <memmove+0x20>
 800d30c:	1e43      	subs	r3, r0, #1
 800d30e:	42a1      	cmp	r1, r4
 800d310:	d008      	beq.n	800d324 <memmove+0x28>
 800d312:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d316:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d31a:	e7f8      	b.n	800d30e <memmove+0x12>
 800d31c:	4402      	add	r2, r0
 800d31e:	4601      	mov	r1, r0
 800d320:	428a      	cmp	r2, r1
 800d322:	d100      	bne.n	800d326 <memmove+0x2a>
 800d324:	bd10      	pop	{r4, pc}
 800d326:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d32a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d32e:	e7f7      	b.n	800d320 <memmove+0x24>

0800d330 <_malloc_usable_size_r>:
 800d330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d334:	1f18      	subs	r0, r3, #4
 800d336:	2b00      	cmp	r3, #0
 800d338:	bfbc      	itt	lt
 800d33a:	580b      	ldrlt	r3, [r1, r0]
 800d33c:	18c0      	addlt	r0, r0, r3
 800d33e:	4770      	bx	lr

0800d340 <__sfputc_r>:
 800d340:	6893      	ldr	r3, [r2, #8]
 800d342:	3b01      	subs	r3, #1
 800d344:	2b00      	cmp	r3, #0
 800d346:	b410      	push	{r4}
 800d348:	6093      	str	r3, [r2, #8]
 800d34a:	da08      	bge.n	800d35e <__sfputc_r+0x1e>
 800d34c:	6994      	ldr	r4, [r2, #24]
 800d34e:	42a3      	cmp	r3, r4
 800d350:	db01      	blt.n	800d356 <__sfputc_r+0x16>
 800d352:	290a      	cmp	r1, #10
 800d354:	d103      	bne.n	800d35e <__sfputc_r+0x1e>
 800d356:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d35a:	f000 b94b 	b.w	800d5f4 <__swbuf_r>
 800d35e:	6813      	ldr	r3, [r2, #0]
 800d360:	1c58      	adds	r0, r3, #1
 800d362:	6010      	str	r0, [r2, #0]
 800d364:	7019      	strb	r1, [r3, #0]
 800d366:	4608      	mov	r0, r1
 800d368:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d36c:	4770      	bx	lr

0800d36e <__sfputs_r>:
 800d36e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d370:	4606      	mov	r6, r0
 800d372:	460f      	mov	r7, r1
 800d374:	4614      	mov	r4, r2
 800d376:	18d5      	adds	r5, r2, r3
 800d378:	42ac      	cmp	r4, r5
 800d37a:	d101      	bne.n	800d380 <__sfputs_r+0x12>
 800d37c:	2000      	movs	r0, #0
 800d37e:	e007      	b.n	800d390 <__sfputs_r+0x22>
 800d380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d384:	463a      	mov	r2, r7
 800d386:	4630      	mov	r0, r6
 800d388:	f7ff ffda 	bl	800d340 <__sfputc_r>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d1f3      	bne.n	800d378 <__sfputs_r+0xa>
 800d390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d394 <_vfiprintf_r>:
 800d394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d398:	460d      	mov	r5, r1
 800d39a:	b09d      	sub	sp, #116	; 0x74
 800d39c:	4614      	mov	r4, r2
 800d39e:	4698      	mov	r8, r3
 800d3a0:	4606      	mov	r6, r0
 800d3a2:	b118      	cbz	r0, 800d3ac <_vfiprintf_r+0x18>
 800d3a4:	6983      	ldr	r3, [r0, #24]
 800d3a6:	b90b      	cbnz	r3, 800d3ac <_vfiprintf_r+0x18>
 800d3a8:	f7fd fa44 	bl	800a834 <__sinit>
 800d3ac:	4b89      	ldr	r3, [pc, #548]	; (800d5d4 <_vfiprintf_r+0x240>)
 800d3ae:	429d      	cmp	r5, r3
 800d3b0:	d11b      	bne.n	800d3ea <_vfiprintf_r+0x56>
 800d3b2:	6875      	ldr	r5, [r6, #4]
 800d3b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3b6:	07d9      	lsls	r1, r3, #31
 800d3b8:	d405      	bmi.n	800d3c6 <_vfiprintf_r+0x32>
 800d3ba:	89ab      	ldrh	r3, [r5, #12]
 800d3bc:	059a      	lsls	r2, r3, #22
 800d3be:	d402      	bmi.n	800d3c6 <_vfiprintf_r+0x32>
 800d3c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3c2:	f7fd fafa 	bl	800a9ba <__retarget_lock_acquire_recursive>
 800d3c6:	89ab      	ldrh	r3, [r5, #12]
 800d3c8:	071b      	lsls	r3, r3, #28
 800d3ca:	d501      	bpl.n	800d3d0 <_vfiprintf_r+0x3c>
 800d3cc:	692b      	ldr	r3, [r5, #16]
 800d3ce:	b9eb      	cbnz	r3, 800d40c <_vfiprintf_r+0x78>
 800d3d0:	4629      	mov	r1, r5
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	f000 f96e 	bl	800d6b4 <__swsetup_r>
 800d3d8:	b1c0      	cbz	r0, 800d40c <_vfiprintf_r+0x78>
 800d3da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3dc:	07dc      	lsls	r4, r3, #31
 800d3de:	d50e      	bpl.n	800d3fe <_vfiprintf_r+0x6a>
 800d3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e4:	b01d      	add	sp, #116	; 0x74
 800d3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ea:	4b7b      	ldr	r3, [pc, #492]	; (800d5d8 <_vfiprintf_r+0x244>)
 800d3ec:	429d      	cmp	r5, r3
 800d3ee:	d101      	bne.n	800d3f4 <_vfiprintf_r+0x60>
 800d3f0:	68b5      	ldr	r5, [r6, #8]
 800d3f2:	e7df      	b.n	800d3b4 <_vfiprintf_r+0x20>
 800d3f4:	4b79      	ldr	r3, [pc, #484]	; (800d5dc <_vfiprintf_r+0x248>)
 800d3f6:	429d      	cmp	r5, r3
 800d3f8:	bf08      	it	eq
 800d3fa:	68f5      	ldreq	r5, [r6, #12]
 800d3fc:	e7da      	b.n	800d3b4 <_vfiprintf_r+0x20>
 800d3fe:	89ab      	ldrh	r3, [r5, #12]
 800d400:	0598      	lsls	r0, r3, #22
 800d402:	d4ed      	bmi.n	800d3e0 <_vfiprintf_r+0x4c>
 800d404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d406:	f7fd fad9 	bl	800a9bc <__retarget_lock_release_recursive>
 800d40a:	e7e9      	b.n	800d3e0 <_vfiprintf_r+0x4c>
 800d40c:	2300      	movs	r3, #0
 800d40e:	9309      	str	r3, [sp, #36]	; 0x24
 800d410:	2320      	movs	r3, #32
 800d412:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d416:	f8cd 800c 	str.w	r8, [sp, #12]
 800d41a:	2330      	movs	r3, #48	; 0x30
 800d41c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d5e0 <_vfiprintf_r+0x24c>
 800d420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d424:	f04f 0901 	mov.w	r9, #1
 800d428:	4623      	mov	r3, r4
 800d42a:	469a      	mov	sl, r3
 800d42c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d430:	b10a      	cbz	r2, 800d436 <_vfiprintf_r+0xa2>
 800d432:	2a25      	cmp	r2, #37	; 0x25
 800d434:	d1f9      	bne.n	800d42a <_vfiprintf_r+0x96>
 800d436:	ebba 0b04 	subs.w	fp, sl, r4
 800d43a:	d00b      	beq.n	800d454 <_vfiprintf_r+0xc0>
 800d43c:	465b      	mov	r3, fp
 800d43e:	4622      	mov	r2, r4
 800d440:	4629      	mov	r1, r5
 800d442:	4630      	mov	r0, r6
 800d444:	f7ff ff93 	bl	800d36e <__sfputs_r>
 800d448:	3001      	adds	r0, #1
 800d44a:	f000 80aa 	beq.w	800d5a2 <_vfiprintf_r+0x20e>
 800d44e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d450:	445a      	add	r2, fp
 800d452:	9209      	str	r2, [sp, #36]	; 0x24
 800d454:	f89a 3000 	ldrb.w	r3, [sl]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	f000 80a2 	beq.w	800d5a2 <_vfiprintf_r+0x20e>
 800d45e:	2300      	movs	r3, #0
 800d460:	f04f 32ff 	mov.w	r2, #4294967295
 800d464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d468:	f10a 0a01 	add.w	sl, sl, #1
 800d46c:	9304      	str	r3, [sp, #16]
 800d46e:	9307      	str	r3, [sp, #28]
 800d470:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d474:	931a      	str	r3, [sp, #104]	; 0x68
 800d476:	4654      	mov	r4, sl
 800d478:	2205      	movs	r2, #5
 800d47a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d47e:	4858      	ldr	r0, [pc, #352]	; (800d5e0 <_vfiprintf_r+0x24c>)
 800d480:	f7f2 feae 	bl	80001e0 <memchr>
 800d484:	9a04      	ldr	r2, [sp, #16]
 800d486:	b9d8      	cbnz	r0, 800d4c0 <_vfiprintf_r+0x12c>
 800d488:	06d1      	lsls	r1, r2, #27
 800d48a:	bf44      	itt	mi
 800d48c:	2320      	movmi	r3, #32
 800d48e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d492:	0713      	lsls	r3, r2, #28
 800d494:	bf44      	itt	mi
 800d496:	232b      	movmi	r3, #43	; 0x2b
 800d498:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d49c:	f89a 3000 	ldrb.w	r3, [sl]
 800d4a0:	2b2a      	cmp	r3, #42	; 0x2a
 800d4a2:	d015      	beq.n	800d4d0 <_vfiprintf_r+0x13c>
 800d4a4:	9a07      	ldr	r2, [sp, #28]
 800d4a6:	4654      	mov	r4, sl
 800d4a8:	2000      	movs	r0, #0
 800d4aa:	f04f 0c0a 	mov.w	ip, #10
 800d4ae:	4621      	mov	r1, r4
 800d4b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4b4:	3b30      	subs	r3, #48	; 0x30
 800d4b6:	2b09      	cmp	r3, #9
 800d4b8:	d94e      	bls.n	800d558 <_vfiprintf_r+0x1c4>
 800d4ba:	b1b0      	cbz	r0, 800d4ea <_vfiprintf_r+0x156>
 800d4bc:	9207      	str	r2, [sp, #28]
 800d4be:	e014      	b.n	800d4ea <_vfiprintf_r+0x156>
 800d4c0:	eba0 0308 	sub.w	r3, r0, r8
 800d4c4:	fa09 f303 	lsl.w	r3, r9, r3
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	9304      	str	r3, [sp, #16]
 800d4cc:	46a2      	mov	sl, r4
 800d4ce:	e7d2      	b.n	800d476 <_vfiprintf_r+0xe2>
 800d4d0:	9b03      	ldr	r3, [sp, #12]
 800d4d2:	1d19      	adds	r1, r3, #4
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	9103      	str	r1, [sp, #12]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	bfbb      	ittet	lt
 800d4dc:	425b      	neglt	r3, r3
 800d4de:	f042 0202 	orrlt.w	r2, r2, #2
 800d4e2:	9307      	strge	r3, [sp, #28]
 800d4e4:	9307      	strlt	r3, [sp, #28]
 800d4e6:	bfb8      	it	lt
 800d4e8:	9204      	strlt	r2, [sp, #16]
 800d4ea:	7823      	ldrb	r3, [r4, #0]
 800d4ec:	2b2e      	cmp	r3, #46	; 0x2e
 800d4ee:	d10c      	bne.n	800d50a <_vfiprintf_r+0x176>
 800d4f0:	7863      	ldrb	r3, [r4, #1]
 800d4f2:	2b2a      	cmp	r3, #42	; 0x2a
 800d4f4:	d135      	bne.n	800d562 <_vfiprintf_r+0x1ce>
 800d4f6:	9b03      	ldr	r3, [sp, #12]
 800d4f8:	1d1a      	adds	r2, r3, #4
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	9203      	str	r2, [sp, #12]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	bfb8      	it	lt
 800d502:	f04f 33ff 	movlt.w	r3, #4294967295
 800d506:	3402      	adds	r4, #2
 800d508:	9305      	str	r3, [sp, #20]
 800d50a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d5f0 <_vfiprintf_r+0x25c>
 800d50e:	7821      	ldrb	r1, [r4, #0]
 800d510:	2203      	movs	r2, #3
 800d512:	4650      	mov	r0, sl
 800d514:	f7f2 fe64 	bl	80001e0 <memchr>
 800d518:	b140      	cbz	r0, 800d52c <_vfiprintf_r+0x198>
 800d51a:	2340      	movs	r3, #64	; 0x40
 800d51c:	eba0 000a 	sub.w	r0, r0, sl
 800d520:	fa03 f000 	lsl.w	r0, r3, r0
 800d524:	9b04      	ldr	r3, [sp, #16]
 800d526:	4303      	orrs	r3, r0
 800d528:	3401      	adds	r4, #1
 800d52a:	9304      	str	r3, [sp, #16]
 800d52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d530:	482c      	ldr	r0, [pc, #176]	; (800d5e4 <_vfiprintf_r+0x250>)
 800d532:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d536:	2206      	movs	r2, #6
 800d538:	f7f2 fe52 	bl	80001e0 <memchr>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d03f      	beq.n	800d5c0 <_vfiprintf_r+0x22c>
 800d540:	4b29      	ldr	r3, [pc, #164]	; (800d5e8 <_vfiprintf_r+0x254>)
 800d542:	bb1b      	cbnz	r3, 800d58c <_vfiprintf_r+0x1f8>
 800d544:	9b03      	ldr	r3, [sp, #12]
 800d546:	3307      	adds	r3, #7
 800d548:	f023 0307 	bic.w	r3, r3, #7
 800d54c:	3308      	adds	r3, #8
 800d54e:	9303      	str	r3, [sp, #12]
 800d550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d552:	443b      	add	r3, r7
 800d554:	9309      	str	r3, [sp, #36]	; 0x24
 800d556:	e767      	b.n	800d428 <_vfiprintf_r+0x94>
 800d558:	fb0c 3202 	mla	r2, ip, r2, r3
 800d55c:	460c      	mov	r4, r1
 800d55e:	2001      	movs	r0, #1
 800d560:	e7a5      	b.n	800d4ae <_vfiprintf_r+0x11a>
 800d562:	2300      	movs	r3, #0
 800d564:	3401      	adds	r4, #1
 800d566:	9305      	str	r3, [sp, #20]
 800d568:	4619      	mov	r1, r3
 800d56a:	f04f 0c0a 	mov.w	ip, #10
 800d56e:	4620      	mov	r0, r4
 800d570:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d574:	3a30      	subs	r2, #48	; 0x30
 800d576:	2a09      	cmp	r2, #9
 800d578:	d903      	bls.n	800d582 <_vfiprintf_r+0x1ee>
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d0c5      	beq.n	800d50a <_vfiprintf_r+0x176>
 800d57e:	9105      	str	r1, [sp, #20]
 800d580:	e7c3      	b.n	800d50a <_vfiprintf_r+0x176>
 800d582:	fb0c 2101 	mla	r1, ip, r1, r2
 800d586:	4604      	mov	r4, r0
 800d588:	2301      	movs	r3, #1
 800d58a:	e7f0      	b.n	800d56e <_vfiprintf_r+0x1da>
 800d58c:	ab03      	add	r3, sp, #12
 800d58e:	9300      	str	r3, [sp, #0]
 800d590:	462a      	mov	r2, r5
 800d592:	4b16      	ldr	r3, [pc, #88]	; (800d5ec <_vfiprintf_r+0x258>)
 800d594:	a904      	add	r1, sp, #16
 800d596:	4630      	mov	r0, r6
 800d598:	f7fd fb5c 	bl	800ac54 <_printf_float>
 800d59c:	4607      	mov	r7, r0
 800d59e:	1c78      	adds	r0, r7, #1
 800d5a0:	d1d6      	bne.n	800d550 <_vfiprintf_r+0x1bc>
 800d5a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5a4:	07d9      	lsls	r1, r3, #31
 800d5a6:	d405      	bmi.n	800d5b4 <_vfiprintf_r+0x220>
 800d5a8:	89ab      	ldrh	r3, [r5, #12]
 800d5aa:	059a      	lsls	r2, r3, #22
 800d5ac:	d402      	bmi.n	800d5b4 <_vfiprintf_r+0x220>
 800d5ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5b0:	f7fd fa04 	bl	800a9bc <__retarget_lock_release_recursive>
 800d5b4:	89ab      	ldrh	r3, [r5, #12]
 800d5b6:	065b      	lsls	r3, r3, #25
 800d5b8:	f53f af12 	bmi.w	800d3e0 <_vfiprintf_r+0x4c>
 800d5bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d5be:	e711      	b.n	800d3e4 <_vfiprintf_r+0x50>
 800d5c0:	ab03      	add	r3, sp, #12
 800d5c2:	9300      	str	r3, [sp, #0]
 800d5c4:	462a      	mov	r2, r5
 800d5c6:	4b09      	ldr	r3, [pc, #36]	; (800d5ec <_vfiprintf_r+0x258>)
 800d5c8:	a904      	add	r1, sp, #16
 800d5ca:	4630      	mov	r0, r6
 800d5cc:	f7fd fde6 	bl	800b19c <_printf_i>
 800d5d0:	e7e4      	b.n	800d59c <_vfiprintf_r+0x208>
 800d5d2:	bf00      	nop
 800d5d4:	0800e5d4 	.word	0x0800e5d4
 800d5d8:	0800e5f4 	.word	0x0800e5f4
 800d5dc:	0800e5b4 	.word	0x0800e5b4
 800d5e0:	0800e834 	.word	0x0800e834
 800d5e4:	0800e83e 	.word	0x0800e83e
 800d5e8:	0800ac55 	.word	0x0800ac55
 800d5ec:	0800d36f 	.word	0x0800d36f
 800d5f0:	0800e83a 	.word	0x0800e83a

0800d5f4 <__swbuf_r>:
 800d5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5f6:	460e      	mov	r6, r1
 800d5f8:	4614      	mov	r4, r2
 800d5fa:	4605      	mov	r5, r0
 800d5fc:	b118      	cbz	r0, 800d606 <__swbuf_r+0x12>
 800d5fe:	6983      	ldr	r3, [r0, #24]
 800d600:	b90b      	cbnz	r3, 800d606 <__swbuf_r+0x12>
 800d602:	f7fd f917 	bl	800a834 <__sinit>
 800d606:	4b21      	ldr	r3, [pc, #132]	; (800d68c <__swbuf_r+0x98>)
 800d608:	429c      	cmp	r4, r3
 800d60a:	d12b      	bne.n	800d664 <__swbuf_r+0x70>
 800d60c:	686c      	ldr	r4, [r5, #4]
 800d60e:	69a3      	ldr	r3, [r4, #24]
 800d610:	60a3      	str	r3, [r4, #8]
 800d612:	89a3      	ldrh	r3, [r4, #12]
 800d614:	071a      	lsls	r2, r3, #28
 800d616:	d52f      	bpl.n	800d678 <__swbuf_r+0x84>
 800d618:	6923      	ldr	r3, [r4, #16]
 800d61a:	b36b      	cbz	r3, 800d678 <__swbuf_r+0x84>
 800d61c:	6923      	ldr	r3, [r4, #16]
 800d61e:	6820      	ldr	r0, [r4, #0]
 800d620:	1ac0      	subs	r0, r0, r3
 800d622:	6963      	ldr	r3, [r4, #20]
 800d624:	b2f6      	uxtb	r6, r6
 800d626:	4283      	cmp	r3, r0
 800d628:	4637      	mov	r7, r6
 800d62a:	dc04      	bgt.n	800d636 <__swbuf_r+0x42>
 800d62c:	4621      	mov	r1, r4
 800d62e:	4628      	mov	r0, r5
 800d630:	f7ff f814 	bl	800c65c <_fflush_r>
 800d634:	bb30      	cbnz	r0, 800d684 <__swbuf_r+0x90>
 800d636:	68a3      	ldr	r3, [r4, #8]
 800d638:	3b01      	subs	r3, #1
 800d63a:	60a3      	str	r3, [r4, #8]
 800d63c:	6823      	ldr	r3, [r4, #0]
 800d63e:	1c5a      	adds	r2, r3, #1
 800d640:	6022      	str	r2, [r4, #0]
 800d642:	701e      	strb	r6, [r3, #0]
 800d644:	6963      	ldr	r3, [r4, #20]
 800d646:	3001      	adds	r0, #1
 800d648:	4283      	cmp	r3, r0
 800d64a:	d004      	beq.n	800d656 <__swbuf_r+0x62>
 800d64c:	89a3      	ldrh	r3, [r4, #12]
 800d64e:	07db      	lsls	r3, r3, #31
 800d650:	d506      	bpl.n	800d660 <__swbuf_r+0x6c>
 800d652:	2e0a      	cmp	r6, #10
 800d654:	d104      	bne.n	800d660 <__swbuf_r+0x6c>
 800d656:	4621      	mov	r1, r4
 800d658:	4628      	mov	r0, r5
 800d65a:	f7fe ffff 	bl	800c65c <_fflush_r>
 800d65e:	b988      	cbnz	r0, 800d684 <__swbuf_r+0x90>
 800d660:	4638      	mov	r0, r7
 800d662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d664:	4b0a      	ldr	r3, [pc, #40]	; (800d690 <__swbuf_r+0x9c>)
 800d666:	429c      	cmp	r4, r3
 800d668:	d101      	bne.n	800d66e <__swbuf_r+0x7a>
 800d66a:	68ac      	ldr	r4, [r5, #8]
 800d66c:	e7cf      	b.n	800d60e <__swbuf_r+0x1a>
 800d66e:	4b09      	ldr	r3, [pc, #36]	; (800d694 <__swbuf_r+0xa0>)
 800d670:	429c      	cmp	r4, r3
 800d672:	bf08      	it	eq
 800d674:	68ec      	ldreq	r4, [r5, #12]
 800d676:	e7ca      	b.n	800d60e <__swbuf_r+0x1a>
 800d678:	4621      	mov	r1, r4
 800d67a:	4628      	mov	r0, r5
 800d67c:	f000 f81a 	bl	800d6b4 <__swsetup_r>
 800d680:	2800      	cmp	r0, #0
 800d682:	d0cb      	beq.n	800d61c <__swbuf_r+0x28>
 800d684:	f04f 37ff 	mov.w	r7, #4294967295
 800d688:	e7ea      	b.n	800d660 <__swbuf_r+0x6c>
 800d68a:	bf00      	nop
 800d68c:	0800e5d4 	.word	0x0800e5d4
 800d690:	0800e5f4 	.word	0x0800e5f4
 800d694:	0800e5b4 	.word	0x0800e5b4

0800d698 <__ascii_wctomb>:
 800d698:	b149      	cbz	r1, 800d6ae <__ascii_wctomb+0x16>
 800d69a:	2aff      	cmp	r2, #255	; 0xff
 800d69c:	bf85      	ittet	hi
 800d69e:	238a      	movhi	r3, #138	; 0x8a
 800d6a0:	6003      	strhi	r3, [r0, #0]
 800d6a2:	700a      	strbls	r2, [r1, #0]
 800d6a4:	f04f 30ff 	movhi.w	r0, #4294967295
 800d6a8:	bf98      	it	ls
 800d6aa:	2001      	movls	r0, #1
 800d6ac:	4770      	bx	lr
 800d6ae:	4608      	mov	r0, r1
 800d6b0:	4770      	bx	lr
	...

0800d6b4 <__swsetup_r>:
 800d6b4:	4b32      	ldr	r3, [pc, #200]	; (800d780 <__swsetup_r+0xcc>)
 800d6b6:	b570      	push	{r4, r5, r6, lr}
 800d6b8:	681d      	ldr	r5, [r3, #0]
 800d6ba:	4606      	mov	r6, r0
 800d6bc:	460c      	mov	r4, r1
 800d6be:	b125      	cbz	r5, 800d6ca <__swsetup_r+0x16>
 800d6c0:	69ab      	ldr	r3, [r5, #24]
 800d6c2:	b913      	cbnz	r3, 800d6ca <__swsetup_r+0x16>
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	f7fd f8b5 	bl	800a834 <__sinit>
 800d6ca:	4b2e      	ldr	r3, [pc, #184]	; (800d784 <__swsetup_r+0xd0>)
 800d6cc:	429c      	cmp	r4, r3
 800d6ce:	d10f      	bne.n	800d6f0 <__swsetup_r+0x3c>
 800d6d0:	686c      	ldr	r4, [r5, #4]
 800d6d2:	89a3      	ldrh	r3, [r4, #12]
 800d6d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d6d8:	0719      	lsls	r1, r3, #28
 800d6da:	d42c      	bmi.n	800d736 <__swsetup_r+0x82>
 800d6dc:	06dd      	lsls	r5, r3, #27
 800d6de:	d411      	bmi.n	800d704 <__swsetup_r+0x50>
 800d6e0:	2309      	movs	r3, #9
 800d6e2:	6033      	str	r3, [r6, #0]
 800d6e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d6e8:	81a3      	strh	r3, [r4, #12]
 800d6ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ee:	e03e      	b.n	800d76e <__swsetup_r+0xba>
 800d6f0:	4b25      	ldr	r3, [pc, #148]	; (800d788 <__swsetup_r+0xd4>)
 800d6f2:	429c      	cmp	r4, r3
 800d6f4:	d101      	bne.n	800d6fa <__swsetup_r+0x46>
 800d6f6:	68ac      	ldr	r4, [r5, #8]
 800d6f8:	e7eb      	b.n	800d6d2 <__swsetup_r+0x1e>
 800d6fa:	4b24      	ldr	r3, [pc, #144]	; (800d78c <__swsetup_r+0xd8>)
 800d6fc:	429c      	cmp	r4, r3
 800d6fe:	bf08      	it	eq
 800d700:	68ec      	ldreq	r4, [r5, #12]
 800d702:	e7e6      	b.n	800d6d2 <__swsetup_r+0x1e>
 800d704:	0758      	lsls	r0, r3, #29
 800d706:	d512      	bpl.n	800d72e <__swsetup_r+0x7a>
 800d708:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d70a:	b141      	cbz	r1, 800d71e <__swsetup_r+0x6a>
 800d70c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d710:	4299      	cmp	r1, r3
 800d712:	d002      	beq.n	800d71a <__swsetup_r+0x66>
 800d714:	4630      	mov	r0, r6
 800d716:	f7ff fbbf 	bl	800ce98 <_free_r>
 800d71a:	2300      	movs	r3, #0
 800d71c:	6363      	str	r3, [r4, #52]	; 0x34
 800d71e:	89a3      	ldrh	r3, [r4, #12]
 800d720:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d724:	81a3      	strh	r3, [r4, #12]
 800d726:	2300      	movs	r3, #0
 800d728:	6063      	str	r3, [r4, #4]
 800d72a:	6923      	ldr	r3, [r4, #16]
 800d72c:	6023      	str	r3, [r4, #0]
 800d72e:	89a3      	ldrh	r3, [r4, #12]
 800d730:	f043 0308 	orr.w	r3, r3, #8
 800d734:	81a3      	strh	r3, [r4, #12]
 800d736:	6923      	ldr	r3, [r4, #16]
 800d738:	b94b      	cbnz	r3, 800d74e <__swsetup_r+0x9a>
 800d73a:	89a3      	ldrh	r3, [r4, #12]
 800d73c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d744:	d003      	beq.n	800d74e <__swsetup_r+0x9a>
 800d746:	4621      	mov	r1, r4
 800d748:	4630      	mov	r0, r6
 800d74a:	f000 f84d 	bl	800d7e8 <__smakebuf_r>
 800d74e:	89a0      	ldrh	r0, [r4, #12]
 800d750:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d754:	f010 0301 	ands.w	r3, r0, #1
 800d758:	d00a      	beq.n	800d770 <__swsetup_r+0xbc>
 800d75a:	2300      	movs	r3, #0
 800d75c:	60a3      	str	r3, [r4, #8]
 800d75e:	6963      	ldr	r3, [r4, #20]
 800d760:	425b      	negs	r3, r3
 800d762:	61a3      	str	r3, [r4, #24]
 800d764:	6923      	ldr	r3, [r4, #16]
 800d766:	b943      	cbnz	r3, 800d77a <__swsetup_r+0xc6>
 800d768:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d76c:	d1ba      	bne.n	800d6e4 <__swsetup_r+0x30>
 800d76e:	bd70      	pop	{r4, r5, r6, pc}
 800d770:	0781      	lsls	r1, r0, #30
 800d772:	bf58      	it	pl
 800d774:	6963      	ldrpl	r3, [r4, #20]
 800d776:	60a3      	str	r3, [r4, #8]
 800d778:	e7f4      	b.n	800d764 <__swsetup_r+0xb0>
 800d77a:	2000      	movs	r0, #0
 800d77c:	e7f7      	b.n	800d76e <__swsetup_r+0xba>
 800d77e:	bf00      	nop
 800d780:	20000030 	.word	0x20000030
 800d784:	0800e5d4 	.word	0x0800e5d4
 800d788:	0800e5f4 	.word	0x0800e5f4
 800d78c:	0800e5b4 	.word	0x0800e5b4

0800d790 <abort>:
 800d790:	b508      	push	{r3, lr}
 800d792:	2006      	movs	r0, #6
 800d794:	f000 f890 	bl	800d8b8 <raise>
 800d798:	2001      	movs	r0, #1
 800d79a:	f7f5 f97b 	bl	8002a94 <_exit>

0800d79e <__swhatbuf_r>:
 800d79e:	b570      	push	{r4, r5, r6, lr}
 800d7a0:	460e      	mov	r6, r1
 800d7a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a6:	2900      	cmp	r1, #0
 800d7a8:	b096      	sub	sp, #88	; 0x58
 800d7aa:	4614      	mov	r4, r2
 800d7ac:	461d      	mov	r5, r3
 800d7ae:	da08      	bge.n	800d7c2 <__swhatbuf_r+0x24>
 800d7b0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	602a      	str	r2, [r5, #0]
 800d7b8:	061a      	lsls	r2, r3, #24
 800d7ba:	d410      	bmi.n	800d7de <__swhatbuf_r+0x40>
 800d7bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7c0:	e00e      	b.n	800d7e0 <__swhatbuf_r+0x42>
 800d7c2:	466a      	mov	r2, sp
 800d7c4:	f000 f894 	bl	800d8f0 <_fstat_r>
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	dbf1      	blt.n	800d7b0 <__swhatbuf_r+0x12>
 800d7cc:	9a01      	ldr	r2, [sp, #4]
 800d7ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d7d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d7d6:	425a      	negs	r2, r3
 800d7d8:	415a      	adcs	r2, r3
 800d7da:	602a      	str	r2, [r5, #0]
 800d7dc:	e7ee      	b.n	800d7bc <__swhatbuf_r+0x1e>
 800d7de:	2340      	movs	r3, #64	; 0x40
 800d7e0:	2000      	movs	r0, #0
 800d7e2:	6023      	str	r3, [r4, #0]
 800d7e4:	b016      	add	sp, #88	; 0x58
 800d7e6:	bd70      	pop	{r4, r5, r6, pc}

0800d7e8 <__smakebuf_r>:
 800d7e8:	898b      	ldrh	r3, [r1, #12]
 800d7ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d7ec:	079d      	lsls	r5, r3, #30
 800d7ee:	4606      	mov	r6, r0
 800d7f0:	460c      	mov	r4, r1
 800d7f2:	d507      	bpl.n	800d804 <__smakebuf_r+0x1c>
 800d7f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d7f8:	6023      	str	r3, [r4, #0]
 800d7fa:	6123      	str	r3, [r4, #16]
 800d7fc:	2301      	movs	r3, #1
 800d7fe:	6163      	str	r3, [r4, #20]
 800d800:	b002      	add	sp, #8
 800d802:	bd70      	pop	{r4, r5, r6, pc}
 800d804:	ab01      	add	r3, sp, #4
 800d806:	466a      	mov	r2, sp
 800d808:	f7ff ffc9 	bl	800d79e <__swhatbuf_r>
 800d80c:	9900      	ldr	r1, [sp, #0]
 800d80e:	4605      	mov	r5, r0
 800d810:	4630      	mov	r0, r6
 800d812:	f7fd f90b 	bl	800aa2c <_malloc_r>
 800d816:	b948      	cbnz	r0, 800d82c <__smakebuf_r+0x44>
 800d818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d81c:	059a      	lsls	r2, r3, #22
 800d81e:	d4ef      	bmi.n	800d800 <__smakebuf_r+0x18>
 800d820:	f023 0303 	bic.w	r3, r3, #3
 800d824:	f043 0302 	orr.w	r3, r3, #2
 800d828:	81a3      	strh	r3, [r4, #12]
 800d82a:	e7e3      	b.n	800d7f4 <__smakebuf_r+0xc>
 800d82c:	4b0d      	ldr	r3, [pc, #52]	; (800d864 <__smakebuf_r+0x7c>)
 800d82e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d830:	89a3      	ldrh	r3, [r4, #12]
 800d832:	6020      	str	r0, [r4, #0]
 800d834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d838:	81a3      	strh	r3, [r4, #12]
 800d83a:	9b00      	ldr	r3, [sp, #0]
 800d83c:	6163      	str	r3, [r4, #20]
 800d83e:	9b01      	ldr	r3, [sp, #4]
 800d840:	6120      	str	r0, [r4, #16]
 800d842:	b15b      	cbz	r3, 800d85c <__smakebuf_r+0x74>
 800d844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d848:	4630      	mov	r0, r6
 800d84a:	f000 f863 	bl	800d914 <_isatty_r>
 800d84e:	b128      	cbz	r0, 800d85c <__smakebuf_r+0x74>
 800d850:	89a3      	ldrh	r3, [r4, #12]
 800d852:	f023 0303 	bic.w	r3, r3, #3
 800d856:	f043 0301 	orr.w	r3, r3, #1
 800d85a:	81a3      	strh	r3, [r4, #12]
 800d85c:	89a0      	ldrh	r0, [r4, #12]
 800d85e:	4305      	orrs	r5, r0
 800d860:	81a5      	strh	r5, [r4, #12]
 800d862:	e7cd      	b.n	800d800 <__smakebuf_r+0x18>
 800d864:	0800a7cd 	.word	0x0800a7cd

0800d868 <_raise_r>:
 800d868:	291f      	cmp	r1, #31
 800d86a:	b538      	push	{r3, r4, r5, lr}
 800d86c:	4604      	mov	r4, r0
 800d86e:	460d      	mov	r5, r1
 800d870:	d904      	bls.n	800d87c <_raise_r+0x14>
 800d872:	2316      	movs	r3, #22
 800d874:	6003      	str	r3, [r0, #0]
 800d876:	f04f 30ff 	mov.w	r0, #4294967295
 800d87a:	bd38      	pop	{r3, r4, r5, pc}
 800d87c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d87e:	b112      	cbz	r2, 800d886 <_raise_r+0x1e>
 800d880:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d884:	b94b      	cbnz	r3, 800d89a <_raise_r+0x32>
 800d886:	4620      	mov	r0, r4
 800d888:	f000 f830 	bl	800d8ec <_getpid_r>
 800d88c:	462a      	mov	r2, r5
 800d88e:	4601      	mov	r1, r0
 800d890:	4620      	mov	r0, r4
 800d892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d896:	f000 b817 	b.w	800d8c8 <_kill_r>
 800d89a:	2b01      	cmp	r3, #1
 800d89c:	d00a      	beq.n	800d8b4 <_raise_r+0x4c>
 800d89e:	1c59      	adds	r1, r3, #1
 800d8a0:	d103      	bne.n	800d8aa <_raise_r+0x42>
 800d8a2:	2316      	movs	r3, #22
 800d8a4:	6003      	str	r3, [r0, #0]
 800d8a6:	2001      	movs	r0, #1
 800d8a8:	e7e7      	b.n	800d87a <_raise_r+0x12>
 800d8aa:	2400      	movs	r4, #0
 800d8ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	4798      	blx	r3
 800d8b4:	2000      	movs	r0, #0
 800d8b6:	e7e0      	b.n	800d87a <_raise_r+0x12>

0800d8b8 <raise>:
 800d8b8:	4b02      	ldr	r3, [pc, #8]	; (800d8c4 <raise+0xc>)
 800d8ba:	4601      	mov	r1, r0
 800d8bc:	6818      	ldr	r0, [r3, #0]
 800d8be:	f7ff bfd3 	b.w	800d868 <_raise_r>
 800d8c2:	bf00      	nop
 800d8c4:	20000030 	.word	0x20000030

0800d8c8 <_kill_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	4d07      	ldr	r5, [pc, #28]	; (800d8e8 <_kill_r+0x20>)
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	4604      	mov	r4, r0
 800d8d0:	4608      	mov	r0, r1
 800d8d2:	4611      	mov	r1, r2
 800d8d4:	602b      	str	r3, [r5, #0]
 800d8d6:	f7f5 f8cd 	bl	8002a74 <_kill>
 800d8da:	1c43      	adds	r3, r0, #1
 800d8dc:	d102      	bne.n	800d8e4 <_kill_r+0x1c>
 800d8de:	682b      	ldr	r3, [r5, #0]
 800d8e0:	b103      	cbz	r3, 800d8e4 <_kill_r+0x1c>
 800d8e2:	6023      	str	r3, [r4, #0]
 800d8e4:	bd38      	pop	{r3, r4, r5, pc}
 800d8e6:	bf00      	nop
 800d8e8:	200053b8 	.word	0x200053b8

0800d8ec <_getpid_r>:
 800d8ec:	f7f5 b8ba 	b.w	8002a64 <_getpid>

0800d8f0 <_fstat_r>:
 800d8f0:	b538      	push	{r3, r4, r5, lr}
 800d8f2:	4d07      	ldr	r5, [pc, #28]	; (800d910 <_fstat_r+0x20>)
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	4604      	mov	r4, r0
 800d8f8:	4608      	mov	r0, r1
 800d8fa:	4611      	mov	r1, r2
 800d8fc:	602b      	str	r3, [r5, #0]
 800d8fe:	f7f5 f918 	bl	8002b32 <_fstat>
 800d902:	1c43      	adds	r3, r0, #1
 800d904:	d102      	bne.n	800d90c <_fstat_r+0x1c>
 800d906:	682b      	ldr	r3, [r5, #0]
 800d908:	b103      	cbz	r3, 800d90c <_fstat_r+0x1c>
 800d90a:	6023      	str	r3, [r4, #0]
 800d90c:	bd38      	pop	{r3, r4, r5, pc}
 800d90e:	bf00      	nop
 800d910:	200053b8 	.word	0x200053b8

0800d914 <_isatty_r>:
 800d914:	b538      	push	{r3, r4, r5, lr}
 800d916:	4d06      	ldr	r5, [pc, #24]	; (800d930 <_isatty_r+0x1c>)
 800d918:	2300      	movs	r3, #0
 800d91a:	4604      	mov	r4, r0
 800d91c:	4608      	mov	r0, r1
 800d91e:	602b      	str	r3, [r5, #0]
 800d920:	f7f5 f917 	bl	8002b52 <_isatty>
 800d924:	1c43      	adds	r3, r0, #1
 800d926:	d102      	bne.n	800d92e <_isatty_r+0x1a>
 800d928:	682b      	ldr	r3, [r5, #0]
 800d92a:	b103      	cbz	r3, 800d92e <_isatty_r+0x1a>
 800d92c:	6023      	str	r3, [r4, #0]
 800d92e:	bd38      	pop	{r3, r4, r5, pc}
 800d930:	200053b8 	.word	0x200053b8

0800d934 <round>:
 800d934:	ec51 0b10 	vmov	r0, r1, d0
 800d938:	b570      	push	{r4, r5, r6, lr}
 800d93a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800d93e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800d942:	2c13      	cmp	r4, #19
 800d944:	ee10 2a10 	vmov	r2, s0
 800d948:	460b      	mov	r3, r1
 800d94a:	dc19      	bgt.n	800d980 <round+0x4c>
 800d94c:	2c00      	cmp	r4, #0
 800d94e:	da09      	bge.n	800d964 <round+0x30>
 800d950:	3401      	adds	r4, #1
 800d952:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d956:	d103      	bne.n	800d960 <round+0x2c>
 800d958:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d95c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d960:	2200      	movs	r2, #0
 800d962:	e028      	b.n	800d9b6 <round+0x82>
 800d964:	4d15      	ldr	r5, [pc, #84]	; (800d9bc <round+0x88>)
 800d966:	4125      	asrs	r5, r4
 800d968:	ea01 0605 	and.w	r6, r1, r5
 800d96c:	4332      	orrs	r2, r6
 800d96e:	d00e      	beq.n	800d98e <round+0x5a>
 800d970:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d974:	fa42 f404 	asr.w	r4, r2, r4
 800d978:	4423      	add	r3, r4
 800d97a:	ea23 0305 	bic.w	r3, r3, r5
 800d97e:	e7ef      	b.n	800d960 <round+0x2c>
 800d980:	2c33      	cmp	r4, #51	; 0x33
 800d982:	dd07      	ble.n	800d994 <round+0x60>
 800d984:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800d988:	d101      	bne.n	800d98e <round+0x5a>
 800d98a:	f7f2 fc7f 	bl	800028c <__adddf3>
 800d98e:	ec41 0b10 	vmov	d0, r0, r1
 800d992:	bd70      	pop	{r4, r5, r6, pc}
 800d994:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800d998:	f04f 35ff 	mov.w	r5, #4294967295
 800d99c:	40f5      	lsrs	r5, r6
 800d99e:	4228      	tst	r0, r5
 800d9a0:	d0f5      	beq.n	800d98e <round+0x5a>
 800d9a2:	2101      	movs	r1, #1
 800d9a4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800d9a8:	fa01 f404 	lsl.w	r4, r1, r4
 800d9ac:	1912      	adds	r2, r2, r4
 800d9ae:	bf28      	it	cs
 800d9b0:	185b      	addcs	r3, r3, r1
 800d9b2:	ea22 0205 	bic.w	r2, r2, r5
 800d9b6:	4619      	mov	r1, r3
 800d9b8:	4610      	mov	r0, r2
 800d9ba:	e7e8      	b.n	800d98e <round+0x5a>
 800d9bc:	000fffff 	.word	0x000fffff

0800d9c0 <_init>:
 800d9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9c2:	bf00      	nop
 800d9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9c6:	bc08      	pop	{r3}
 800d9c8:	469e      	mov	lr, r3
 800d9ca:	4770      	bx	lr

0800d9cc <_fini>:
 800d9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ce:	bf00      	nop
 800d9d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9d2:	bc08      	pop	{r3}
 800d9d4:	469e      	mov	lr, r3
 800d9d6:	4770      	bx	lr
