Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 12:03:50 2020
| Host         : DESKTOP-MDJ4TOO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (207)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: uartSystem/baudrate_gen/baud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (207)
--------------------------------------------------
 There are 207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.057        0.000                      0                  138        0.187        0.000                      0                  138        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.057        0.000                      0                  138        0.187        0.000                      0                  138        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.856ns (15.653%)  route 4.613ns (84.347%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.758    10.554    vga_sync_unit/v_count_reg0
    SLICE_X31Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.443    14.784    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X31Y9          FDRE (Setup_fdre_C_CE)      -0.413    14.611    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uartSystem/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartSystem/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.481ns (45.618%)  route 2.958ns (54.382%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.560     5.081    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uartSystem/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    uartSystem/baudrate_gen/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  uartSystem/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    uartSystem/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  uartSystem/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    uartSystem/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  uartSystem/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    uartSystem/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  uartSystem/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uartSystem/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  uartSystem/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    uartSystem/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  uartSystem/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    uartSystem/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  uartSystem/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    uartSystem/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  uartSystem/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    uartSystem/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  uartSystem/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.561     9.351    uartSystem/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.475 r  uartSystem/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.045    10.520    uartSystem/baudrate_gen/clear
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.440    14.781    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    uartSystem/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uartSystem/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartSystem/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.481ns (45.618%)  route 2.958ns (54.382%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.560     5.081    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uartSystem/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    uartSystem/baudrate_gen/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  uartSystem/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    uartSystem/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  uartSystem/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    uartSystem/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  uartSystem/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    uartSystem/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  uartSystem/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uartSystem/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  uartSystem/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    uartSystem/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  uartSystem/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    uartSystem/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  uartSystem/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    uartSystem/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  uartSystem/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    uartSystem/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  uartSystem/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.561     9.351    uartSystem/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.475 r  uartSystem/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.045    10.520    uartSystem/baudrate_gen/clear
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.440    14.781    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    uartSystem/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uartSystem/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartSystem/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.481ns (45.618%)  route 2.958ns (54.382%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.560     5.081    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uartSystem/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    uartSystem/baudrate_gen/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  uartSystem/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    uartSystem/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  uartSystem/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    uartSystem/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  uartSystem/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    uartSystem/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  uartSystem/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uartSystem/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  uartSystem/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    uartSystem/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  uartSystem/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    uartSystem/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  uartSystem/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    uartSystem/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  uartSystem/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    uartSystem/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  uartSystem/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.561     9.351    uartSystem/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.475 r  uartSystem/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.045    10.520    uartSystem/baudrate_gen/clear
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.440    14.781    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    uartSystem/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 uartSystem/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartSystem/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.481ns (45.618%)  route 2.958ns (54.382%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.560     5.081    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uartSystem/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    uartSystem/baudrate_gen/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  uartSystem/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    uartSystem/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  uartSystem/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    uartSystem/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  uartSystem/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    uartSystem/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  uartSystem/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uartSystem/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  uartSystem/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    uartSystem/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  uartSystem/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    uartSystem/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  uartSystem/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    uartSystem/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  uartSystem/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    uartSystem/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  uartSystem/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.561     9.351    uartSystem/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.475 r  uartSystem/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.045    10.520    uartSystem/baudrate_gen/clear
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.440    14.781    uartSystem/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uartSystem/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    uartSystem/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.856ns (15.866%)  route 4.539ns (84.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.685    10.481    vga_sync_unit/v_count_reg0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y10         FDRE (Setup_fdre_C_CE)      -0.413    14.598    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.856ns (15.866%)  route 4.539ns (84.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.685    10.481    vga_sync_unit/v_count_reg0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y10         FDRE (Setup_fdre_C_CE)      -0.413    14.598    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.856ns (15.866%)  route 4.539ns (84.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.685    10.481    vga_sync_unit/v_count_reg0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y10         FDRE (Setup_fdre_C_CE)      -0.413    14.598    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.856ns (15.866%)  route 4.539ns (84.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.685    10.481    vga_sync_unit/v_count_reg0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y10         FDRE (Setup_fdre_C_CE)      -0.413    14.598    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.856ns (15.866%)  route 4.539ns (84.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=94, routed)          1.927     7.468    vga_sync_unit/A[0]
    SLICE_X15Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.592 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=12, routed)          0.459     8.052    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.176 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=13, routed)          1.468     9.644    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.152     9.796 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.685    10.481    vga_sync_unit/v_count_reg0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y10         FDRE (Setup_fdre_C_CE)      -0.413    14.598    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=40, routed)          0.134     1.722    vga_sync_unit/x[5]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  vga_sync_unit/h_count_reg[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.767    vga_sync_unit/h_count_reg[7]_rep__0_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep__0/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.120     1.580    vga_sync_unit/h_count_reg_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_sync_unit/h_count_reg_reg[7]_rep/Q
                         net (fo=96, routed)          0.084     1.696    vga_sync_unit/h_count_reg_reg[7]_rep_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.741 r  vga_sync_unit/h_count_reg[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.741    vga_sync_unit/h_count_reg[5]_rep__0_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__0/C
                         clock pessimism             -0.501     1.460    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.092     1.552    vga_sync_unit/h_count_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_sync_unit/h_count_reg_reg[7]_rep/Q
                         net (fo=96, routed)          0.085     1.697    vga_sync_unit/h_count_reg_reg[7]_rep_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.742    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.091     1.551    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.205%)  route 0.107ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=83, routed)          0.107     1.718    vga_sync_unit/x[9]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  vga_sync_unit/h_count_reg[5]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga_sync_unit/h_count_reg[5]_rep__1_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__1/C
                         clock pessimism             -0.501     1.460    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.092     1.552    vga_sync_unit/h_count_reg_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.169     1.757    vga_sync_unit/x[6]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  vga_sync_unit/h_count_reg[7]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_sync_unit/h_count_reg[7]_rep_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.121     1.581    vga_sync_unit/h_count_reg_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.361%)  route 0.155ns (42.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_sync_unit/h_count_reg_reg[7]_rep/Q
                         net (fo=96, routed)          0.155     1.766    vga_sync_unit/h_count_reg_reg[7]_rep_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  vga_sync_unit/h_count_reg[5]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.811    vga_sync_unit/h_count_reg[5]_rep_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.120     1.583    vga_sync_unit/h_count_reg_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.266%)  route 0.131ns (34.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=126, routed)         0.131     1.726    vga_sync_unit/x[8]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.098     1.824 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.824    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     1.961    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.121     1.568    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.773%)  route 0.168ns (44.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=37, routed)          0.168     1.776    vga_sync_unit/v_count_reg_reg[8]_0[2]
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.048     1.824 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.105     1.566    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.246ns (63.682%)  route 0.140ns (36.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.140     1.732    vga_sync_unit/v_count_reg_reg[8]_0[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.098     1.830 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X29Y10         FDRE (Hold_fdre_C_D)         0.092     1.572    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.187ns (44.059%)  route 0.237ns (55.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=31, routed)          0.237     1.823    vga_sync_unit/v_count_reg_reg[8]_0[1]
    SLICE_X30Y10         LUT5 (Prop_lut5_I2_O)        0.046     1.869 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.957    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.131     1.610    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   uartSystem/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   uartSystem/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   uartSystem/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   uartSystem/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   uartSystem/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   uartSystem/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   uartSystem/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   uartSystem/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   uartSystem/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   uartSystem/baudrate_gen/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   uartSystem/baudrate_gen/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   uartSystem/baudrate_gen/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   uartSystem/baudrate_gen/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   vga_sync_unit/h_count_reg_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   vga_sync_unit/h_count_reg_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   vga_sync_unit/h_count_reg_reg[3]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   uartSystem/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   uartSystem/baudrate_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   uartSystem/baudrate_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   uartSystem/baudrate_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   vga_sync_unit/h_count_reg_reg[2]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   vga_sync_unit/pixel_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   vga_sync_unit/pixel_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   vga_sync_unit/vsync_reg_reg/C



