-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
--Michael Sarlo
--lab 1
--8/23/16
--single bit adder
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
entity full_adder_single_bit_beh is
    port(
    a       : in std_logic;
    b       : in std_logic;
    cin     : in std_logic;
    sum     : out std_logic;
    cout    : out std_logic;
    );
end full_adder_single_bit_beh;

architecture arch of full_adder_single_bit_beh is
begin
    sum <= (a xor b) xor cin;
    cout <= (a and b) or (b and cin) or (cin and a);
end arch;