Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 15:53:14 2022
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riconoscitore_seq_button_timing_summary_routed.rpt -pb riconoscitore_seq_button_timing_summary_routed.pb -rpx riconoscitore_seq_button_timing_summary_routed.rpx -warn_on_violation
| Design       : riconoscitore_seq_button
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.881        0.000                      0                  202        0.104        0.000                      0                  202        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.881        0.000                      0                  202        0.104        0.000                      0                  202        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.120ns (24.697%)  route 3.415ns (75.303%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.832     9.847    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.590    15.012    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[10]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncer2/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.120ns (24.697%)  route 3.415ns (75.303%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.832     9.847    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.590    15.012    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[11]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncer2/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.120ns (24.697%)  route 3.415ns (75.303%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.832     9.847    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.590    15.012    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[12]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncer2/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.120ns (24.697%)  route 3.415ns (75.303%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.832     9.847    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.590    15.012    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[9]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncer2/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.120ns (25.610%)  route 3.253ns (74.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.671     9.686    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.589    15.011    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    debouncer2/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.120ns (25.610%)  route 3.253ns (74.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.671     9.686    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.589    15.011    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    debouncer2/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.120ns (25.610%)  route 3.253ns (74.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.671     9.686    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.589    15.011    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    debouncer2/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.120ns (25.610%)  route 3.253ns (74.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.671     9.686    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.589    15.011    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  debouncer2/deb.count_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    debouncer2/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.120ns (26.154%)  route 3.162ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.580     9.595    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.606    15.029    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    debouncer2/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 debouncer2/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.120ns (26.154%)  route 3.162ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.312    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  debouncer2/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  debouncer2/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.806     6.636    debouncer2/sel0__0[20]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  debouncer2/deb.count[31]_i_7__0/O
                         net (fo=2, routed)           0.826     7.586    debouncer2/deb.count[31]_i_7__0_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.152     7.738 f  debouncer2/deb.count[31]_i_3__0/O
                         net (fo=2, routed)           0.951     8.689    debouncer2/deb.count[31]_i_3__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.326     9.015 r  debouncer2/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.580     9.595    debouncer2/deb.count[31]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.606    15.029    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    debouncer2/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  debouncer1/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.000    debouncer1/data0[9]
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  debouncer1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.011    debouncer1/data0[11]
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 debouncer2/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.718%)  route 0.307ns (62.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.599     1.518    debouncer2/clock_in_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  debouncer2/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debouncer2/BTN_state_reg/Q
                         net (fo=4, routed)           0.307     1.967    debouncer2/BTN_state
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.045     2.012 r  debouncer2/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    debouncer2/deb.count[0]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  debouncer2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.878     2.043    debouncer2/clock_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debouncer2/deb.count_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     1.888    debouncer2/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 debouncer2/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  debouncer2/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.814    debouncer2/sel0__0[3]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  debouncer2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.970    debouncer2/count0_carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  debouncer2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.011    debouncer2/count0_carry__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  debouncer2/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.064    debouncer2/count0_carry__1_n_7
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    debouncer2/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  debouncer1/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.036    debouncer1/data0[10]
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  debouncer1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.036    debouncer1/data0[12]
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  debouncer1/deb.count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  debouncer1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.985    debouncer1/count0_carry__1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  debouncer1/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.039    debouncer1/data0[13]
    SLICE_X1Y101         FDRE                                         r  debouncer1/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  debouncer1/deb.count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debouncer2/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  debouncer2/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.814    debouncer2/sel0__0[3]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  debouncer2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.970    debouncer2/count0_carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  debouncer2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.011    debouncer2/count0_carry__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.077 r  debouncer2/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.077    debouncer2/count0_carry__1_n_5
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  debouncer2/deb.count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    debouncer2/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debouncer2/deb.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.254ns (49.639%)  route 0.258ns (50.361%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer2/clock_in_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  debouncer2/deb.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  debouncer2/deb.count_reg[1]/Q
                         net (fo=2, routed)           0.093     1.782    debouncer2/sel0__0[1]
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.827 r  debouncer2/deb.count[31]_i_5__0/O
                         net (fo=3, routed)           0.164     1.991    debouncer2/deb.count[31]_i_5__0_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.036 r  debouncer2/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     2.036    debouncer2/BTN_state_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  debouncer2/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer2/clock_in_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  debouncer2/BTN_state_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.882    debouncer2/BTN_state_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.605     1.524    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  debouncer1/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer1/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    debouncer1/sel0[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  debouncer1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    debouncer1/count0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  debouncer1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.985    debouncer1/count0_carry__1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  debouncer1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.050    debouncer1/data0[15]
    SLICE_X1Y101         FDRE                                         r  debouncer1/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    debouncer1/clock_in_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  debouncer1/deb.count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    debouncer1/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    debouncer1/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    debouncer1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     debouncer1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    debouncer1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    debouncer1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    debouncer1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debouncer1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debouncer1/deb.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debouncer1/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    riconoscitore/last_read1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    riconoscitore/last_read2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    riconoscitore/led_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    riconoscitore/m_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    riconoscitore/stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    riconoscitore/stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    riconoscitore/stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    debouncer1/BTN_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    debouncer1/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    debouncer1/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    debouncer1/BTN_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    debouncer1/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     debouncer1/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    debouncer1/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    debouncer1/deb.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    debouncer1/deb.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debouncer1/deb.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debouncer1/deb.count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debouncer1/deb.count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debouncer1/deb.count_reg[16]/C



