

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'
================================================================
* Date:           Sat Dec 17 00:28:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    24579|  30.000 ns|  0.246 ms|    3|  24579|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_966_4  |        1|    24577|         7|          6|          6|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_12 = alloca i32 1"   --->   Operation 11 'alloca' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_13 = alloca i32 1"   --->   Operation 12 'alloca' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169"   --->   Operation 13 'read' 'cmp169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub166_cast44_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub166_cast44"   --->   Operation 14 'read' 'sub166_cast44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp169_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_1"   --->   Operation 15 'read' 'cmp169_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp169_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_2"   --->   Operation 16 'read' 'cmp169_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp169_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_3"   --->   Operation 17 'read' 'cmp169_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp169_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_4"   --->   Operation 18 'read' 'cmp169_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp169_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_5"   --->   Operation 19 'read' 'cmp169_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_5138_lcssa176_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_0_5138_lcssa176"   --->   Operation 21 'read' 'p_0_0_0_0_0_5138_lcssa176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_5159_lcssa185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_3_0_0_0_5159_lcssa185"   --->   Operation 22 'read' 'p_0_3_0_0_0_5159_lcssa185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub166_cast44_cast = sext i12 %sub166_cast44_read"   --->   Operation 23 'sext' 'sub166_cast44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_3_0_0_0_5159_lcssa185_read, i10 %r_V_13"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_0_5138_lcssa176_read, i10 %r_V_12"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body165"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 31 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln966 = icmp_eq  i12 %x_1, i12 %trunc_ln_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 32 'icmp' 'icmp_ln966' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%x_2 = add i12 %x_1, i12 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 33 'add' 'x_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln966 = br i1 %icmp_ln966, void %for.body165.split, void %for.inc221.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 34 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln966 = zext i12 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 35 'zext' 'zext_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%cmp167 = icmp_slt  i13 %zext_ln966, i13 %sub166_cast44_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 36 'icmp' 'cmp167' <Predicate = (!icmp_ln966)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.28ns)   --->   "%or_ln971 = or i1 %cmp167, i1 %cmp169_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 37 'or' 'or_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln966 = store i12 %x_2, i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 38 'store' 'store_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_12_load = load i10 %r_V_12"   --->   Operation 39 'load' 'r_V_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_13_load = load i10 %r_V_13"   --->   Operation 40 'load' 'r_V_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:967]   --->   Operation 42 'specpipeline' 'specpipeline_ln967' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln960 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:960]   --->   Operation 43 'specloopname' 'specloopname_ln960' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971, void %for.inc189, void %if.then170" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 44 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (1.83ns)   --->   "%img_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'img_read' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i60 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 48 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%or_ln971_1 = or i1 %cmp167, i1 %cmp169_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 49 'or' 'or_ln971_1' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %r_V_13_load, i10 %p_0_3_0_0_0_5158_out"   --->   Operation 105 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %r_V_12_load, i10 %p_0_0_0_0_0_5137_out"   --->   Operation 106 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_1 = phi i10 %trunc_ln145_3, void %if.then170, i10 %r_V_13_load, void %for.body165.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'r_V_1' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = phi i10 %trunc_ln145, void %if.then170, i10 %r_V_12_load, void %for.body165.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'phi' 'r_V' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_1, void %for.inc189.1, void %if.then170.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 52 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (1.83ns)   --->   "%img_read_1 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'img_read_1' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i60 %img_read_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'trunc_ln145_1' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_1, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_7' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 56 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.42>
ST_3 : Operation 57 [1/1] (0.28ns)   --->   "%or_ln971_2 = or i1 %cmp167, i1 %cmp169_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 57 'or' 'or_ln971_2' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.28ns)   --->   "%or_ln971_3 = or i1 %cmp167, i1 %cmp169_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 58 'or' 'or_ln971_3' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln971_4 = or i1 %cmp167, i1 %cmp169_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 59 'or' 'or_ln971_4' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln971_5 = or i1 %cmp167, i1 %cmp169_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 60 'or' 'or_ln971_5' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_3 = phi i10 %trunc_ln145_7, void %if.then170.1, i10 %r_V_1, void %for.inc189"   --->   Operation 61 'phi' 'r_V_3' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_2 = phi i10 %trunc_ln145_1, void %if.then170.1, i10 %r_V, void %for.inc189"   --->   Operation 62 'phi' 'r_V_2' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_2, void %for.inc189.2, void %if.then170.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 63 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (1.83ns)   --->   "%img_read_2 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'img_read_2' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = trunc i60 %img_read_2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145_2' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_2, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 67 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_5 = phi i10 %trunc_ln145_s, void %if.then170.2, i10 %r_V_3, void %for.inc189.1"   --->   Operation 68 'phi' 'r_V_5' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_4 = phi i10 %trunc_ln145_2, void %if.then170.2, i10 %r_V_2, void %for.inc189.1"   --->   Operation 69 'phi' 'r_V_4' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_3, void %for.inc189.3, void %if.then170.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 70 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_5 : Operation 71 [1/1] (1.83ns)   --->   "%img_read_3 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'img_read_3' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = trunc i60 %img_read_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'trunc' 'trunc_ln145_4' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_3, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 74 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_7 = phi i10 %trunc_ln145_5, void %if.then170.3, i10 %r_V_5, void %for.inc189.2"   --->   Operation 75 'phi' 'r_V_7' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_6 = phi i10 %trunc_ln145_4, void %if.then170.3, i10 %r_V_4, void %for.inc189.2"   --->   Operation 76 'phi' 'r_V_6' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_4, void %for.inc189.4, void %if.then170.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 77 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_6 : Operation 78 [1/1] (1.83ns)   --->   "%img_read_4 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'img_read_4' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = trunc i60 %img_read_4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'trunc' 'trunc_ln145_6' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_4, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'partselect' 'trunc_ln145_8' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 81 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.01>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_9 = phi i10 %trunc_ln145_8, void %if.then170.4, i10 %r_V_7, void %for.inc189.3"   --->   Operation 82 'phi' 'r_V_9' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_8 = phi i10 %trunc_ln145_6, void %if.then170.4, i10 %r_V_6, void %for.inc189.3"   --->   Operation 83 'phi' 'r_V_8' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_5, void %for.inc214, void %if.then170.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 84 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_7 : Operation 85 [1/1] (1.83ns)   --->   "%img_read_5 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'img_read_5' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = trunc i60 %img_read_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'trunc' 'trunc_ln145_9' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln145_10 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_5, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'partselect' 'trunc_ln145_10' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc214" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 88 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.42>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_11 = phi i10 %trunc_ln145_10, void %if.then170.5, i10 %r_V_9, void %for.inc189.4"   --->   Operation 89 'phi' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_10 = phi i10 %trunc_ln145_9, void %if.then170.5, i10 %r_V_8, void %for.inc189.4"   --->   Operation 90 'phi' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%out_pix_V_7_out_load = load i128 %out_pix_V_7_out"   --->   Operation 91 'load' 'out_pix_V_7_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_2, i10 %r_V_1, i10 %r_V"   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_s = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %out_pix_V_7_out_load, i30 %tmp_s, i32 0, i32 29"   --->   Operation 93 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_5, i10 %r_V_4, i10 %r_V_3"   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_s, i30 %tmp_1, i32 32, i32 61"   --->   Operation 95 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_8, i10 %r_V_7, i10 %r_V_6"   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_1, i30 %tmp_2, i32 64, i32 93"   --->   Operation 97 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_11, i10 %r_V_10, i10 %r_V_9"   --->   Operation 98 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_2, i30 %tmp_3, i32 96, i32 125"   --->   Operation 99 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes1, i128 %p_Result_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = true> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_7 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %r_V_11, i10 %r_V_13" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 101 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %r_V_10, i10 %r_V_12" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 102 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln966 = store i128 %p_Result_3, i128 %out_pix_V_7_out" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 103 'store' 'store_ln966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln966 = br void %for.body165" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 104 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('x') [16]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966) on local variable 'x' [38]  (0 ns)
	'icmp' operation ('cmp167', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966) [49]  (0.976 ns)
	'or' operation ('or_ln971', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971) [50]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [53]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [63]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_2', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_3', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [83]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_4', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [93]  (1.84 ns)

 <State 7>: 4.01ns
The critical path consists of the following:
	fifo read operation ('img_read_5', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [103]  (1.84 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r_V_12_load') ('trunc_ln145', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_2', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_4', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_6', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [109]  (0.427 ns)
	'phi' operation ('r.V') with incoming values : ('r_V_12_load') ('trunc_ln145', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_2', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_4', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_6', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [109]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes1' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [119]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
