// Seed: 933348287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final id_3 = id_9;
  wire id_18;
  wire id_19 = id_16;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout logic id_0
);
  wire id_2;
  always assign id_0 = id_0;
  wire id_3;
  wire id_4;
  assign id_3 = id_2;
  tri0 id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
