<!doctype html><html><head><title>Optimizing Edge AI for RISC-V | Mon Site Hugo</title></head><body><h1>Optimizing Edge AI for RISC-V</h1><h2 id=introduction>Introduction</h2><p>This post explores techniques for optimizing edge AI Hybrid models SNNs and QNNs on RISC-V hardware with qemu emulator.</p><h2 id=key-techniques>Key Techniques</h2><ol><li><strong>Quantization</strong>: Reduced model size by 4x with minimal accuracy loss.</li><li><strong>Pruning</strong>: Removed redundant neurons for faster inference.</li><li><strong>Hardware-Aware Optimization</strong>: Tailored models for RISC-V accelerators.</li></ol><h2 id=results>Results</h2><ul><li>Achieved <strong>2x faster inference</strong> on RISC-V compared to ARM Cortex-M.</li><li>Published findings in [Microprocessors and Microsystems Journal].</li></ul><h2 id=code-repository>Code Repository</h2><p>Check out the code on <a href=https://github.com/stevelengui/Hybride-SNN-QNN-Edge-Inference>GitHub</a>.</p></body></html>