--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml accumulator.twx accumulator.ncd -o accumulator.twr
accumulator.pcf -ucf timing.ucf

Design file:              accumulator.ncd
Physical constraint file: accumulator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.592ns.
--------------------------------------------------------------------------------

Paths for end point mod/out_3 (SLICE_X0Y144.C6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_1 (FF)
  Destination:          mod/out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.167ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_1 to mod/out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AMUX    Tshcko                0.431   mod/out<3>
                                                       mod/out_1
    SLICE_X1Y144.A6      net (fanout=4)        0.347   mod/out<1>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X0Y144.C6      net (fanout=2)        0.227   add/c_out3
    SLICE_X0Y144.CLK     Tas                   0.065   mod/out<3>
                                                       add/addr4/g11_xo<0>1
                                                       mod/out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.593ns logic, 0.574ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_2 (FF)
  Destination:          mod/out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.051ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_2 to mod/out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.BQ      Tcko                  0.341   mod/out<3>
                                                       mod/out_2
    SLICE_X1Y144.A4      net (fanout=3)        0.321   mod/out<2>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X0Y144.C6      net (fanout=2)        0.227   add/c_out3
    SLICE_X0Y144.CLK     Tas                   0.065   mod/out<3>
                                                       add/addr4/g11_xo<0>1
                                                       mod/out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.503ns logic, 0.548ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_0 (FF)
  Destination:          mod/out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      0.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_0 to mod/out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.341   mod/out<3>
                                                       mod/out_0
    SLICE_X1Y144.A5      net (fanout=4)        0.209   mod/out<0>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X0Y144.C6      net (fanout=2)        0.227   add/c_out3
    SLICE_X0Y144.CLK     Tas                   0.065   mod/out<3>
                                                       add/addr4/g11_xo<0>1
                                                       mod/out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.503ns logic, 0.436ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point mod/out_4 (SLICE_X1Y144.B5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_1 (FF)
  Destination:          mod/out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.122ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_1 to mod/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AMUX    Tshcko                0.431   mod/out<3>
                                                       mod/out_1
    SLICE_X1Y144.A6      net (fanout=4)        0.347   mod/out<1>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X1Y144.B5      net (fanout=2)        0.182   add/c_out3
    SLICE_X1Y144.CLK     Tas                   0.065   mod/out<4>
                                                       add/addr5/g11_xo<0>1
                                                       mod/out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.593ns logic, 0.529ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_2 (FF)
  Destination:          mod/out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.006ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_2 to mod/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.BQ      Tcko                  0.341   mod/out<3>
                                                       mod/out_2
    SLICE_X1Y144.A4      net (fanout=3)        0.321   mod/out<2>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X1Y144.B5      net (fanout=2)        0.182   add/c_out3
    SLICE_X1Y144.CLK     Tas                   0.065   mod/out<4>
                                                       add/addr5/g11_xo<0>1
                                                       mod/out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.503ns logic, 0.503ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_0 (FF)
  Destination:          mod/out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      0.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_0 to mod/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.341   mod/out<3>
                                                       mod/out_0
    SLICE_X1Y144.A5      net (fanout=4)        0.209   mod/out<0>
    SLICE_X1Y144.A       Tilo                  0.097   mod/out<4>
                                                       add/addr3/cout1
    SLICE_X1Y144.B5      net (fanout=2)        0.182   add/c_out3
    SLICE_X1Y144.CLK     Tas                   0.065   mod/out<4>
                                                       add/addr5/g11_xo<0>1
                                                       mod/out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.503ns logic, 0.391ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point mod/out_4 (SLICE_X1Y144.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mod/out_4 (FF)
  Destination:          mod/out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      0.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mod/out_4 to mod/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y144.BQ      Tcko                  0.341   mod/out<4>
                                                       mod/out_4
    SLICE_X1Y144.B2      net (fanout=2)        0.499   mod/out<4>
    SLICE_X1Y144.CLK     Tas                   0.065   mod/out<4>
                                                       add/addr5/g11_xo<0>1
                                                       mod/out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.406ns logic, 0.499ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mod/out_4 (SLICE_X1Y144.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mod/out_3 (FF)
  Destination:          mod/out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mod/out_3 to mod/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.CQ      Tcko                  0.141   mod/out<3>
                                                       mod/out_3
    SLICE_X1Y144.B6      net (fanout=3)        0.073   mod/out<3>
    SLICE_X1Y144.CLK     Tah         (-Th)     0.047   mod/out<4>
                                                       add/addr5/g11_xo<0>1
                                                       mod/out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.094ns logic, 0.073ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point mod/out_2 (SLICE_X0Y144.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mod/out_1 (FF)
  Destination:          mod/out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mod/out_1 to mod/out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AMUX    Tshcko                0.182   mod/out<3>
                                                       mod/out_1
    SLICE_X0Y144.B6      net (fanout=4)        0.092   mod/out<1>
    SLICE_X0Y144.CLK     Tah         (-Th)     0.047   mod/out<3>
                                                       add/addr3/g11_xo<0>1
                                                       mod/out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.135ns logic, 0.092ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point mod/out_1 (SLICE_X0Y144.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mod/out_0 (FF)
  Destination:          mod/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mod/out_0 to mod/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.AQ      Tcko                  0.141   mod/out<3>
                                                       mod/out_0
    SLICE_X0Y144.A3      net (fanout=4)        0.191   mod/out<0>
    SLICE_X0Y144.CLK     Tah         (-Th)     0.065   mod/out<3>
                                                       add/addr2/g11_xo<0>1
                                                       mod/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.076ns logic, 0.191ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.608ns (period - min period limit)
  Period: 2.200ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.200ns
  Low pulse: 1.100ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: mod/out<4>/CLK
  Logical resource: mod/out_4/CK
  Location pin: SLICE_X1Y144.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.200ns
  High pulse: 1.100ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: mod/out<4>/CLK
  Logical resource: mod/out_4/CK
  Location pin: SLICE_X1Y144.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.202|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15 paths, 0 nets, and 16 connections

Design statistics:
   Minimum period:   1.592ns{1}   (Maximum frequency: 628.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 24 16:05:11 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



