// Seed: 151901338
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign (supply1, strong0) id_1 = 1'b0;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri0 id_6
);
  id_8 :
  assert property (@(posedge id_1 * id_4 or posedge id_1) 1) $display(1, id_1);
  else force id_6 = id_4 ^ 1;
  module_0();
  ;
  nor (id_2, id_3, id_4, id_8);
endmodule
