// Seed: 122579459
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    input wand id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_9 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    output uwire id_15,
    input supply1 id_16,
    output wor id_17
);
  logic [1 : -1  &  -1] id_19 = {-1};
  logic id_20;
  ;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_2,
      id_3,
      id_6,
      id_7
  );
  assign modCall_1.id_4 = 0;
  wire id_22;
  ;
endmodule
