$date
	Thu Oct 27 09:29:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 3 ! f [2:0] $end
$var reg 4 " w [3:0] $end
$scope module q4 $end
$var wire 4 # w [3:0] $end
$var reg 3 $ f [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
b1 "
b1 !
$end
#20
b101 !
b101 $
b101 "
b101 #
#40
b111 "
b111 #
#60
b111 !
b111 $
b1101 "
b1101 #
#80
