<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceRose.html">Rose</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html">BinaryAnalysis</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html">InstructionSemantics</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html">BaseSemantics</a></li><li class="navelem"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html">RegisterStateGeneric</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric Class Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>A <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html" title="The set of all registers and their values.">RegisterState</a> for any architecture. </p>
<p>This state stores a list of non-overlapping registers and their values, typically only for the registers that have been accessed. The state automatically switches between different representations when accessing a register that overlaps with one or more stored registers (see the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf3866d345b89fe63e552a91d584a189">accessModifiesExistingLocations</a> and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ac7589d1998867b08795a69dfd27e8ffd">accessCreatesLocations</a> properties). For instance, if the state stores 64-bit registers and the specimen suddently switches to 32-bit mode, this state will split the 64-bit registers into 32-bit pieces. If the analysis later returns to 64-bit mode, the 32-bit pieces are concatenated back to 64-bit values. This splitting and concatenation occurs on a per-register basis at the time the register is read or written.</p>
<p>The register state also stores optional information about writers for each register. Writer information (addresses of instructions that wrote to the register) are stored as sets defined at each bit of the register. This allows a wide register, like x86 RAX, to be written to in parts by different instructions, like x86 AL. The register state itself doesn't update this information automatically&ndash;it only provides the API by which a higher software layer can manipulate the information. This design allows the writer data structure to alternatively be used for things other than addresses of writing instructions. For instance, the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1SymbolicSemantics_1_1RiscOperators.html">SymbolicSemantics::RiscOperators</a> has a setting that enables tracking writers. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00038">38</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="RegisterStateGeneric_8h_source.html">Rose/BinaryAnalysis/InstructionSemantics/BaseSemantics/RegisterStateGeneric.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric__inherit__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_inherit__map" alt="Inheritance graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_inherit__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_inherit__map">
<area shape="rect" title="A RegisterState for any architecture." alt="" coords="5,108,216,177"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html" title="The set of all registers and their values." alt="" coords="5,5,216,60"/>
<area shape="poly" title=" " alt="" coords="113,74,113,108,108,108,108,74"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric__coll__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_coll__map" alt="Collaboration graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_coll__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_coll__map">
<area shape="rect" title="A RegisterState for any architecture." alt="" coords="325,34,536,103"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html" title="The set of all registers and their values." alt="" coords="5,5,216,60"/>
<area shape="poly" title=" " alt="" coords="230,43,325,54,325,59,229,49"/>
<area shape="rect" href="classSawyer_1_1Container_1_1Map.html" title=" " alt="" coords="17,85,205,125"/>
<area shape="poly" title=" " alt="" coords="218,90,325,78,326,83,219,95"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1AccessCreatesLocationsGuard.html">AccessCreatesLocationsGuard</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Guards whether access is able to create new locations.  <a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1AccessCreatesLocationsGuard.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1d03f947f171747f6c7021d5640bb0211.html">AccessModifiesExistingLocationsGuard</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Guards whether access can change set of existing locations.  <a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1d03f947f171747f6c7021d5640bb0211.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegisterNotPresent.html">RegisterNotPresent</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Exception.html" title="Base class for exceptions thrown by instruction semantics.">Exception</a> when register storage is not present.  <a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegisterNotPresent.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegPair.html">RegPair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A register descriptor and its value.  <a href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegPair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register map keys.  <a href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html">Visitor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functors for traversing register values in a register state.  <a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a1fcc205cf08907ea29fe45a758c4e69d" id="r_a1fcc205cf08907ea29fe45a758c4e69d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a1fcc205cf08907ea29fe45a758c4e69d">Super</a> = <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">RegisterState</a></td></tr>
<tr class="memdesc:a1fcc205cf08907ea29fe45a758c4e69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base type.  <br /></td></tr>
<tr class="separator:a1fcc205cf08907ea29fe45a758c4e69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc1c02f42bde881ec3472cfbc98cf96" id="r_acbc1c02f42bde881ec3472cfbc98cf96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#acbc1c02f42bde881ec3472cfbc98cf96">Ptr</a> = <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a></td></tr>
<tr class="memdesc:acbc1c02f42bde881ec3472cfbc98cf96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared-ownership pointer.  <br /></td></tr>
<tr class="separator:acbc1c02f42bde881ec3472cfbc98cf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd99f318a38bd64299ce87fcb9ec132" id="r_a5bd99f318a38bd64299ce87fcb9ec132"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1Interval.html">Sawyer::Container::Interval</a>&lt; size_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">BitRange</a></td></tr>
<tr class="memdesc:a5bd99f318a38bd64299ce87fcb9ec132"><td class="mdescLeft">&#160;</td><td class="mdescRight">A range of bits indexes.  <br /></td></tr>
<tr class="separator:a5bd99f318a38bd64299ce87fcb9ec132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab257c4c07187a215f4d6a36eae231a37" id="r_ab257c4c07187a215f4d6a36eae231a37"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; <a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegPair.html">RegPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a></td></tr>
<tr class="memdesc:ab257c4c07187a215f4d6a36eae231a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector of register/value pairs.  <br /></td></tr>
<tr class="separator:ab257c4c07187a215f4d6a36eae231a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af689acc7315f4773e3f9e14be92cbc4f" id="r_af689acc7315f4773e3f9e14be92cbc4f"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt; <a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af689acc7315f4773e3f9e14be92cbc4f">Registers</a></td></tr>
<tr class="memdesc:af689acc7315f4773e3f9e14be92cbc4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for all registers.  <br /></td></tr>
<tr class="separator:af689acc7315f4773e3f9e14be92cbc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73acdad295b211747dae938ced15317" id="r_af73acdad295b211747dae938ced15317"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1IntervalSetMap.html">Sawyer::Container::IntervalSetMap</a>&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">BitRange</a>, <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af73acdad295b211747dae938ced15317">BitProperties</a></td></tr>
<tr class="memdesc:af73acdad295b211747dae938ced15317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean properties per bit.  <br /></td></tr>
<tr class="separator:af73acdad295b211747dae938ced15317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9591b23f0dd1759729ec0ff4b9dd07e3" id="r_a9591b23f0dd1759729ec0ff4b9dd07e3"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt; <a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af73acdad295b211747dae938ced15317">BitProperties</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a9591b23f0dd1759729ec0ff4b9dd07e3">RegisterProperties</a></td></tr>
<tr class="memdesc:a9591b23f0dd1759729ec0ff4b9dd07e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean properties for all registers.  <br /></td></tr>
<tr class="separator:a9591b23f0dd1759729ec0ff4b9dd07e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b0c6110555abc8f99fc61120c633b1" id="r_ad0b0c6110555abc8f99fc61120c633b1"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1Set.html">Sawyer::Container::Set</a>&lt; rose_addr_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a></td></tr>
<tr class="memdesc:ad0b0c6110555abc8f99fc61120c633b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of virtual addresses.  <br /></td></tr>
<tr class="separator:ad0b0c6110555abc8f99fc61120c633b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36394a7f92c96f222b578c11be7732ac" id="r_a36394a7f92c96f222b578c11be7732ac"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1IntervalSetMap.html">Sawyer::Container::IntervalSetMap</a>&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">BitRange</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a36394a7f92c96f222b578c11be7732ac">BitAddressSet</a></td></tr>
<tr class="memdesc:a36394a7f92c96f222b578c11be7732ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual addresses per bit.  <br /></td></tr>
<tr class="separator:a36394a7f92c96f222b578c11be7732ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929d54229381454bac03b6a338de2193" id="r_a929d54229381454bac03b6a338de2193"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt; <a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a36394a7f92c96f222b578c11be7732ac">BitAddressSet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a929d54229381454bac03b6a338de2193">RegisterAddressSet</a></td></tr>
<tr class="memdesc:a929d54229381454bac03b6a338de2193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual addresses for all registers.  <br /></td></tr>
<tr class="separator:a929d54229381454bac03b6a338de2193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a></td></tr>
<tr class="memitem:a45468a17d2dcb6c3bb34702d6a632a66 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a45468a17d2dcb6c3bb34702d6a632a66"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a45468a17d2dcb6c3bb34702d6a632a66">Ptr</a> = <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a></td></tr>
<tr class="memdesc:a45468a17d2dcb6c3bb34702d6a632a66 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared-ownership pointer.  <br /></td></tr>
<tr class="separator:a45468a17d2dcb6c3bb34702d6a632a66 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5ef3a961f52e0d65ed097141e72b835f" id="r_a5ef3a961f52e0d65ed097141e72b835f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5ef3a961f52e0d65ed097141e72b835f">create</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a20afb250c47409f5e225b7beb86c921f">protoval</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ae52eda5b76c91fd17b1ad787d04df5b1">regdict</a>) const override</td></tr>
<tr class="memdesc:a5ef3a961f52e0d65ed097141e72b835f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual constructor.  <br /></td></tr>
<tr class="separator:a5ef3a961f52e0d65ed097141e72b835f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f23d45ce352b36750128c9f5f94a32" id="r_a22f23d45ce352b36750128c9f5f94a32"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a22f23d45ce352b36750128c9f5f94a32">clone</a> () const override</td></tr>
<tr class="memdesc:a22f23d45ce352b36750128c9f5f94a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a copy of this register state.  <br /></td></tr>
<tr class="separator:a22f23d45ce352b36750128c9f5f94a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e05a723f00ad83444ffa1d932ffb39d" id="r_a3e05a723f00ad83444ffa1d932ffb39d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3e05a723f00ad83444ffa1d932ffb39d">clear</a> () override</td></tr>
<tr class="memdesc:a3e05a723f00ad83444ffa1d932ffb39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes stored values from the register state.  <br /></td></tr>
<tr class="separator:a3e05a723f00ad83444ffa1d932ffb39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03bf0a6ca414b60cab11de0ccd78452f" id="r_a03bf0a6ca414b60cab11de0ccd78452f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a03bf0a6ca414b60cab11de0ccd78452f">zero</a> () override</td></tr>
<tr class="memdesc:a03bf0a6ca414b60cab11de0ccd78452f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set all registers to the zero.  <br /></td></tr>
<tr class="separator:a03bf0a6ca414b60cab11de0ccd78452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c92f167514c476adab3b83a857ab3ac" id="r_a3c92f167514c476adab3b83a857ab3ac"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;dflt, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *) override</td></tr>
<tr class="memdesc:a3c92f167514c476adab3b83a857ab3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value from a register.  <br /></td></tr>
<tr class="separator:a3c92f167514c476adab3b83a857ab3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fa5c8d5f9f9b59f0439b293e6e07cc" id="r_aa1fa5c8d5f9f9b59f0439b293e6e07cc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aa1fa5c8d5f9f9b59f0439b293e6e07cc">peekRegister</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;dflt, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *) override</td></tr>
<tr class="memdesc:aa1fa5c8d5f9f9b59f0439b293e6e07cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register without side effects.  <br /></td></tr>
<tr class="separator:aa1fa5c8d5f9f9b59f0439b293e6e07cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf338f54f6cc3909e98b38748555b47c" id="r_abf338f54f6cc3909e98b38748555b47c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf338f54f6cc3909e98b38748555b47c">writeRegister</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;value, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *) override</td></tr>
<tr class="memdesc:abf338f54f6cc3909e98b38748555b47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to a register.  <br /></td></tr>
<tr class="separator:abf338f54f6cc3909e98b38748555b47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f4e3ea605be7db2abb10d31d7bfadf" id="r_a14f4e3ea605be7db2abb10d31d7bfadf"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a14f4e3ea605be7db2abb10d31d7bfadf">print</a> (std::ostream &amp;, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Formatter.html">Formatter</a> &amp;) const override</td></tr>
<tr class="memdesc:a14f4e3ea605be7db2abb10d31d7bfadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the register contents.  <br /></td></tr>
<tr class="separator:a14f4e3ea605be7db2abb10d31d7bfadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad82d57ad855d93cb63e975451a6b6a" id="r_a9ad82d57ad855d93cb63e975451a6b6a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a9ad82d57ad855d93cb63e975451a6b6a">merge</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> &amp;other, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *) override</td></tr>
<tr class="memdesc:a9ad82d57ad855d93cb63e975451a6b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Merge register states for data flow analysis.  <br /></td></tr>
<tr class="separator:a9ad82d57ad855d93cb63e975451a6b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de1a8586db742bbaa91c0499ccad034" id="r_a2de1a8586db742bbaa91c0499ccad034"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a2de1a8586db742bbaa91c0499ccad034">hash</a> (<a class="el" href="classRose_1_1Combinatorics_1_1Hasher.html">Combinatorics::Hasher</a> &amp;, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *) const override</td></tr>
<tr class="memdesc:a2de1a8586db742bbaa91c0499ccad034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hash the register state.  <br /></td></tr>
<tr class="separator:a2de1a8586db742bbaa91c0499ccad034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baa06e83b1a4966f9469e82ec8ed1e8" id="r_a4baa06e83b1a4966f9469e82ec8ed1e8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4baa06e83b1a4966f9469e82ec8ed1e8">initialize_large</a> ()</td></tr>
<tr class="memdesc:a4baa06e83b1a4966f9469e82ec8ed1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize all registers of the dictionary.  <br /></td></tr>
<tr class="separator:a4baa06e83b1a4966f9469e82ec8ed1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd97f5951c1f3e50ddfe8c69e255cf0" id="r_a6bd97f5951c1f3e50ddfe8c69e255cf0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a6bd97f5951c1f3e50ddfe8c69e255cf0">initialize_small</a> ()</td></tr>
<tr class="memdesc:a6bd97f5951c1f3e50ddfe8c69e255cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize all registers of the dictionary.  <br /></td></tr>
<tr class="separator:a6bd97f5951c1f3e50ddfe8c69e255cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90a098af56860109b6d207dbf0e8faa" id="r_aa90a098af56860109b6d207dbf0e8faa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aa90a098af56860109b6d207dbf0e8faa">initialize_nonoverlapping</a> (const std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> &gt; &amp;, bool initialize_to_zero)</td></tr>
<tr class="memdesc:aa90a098af56860109b6d207dbf0e8faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the specified registers of the dictionary.  <br /></td></tr>
<tr class="separator:aa90a098af56860109b6d207dbf0e8faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1a4b6ece41d3c46ffaf007cb5c6446" id="r_ade1a4b6ece41d3c46ffaf007cb5c6446"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ade1a4b6ece41d3c46ffaf007cb5c6446">get_stored_registers</a> () const</td></tr>
<tr class="memdesc:ade1a4b6ece41d3c46ffaf007cb5c6446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the list of all registers and their values.  <br /></td></tr>
<tr class="separator:ade1a4b6ece41d3c46ffaf007cb5c6446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59eedfe4c6da07bd7e195e9b2485bd0d" id="r_a59eedfe4c6da07bd7e195e9b2485bd0d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a59eedfe4c6da07bd7e195e9b2485bd0d">is_partly_stored</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a59eedfe4c6da07bd7e195e9b2485bd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if some of the specified register is stored in the state.  <br /></td></tr>
<tr class="separator:a59eedfe4c6da07bd7e195e9b2485bd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421d3802e033cd5ef75156b4a562956c" id="r_a421d3802e033cd5ef75156b4a562956c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a421d3802e033cd5ef75156b4a562956c">is_wholly_stored</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a421d3802e033cd5ef75156b4a562956c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if the specified register is wholly stored in the state.  <br /></td></tr>
<tr class="separator:a421d3802e033cd5ef75156b4a562956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c40bbd8825b9c088a2551875f4674e0" id="r_a4c40bbd8825b9c088a2551875f4674e0"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4c40bbd8825b9c088a2551875f4674e0">is_exactly_stored</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a4c40bbd8825b9c088a2551875f4674e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if the specified register is stored exactly in the state.  <br /></td></tr>
<tr class="separator:a4c40bbd8825b9c088a2551875f4674e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf96e1d8d2c29d9a7a002e5368706e9" id="r_a1cf96e1d8d2c29d9a7a002e5368706e9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classExtentMap.html">ExtentMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a1cf96e1d8d2c29d9a7a002e5368706e9">stored_parts</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a1cf96e1d8d2c29d9a7a002e5368706e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a description of which bits of a register are stored.  <br /></td></tr>
<tr class="separator:a1cf96e1d8d2c29d9a7a002e5368706e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495541f5b2815b09a772a73af2bec7f6" id="r_a495541f5b2815b09a772a73af2bec7f6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a495541f5b2815b09a772a73af2bec7f6">overlappingRegisters</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a495541f5b2815b09a772a73af2bec7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find stored registers overlapping with specified register.  <br /></td></tr>
<tr class="separator:a495541f5b2815b09a772a73af2bec7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210231510a1561f91a77511ab6a3a14a" id="r_a210231510a1561f91a77511ab6a3a14a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a210231510a1561f91a77511ab6a3a14a">erase_register</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *)</td></tr>
<tr class="memdesc:a210231510a1561f91a77511ab6a3a14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cause a register to not be stored.  <br /></td></tr>
<tr class="separator:a210231510a1561f91a77511ab6a3a14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8e1f3cadab6f10ab67a9c5a8b5d67" id="r_a42a8e1f3cadab6f10ab67a9c5a8b5d67"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a42a8e1f3cadab6f10ab67a9c5a8b5d67">traverse</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html">Visitor</a> &amp;)</td></tr>
<tr class="memdesc:a42a8e1f3cadab6f10ab67a9c5a8b5d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Traverse register/value pairs.  <br /></td></tr>
<tr class="separator:a42a8e1f3cadab6f10ab67a9c5a8b5d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd631f0a3089a2690d9a7c2727c2362" id="r_a8fd631f0a3089a2690d9a7c2727c2362"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a8fd631f0a3089a2690d9a7c2727c2362">getWritersUnion</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a8fd631f0a3089a2690d9a7c2727c2362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get writer information.  <br /></td></tr>
<tr class="separator:a8fd631f0a3089a2690d9a7c2727c2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8871e3d9c52ab9551e9ed90c3e0f7aa7" id="r_a8871e3d9c52ab9551e9ed90c3e0f7aa7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a8871e3d9c52ab9551e9ed90c3e0f7aa7">getWritersIntersection</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a8871e3d9c52ab9551e9ed90c3e0f7aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get writer information.  <br /></td></tr>
<tr class="separator:a8871e3d9c52ab9551e9ed90c3e0f7aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cb4d265ec7b8514db8eda8e4d9c4bc" id="r_a05cb4d265ec7b8514db8eda8e4d9c4bc"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a05cb4d265ec7b8514db8eda8e4d9c4bc">insertWriters</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;writerVas)</td></tr>
<tr class="memdesc:a05cb4d265ec7b8514db8eda8e4d9c4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert writer information.  <br /></td></tr>
<tr class="separator:a05cb4d265ec7b8514db8eda8e4d9c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcff4cd3fc3d867c02ca58cbb584ae4c" id="r_abcff4cd3fc3d867c02ca58cbb584ae4c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abcff4cd3fc3d867c02ca58cbb584ae4c">eraseWriters</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;writerVas)</td></tr>
<tr class="memdesc:abcff4cd3fc3d867c02ca58cbb584ae4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase specified writers.  <br /></td></tr>
<tr class="separator:abcff4cd3fc3d867c02ca58cbb584ae4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416439dd1079453f77e2b7f0bd137ba3" id="r_a416439dd1079453f77e2b7f0bd137ba3"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a416439dd1079453f77e2b7f0bd137ba3">setWriters</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;writers)</td></tr>
<tr class="memdesc:a416439dd1079453f77e2b7f0bd137ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set writer information.  <br /></td></tr>
<tr class="separator:a416439dd1079453f77e2b7f0bd137ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0408aefc48250631d642cd4f4167a7b7" id="r_a0408aefc48250631d642cd4f4167a7b7"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a0408aefc48250631d642cd4f4167a7b7">insertProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;)</td></tr>
<tr class="memdesc:a0408aefc48250631d642cd4f4167a7b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert Boolean properties.  <br /></td></tr>
<tr class="separator:a0408aefc48250631d642cd4f4167a7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5051fbd1c68e76bfcc8b07ad606936" id="r_aac5051fbd1c68e76bfcc8b07ad606936"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aac5051fbd1c68e76bfcc8b07ad606936">eraseProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;)</td></tr>
<tr class="memdesc:aac5051fbd1c68e76bfcc8b07ad606936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase Boolean properties.  <br /></td></tr>
<tr class="separator:aac5051fbd1c68e76bfcc8b07ad606936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea93cb143ab727c535f3741a373568d4" id="r_aea93cb143ab727c535f3741a373568d4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aea93cb143ab727c535f3741a373568d4">setProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;)</td></tr>
<tr class="memdesc:aea93cb143ab727c535f3741a373568d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assign property set.  <br /></td></tr>
<tr class="separator:aea93cb143ab727c535f3741a373568d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad938fc36cfcbbe4193c70a8853fa304e" id="r_ad938fc36cfcbbe4193c70a8853fa304e"><td class="memItemLeft" align="right" valign="top">virtual std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad938fc36cfcbbe4193c70a8853fa304e">findProperties</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;required, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;prohibited=<a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a>()) const</td></tr>
<tr class="memdesc:ad938fc36cfcbbe4193c70a8853fa304e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get registers having certain properties.  <br /></td></tr>
<tr class="separator:ad938fc36cfcbbe4193c70a8853fa304e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5eee52d5dba75fcb01e45255a528fa" id="r_acb5eee52d5dba75fcb01e45255a528fa"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#acb5eee52d5dba75fcb01e45255a528fa">updateWriteProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>) override</td></tr>
<tr class="memdesc:acb5eee52d5dba75fcb01e45255a528fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update register properties after writing to a register.  <br /></td></tr>
<tr class="separator:acb5eee52d5dba75fcb01e45255a528fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0338996c6def7fb4ed9db0a9f6677473" id="r_a0338996c6def7fb4ed9db0a9f6677473"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a0338996c6def7fb4ed9db0a9f6677473">updateReadProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) override</td></tr>
<tr class="memdesc:a0338996c6def7fb4ed9db0a9f6677473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update register properties after reading a register.  <br /></td></tr>
<tr class="separator:a0338996c6def7fb4ed9db0a9f6677473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abf3866d345b89fe63e552a91d584a189" id="r_abf3866d345b89fe63e552a91d584a189"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf3866d345b89fe63e552a91d584a189">accessModifiesExistingLocations</a> () const</td></tr>
<tr class="memdesc:abf3866d345b89fe63e552a91d584a189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Whether stored registers are adapted to access patterns.  <br /></td></tr>
<tr class="separator:abf3866d345b89fe63e552a91d584a189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6480edc228a12155cfa481e3c8612b5" id="r_aa6480edc228a12155cfa481e3c8612b5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aa6480edc228a12155cfa481e3c8612b5">accessModifiesExistingLocations</a> (bool b)</td></tr>
<tr class="memdesc:aa6480edc228a12155cfa481e3c8612b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Whether stored registers are adapted to access patterns.  <br /></td></tr>
<tr class="separator:aa6480edc228a12155cfa481e3c8612b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac7589d1998867b08795a69dfd27e8ffd" id="r_ac7589d1998867b08795a69dfd27e8ffd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ac7589d1998867b08795a69dfd27e8ffd">accessCreatesLocations</a> () const</td></tr>
<tr class="memdesc:ac7589d1998867b08795a69dfd27e8ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Whether access can create new locations.  <br /></td></tr>
<tr class="separator:ac7589d1998867b08795a69dfd27e8ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccbe56d4e71fca259808b067013a7ad" id="r_a0ccbe56d4e71fca259808b067013a7ad"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a0ccbe56d4e71fca259808b067013a7ad">accessCreatesLocations</a> (bool b)</td></tr>
<tr class="memdesc:a0ccbe56d4e71fca259808b067013a7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Whether access can create new locations.  <br /></td></tr>
<tr class="separator:a0ccbe56d4e71fca259808b067013a7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4b4b82ff8d0964d047133d8f29a8bd87" id="r_a4b4b82ff8d0964d047133d8f29a8bd87"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4b4b82ff8d0964d047133d8f29a8bd87">hasWritersAny</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a4b4b82ff8d0964d047133d8f29a8bd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a register has writers.  <br /></td></tr>
<tr class="separator:a4b4b82ff8d0964d047133d8f29a8bd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8513ff07fea6e4dff5e06bc37a8b9b5c" id="r_a8513ff07fea6e4dff5e06bc37a8b9b5c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a8513ff07fea6e4dff5e06bc37a8b9b5c">hasWritersAll</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:a8513ff07fea6e4dff5e06bc37a8b9b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a register has writers.  <br /></td></tr>
<tr class="separator:a8513ff07fea6e4dff5e06bc37a8b9b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a1fd0fdf18217c2ff11c3aae5b298cbac" id="r_a1fd0fdf18217c2ff11c3aae5b298cbac"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a1fd0fdf18217c2ff11c3aae5b298cbac">eraseWriters</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>)</td></tr>
<tr class="memdesc:a1fd0fdf18217c2ff11c3aae5b298cbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase all writers.  <br /></td></tr>
<tr class="separator:a1fd0fdf18217c2ff11c3aae5b298cbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdcfb4bdd81b0c6fd826c2d38298e77" id="r_a4bdcfb4bdd81b0c6fd826c2d38298e77"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4bdcfb4bdd81b0c6fd826c2d38298e77">eraseWriters</a> ()</td></tr>
<tr class="memdesc:a4bdcfb4bdd81b0c6fd826c2d38298e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase all writers.  <br /></td></tr>
<tr class="separator:a4bdcfb4bdd81b0c6fd826c2d38298e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a7e9684f0cf6c3488afa7b71156fc3d06" id="r_a7e9684f0cf6c3488afa7b71156fc3d06"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a7e9684f0cf6c3488afa7b71156fc3d06">hasPropertyAny</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>) const</td></tr>
<tr class="memdesc:a7e9684f0cf6c3488afa7b71156fc3d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a register has the specified property.  <br /></td></tr>
<tr class="separator:a7e9684f0cf6c3488afa7b71156fc3d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53779ffbd47f2d7e3c5fc625f1c53a4" id="r_ad53779ffbd47f2d7e3c5fc625f1c53a4"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad53779ffbd47f2d7e3c5fc625f1c53a4">hasPropertyAll</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>, <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>) const</td></tr>
<tr class="memdesc:ad53779ffbd47f2d7e3c5fc625f1c53a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a register has the specified property.  <br /></td></tr>
<tr class="separator:ad53779ffbd47f2d7e3c5fc625f1c53a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ad714b405b8dab35ff0cdfd33feae8263" id="r_ad714b405b8dab35ff0cdfd33feae8263"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad714b405b8dab35ff0cdfd33feae8263">getPropertiesUnion</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:ad714b405b8dab35ff0cdfd33feae8263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get properties.  <br /></td></tr>
<tr class="separator:ad714b405b8dab35ff0cdfd33feae8263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6254645c5365b93668524db670b1243" id="r_af6254645c5365b93668524db670b1243"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af6254645c5365b93668524db670b1243">getPropertiesIntersection</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>) const</td></tr>
<tr class="memdesc:af6254645c5365b93668524db670b1243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get properties.  <br /></td></tr>
<tr class="separator:af6254645c5365b93668524db670b1243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a767058d75134bd7c7f9e08d007e69388" id="r_a767058d75134bd7c7f9e08d007e69388"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a767058d75134bd7c7f9e08d007e69388">eraseProperties</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>)</td></tr>
<tr class="memdesc:a767058d75134bd7c7f9e08d007e69388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase all Boolean properties.  <br /></td></tr>
<tr class="separator:a767058d75134bd7c7f9e08d007e69388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901d35dedec90063f192d9b30fc3e92f" id="r_a901d35dedec90063f192d9b30fc3e92f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a901d35dedec90063f192d9b30fc3e92f">eraseProperties</a> ()</td></tr>
<tr class="memdesc:a901d35dedec90063f192d9b30fc3e92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase all Boolean properties.  <br /></td></tr>
<tr class="separator:a901d35dedec90063f192d9b30fc3e92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a></td></tr>
<tr class="memitem:a20afb250c47409f5e225b7beb86c921f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a20afb250c47409f5e225b7beb86c921f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a20afb250c47409f5e225b7beb86c921f">protoval</a> () const</td></tr>
<tr class="memdesc:a20afb250c47409f5e225b7beb86c921f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the protoval.  <br /></td></tr>
<tr class="separator:a20afb250c47409f5e225b7beb86c921f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6bc7fcfd4f1b579939f3c99aeb7d21 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_aff6bc7fcfd4f1b579939f3c99aeb7d21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a093ec60edf7a66377a0c1aeeb0177f5e">MergerPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#aff6bc7fcfd4f1b579939f3c99aeb7d21">merger</a> () const</td></tr>
<tr class="memdesc:aff6bc7fcfd4f1b579939f3c99aeb7d21 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Merger.html" title="Controls state merge operations.">Merger</a>.  <br /></td></tr>
<tr class="separator:aff6bc7fcfd4f1b579939f3c99aeb7d21 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10292c1f80e05d42edcfc796d675e78 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_ac10292c1f80e05d42edcfc796d675e78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ac10292c1f80e05d42edcfc796d675e78">merger</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a093ec60edf7a66377a0c1aeeb0177f5e">MergerPtr</a> &amp;m)</td></tr>
<tr class="memdesc:ac10292c1f80e05d42edcfc796d675e78 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Merger.html" title="Controls state merge operations.">Merger</a>.  <br /></td></tr>
<tr class="separator:ac10292c1f80e05d42edcfc796d675e78 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b1e10fe97b3401e35ec97905589ccc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a78b1e10fe97b3401e35ec97905589ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a78b1e10fe97b3401e35ec97905589ccc">registerDictionary</a> () const</td></tr>
<tr class="memdesc:a78b1e10fe97b3401e35ec97905589ccc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Register dictionary.  <br /></td></tr>
<tr class="separator:a78b1e10fe97b3401e35ec97905589ccc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479f870782f10bc483cc12e1ed69b01f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a479f870782f10bc483cc12e1ed69b01f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a479f870782f10bc483cc12e1ed69b01f">registerDictionary</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;)</td></tr>
<tr class="memdesc:a479f870782f10bc483cc12e1ed69b01f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Register dictionary.  <br /></td></tr>
<tr class="separator:a479f870782f10bc483cc12e1ed69b01f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf29d1f9b5f7cf0747bb4c785f6fb58d inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_adf29d1f9b5f7cf0747bb4c785f6fb58d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#adf29d1f9b5f7cf0747bb4c785f6fb58d">print</a> (std::ostream &amp;stream, const std::string prefix=&quot;&quot;) const</td></tr>
<tr class="memdesc:adf29d1f9b5f7cf0747bb4c785f6fb58d inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the register contents.  <br /></td></tr>
<tr class="separator:adf29d1f9b5f7cf0747bb4c785f6fb58d inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07886ae9f28f430babd3a33577c972c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_ab07886ae9f28f430babd3a33577c972c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState_1_1WithFormatter.html">WithFormatter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ab07886ae9f28f430babd3a33577c972c">with_format</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Formatter.html">Formatter</a> &amp;fmt)</td></tr>
<tr class="memdesc:ab07886ae9f28f430babd3a33577c972c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for printing register states with formatting.  <br /></td></tr>
<tr class="separator:ab07886ae9f28f430babd3a33577c972c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ee42452680459f22472c29dedb3803 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_ab0ee42452680459f22472c29dedb3803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState_1_1WithFormatter.html">WithFormatter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ab0ee42452680459f22472c29dedb3803">operator+</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Formatter.html">Formatter</a> &amp;fmt)</td></tr>
<tr class="memdesc:ab0ee42452680459f22472c29dedb3803 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for printing register states with formatting.  <br /></td></tr>
<tr class="separator:ab0ee42452680459f22472c29dedb3803 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563e25447c2fdfd412836ea706e0218e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a563e25447c2fdfd412836ea706e0218e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState_1_1WithFormatter.html">WithFormatter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a563e25447c2fdfd412836ea706e0218e">operator+</a> (const std::string &amp;linePrefix)</td></tr>
<tr class="memdesc:a563e25447c2fdfd412836ea706e0218e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for printing register states with formatting.  <br /></td></tr>
<tr class="separator:a563e25447c2fdfd412836ea706e0218e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a4ffe46660f8c9bd208f3f2b394683660" id="r_a4ffe46660f8c9bd208f3f2b394683660"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4ffe46660f8c9bd208f3f2b394683660">instance</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a20afb250c47409f5e225b7beb86c921f">protoval</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ae52eda5b76c91fd17b1ad787d04df5b1">regdict</a>)</td></tr>
<tr class="memdesc:a4ffe46660f8c9bd208f3f2b394683660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiate a new register state.  <br /></td></tr>
<tr class="separator:a4ffe46660f8c9bd208f3f2b394683660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6638b5c4526c0cf6b7641325a037be" id="r_ace6638b5c4526c0cf6b7641325a037be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ace6638b5c4526c0cf6b7641325a037be">instance</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> &amp;other)</td></tr>
<tr class="memdesc:ace6638b5c4526c0cf6b7641325a037be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiate a new copy of an existing register state.  <br /></td></tr>
<tr class="separator:ace6638b5c4526c0cf6b7641325a037be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b19e7726e1eb1c466abc2bc70c542e" id="r_a82b19e7726e1eb1c466abc2bc70c542e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a82b19e7726e1eb1c466abc2bc70c542e">promote</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> &amp;from)</td></tr>
<tr class="memdesc:a82b19e7726e1eb1c466abc2bc70c542e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run-time promotion of a base register state pointer to a <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html" title="A RegisterState for any architecture.">RegisterStateGeneric</a> pointer.  <br /></td></tr>
<tr class="separator:a82b19e7726e1eb1c466abc2bc70c542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a></td></tr>
<tr class="memitem:a3a9b01947bd614cd1aaf7c2ebfaa0f40 inherit pub_static_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a3a9b01947bd614cd1aaf7c2ebfaa0f40"><td class="memItemLeft" align="right" valign="top">
static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>promote</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> &amp;)</td></tr>
<tr class="separator:a3a9b01947bd614cd1aaf7c2ebfaa0f40 inherit pub_static_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a6b30cd4927920fa8aae4ad87549297bd" id="r_a6b30cd4927920fa8aae4ad87549297bd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a6b30cd4927920fa8aae4ad87549297bd">RegisterStateGeneric</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a20afb250c47409f5e225b7beb86c921f">protoval</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ae52eda5b76c91fd17b1ad787d04df5b1">regdict</a>)</td></tr>
<tr class="separator:a6b30cd4927920fa8aae4ad87549297bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5215f02c933980899d731184d5b4166" id="r_ae5215f02c933980899d731184d5b4166"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ae5215f02c933980899d731184d5b4166">RegisterStateGeneric</a> (const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html">RegisterStateGeneric</a> &amp;other)</td></tr>
<tr class="separator:ae5215f02c933980899d731184d5b4166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fbc74ba7e6945dd8b0e727fc5be983" id="r_a77fbc74ba7e6945dd8b0e727fc5be983"><td class="memItemLeft" align="right" valign="top"><a id="a77fbc74ba7e6945dd8b0e727fc5be983" name="a77fbc74ba7e6945dd8b0e727fc5be983"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>deep_copy_values</b> ()</td></tr>
<tr class="separator:a77fbc74ba7e6945dd8b0e727fc5be983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160d5d0f4e1b9b169e2b37739b5a9f54" id="r_a160d5d0f4e1b9b169e2b37739b5a9f54"><td class="memItemLeft" align="right" valign="top"><a id="a160d5d0f4e1b9b169e2b37739b5a9f54" name="a160d5d0f4e1b9b169e2b37739b5a9f54"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>scanAccessedLocations</b> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> reg, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *ops, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a> &amp;accessedParts, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a> &amp;preservedParts) const</td></tr>
<tr class="separator:a160d5d0f4e1b9b169e2b37739b5a9f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3182508530a1945dfd2cf4b783012eb" id="r_ac3182508530a1945dfd2cf4b783012eb"><td class="memItemLeft" align="right" valign="top"><a id="ac3182508530a1945dfd2cf4b783012eb" name="ac3182508530a1945dfd2cf4b783012eb"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>clearOverlappingLocations</b> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>)</td></tr>
<tr class="separator:ac3182508530a1945dfd2cf4b783012eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3770e11a9aff81d3758ae26de02015ac" id="r_a3770e11a9aff81d3758ae26de02015ac"><td class="memItemLeft" align="right" valign="top"><a id="a3770e11a9aff81d3758ae26de02015ac" name="a3770e11a9aff81d3758ae26de02015ac"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>assertStorageConditions</b> (const std::string &amp;where, <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> what) const</td></tr>
<tr class="separator:a3770e11a9aff81d3758ae26de02015ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a></td></tr>
<tr class="memitem:a665da756d5a9a5d2ac2cd360b0b3d59c inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_a665da756d5a9a5d2ac2cd360b0b3d59c"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>RegisterState</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a20afb250c47409f5e225b7beb86c921f">protoval</a>, const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ae52eda5b76c91fd17b1ad787d04df5b1">regdict</a>)</td></tr>
<tr class="separator:a665da756d5a9a5d2ac2cd360b0b3d59c inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ae2553ce560476547a9972f3f7ee645a7" id="r_ae2553ce560476547a9972f3f7ee645a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af689acc7315f4773e3f9e14be92cbc4f">Registers</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ae2553ce560476547a9972f3f7ee645a7">registers_</a></td></tr>
<tr class="memdesc:ae2553ce560476547a9972f3f7ee645a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for registers that have been accessed.  <br /></td></tr>
<tr class="separator:ae2553ce560476547a9972f3f7ee645a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a></td></tr>
<tr class="memitem:ae52eda5b76c91fd17b1ad787d04df5b1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState" id="r_ae52eda5b76c91fd17b1ad787d04df5b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ae52eda5b76c91fd17b1ad787d04df5b1">regdict</a></td></tr>
<tr class="memdesc:ae52eda5b76c91fd17b1ad787d04df5b1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers that are able to be stored by this state.  <br /></td></tr>
<tr class="separator:ae52eda5b76c91fd17b1ad787d04df5b1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a1fcc205cf08907ea29fe45a758c4e69d" name="a1fcc205cf08907ea29fe45a758c4e69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fcc205cf08907ea29fe45a758c4e69d">&#9670;&#160;</a></span>Super</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a1fcc205cf08907ea29fe45a758c4e69d">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::Super</a> =  <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html">RegisterState</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base type. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00044">44</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="acbc1c02f42bde881ec3472cfbc98cf96" name="acbc1c02f42bde881ec3472cfbc98cf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc1c02f42bde881ec3472cfbc98cf96">&#9670;&#160;</a></span>Ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#acbc1c02f42bde881ec3472cfbc98cf96">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::Ptr</a> =  <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shared-ownership pointer. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00047">47</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a5bd99f318a38bd64299ce87fcb9ec132" name="a5bd99f318a38bd64299ce87fcb9ec132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd99f318a38bd64299ce87fcb9ec132">&#9670;&#160;</a></span>BitRange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1Interval.html">Sawyer::Container::Interval</a>&lt;size_t&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::BitRange</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A range of bits indexes. </p>
<p>Represents of contiguous interval of bit indexes, such as all bits numbered zero through 15, inclusive. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00063">63</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="ab257c4c07187a215f4d6a36eae231a37" name="ab257c4c07187a215f4d6a36eae231a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab257c4c07187a215f4d6a36eae231a37">&#9670;&#160;</a></span>RegPairs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;<a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegPair.html">RegPair</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegPairs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector of register/value pairs. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00124">124</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="af689acc7315f4773e3f9e14be92cbc4f" name="af689acc7315f4773e3f9e14be92cbc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af689acc7315f4773e3f9e14be92cbc4f">&#9670;&#160;</a></span>Registers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt;<a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af689acc7315f4773e3f9e14be92cbc4f">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::Registers</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values for all registers. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00127">127</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="af73acdad295b211747dae938ced15317" name="af73acdad295b211747dae938ced15317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73acdad295b211747dae938ced15317">&#9670;&#160;</a></span>BitProperties</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1IntervalSetMap.html">Sawyer::Container::IntervalSetMap</a>&lt;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">BitRange</a>, <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af73acdad295b211747dae938ced15317">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::BitProperties</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean properties per bit. </p>
<p>This container stores properties per bit of a major/minor register pair. For instance, the x86 16-bit AX register might have different sets of properties for its different subregisters, AL and AH. This container stores those sets per bit. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00139">139</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a9591b23f0dd1759729ec0ff4b9dd07e3" name="a9591b23f0dd1759729ec0ff4b9dd07e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9591b23f0dd1759729ec0ff4b9dd07e3">&#9670;&#160;</a></span>RegisterProperties</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt;<a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af73acdad295b211747dae938ced15317">BitProperties</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a9591b23f0dd1759729ec0ff4b9dd07e3">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegisterProperties</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean properties for all registers. </p>
<p>This container is indexed by register major/minor pair, then by a bit number, and stores a set of properties. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00144">144</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="ad0b0c6110555abc8f99fc61120c633b1" name="ad0b0c6110555abc8f99fc61120c633b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b0c6110555abc8f99fc61120c633b1">&#9670;&#160;</a></span>AddressSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1Set.html">Sawyer::Container::Set</a>&lt;rose_addr_t&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::AddressSet</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set of virtual addresses. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00152">152</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a36394a7f92c96f222b578c11be7732ac" name="a36394a7f92c96f222b578c11be7732ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36394a7f92c96f222b578c11be7732ac">&#9670;&#160;</a></span>BitAddressSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1IntervalSetMap.html">Sawyer::Container::IntervalSetMap</a>&lt;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a5bd99f318a38bd64299ce87fcb9ec132">BitRange</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a36394a7f92c96f222b578c11be7732ac">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::BitAddressSet</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual addresses per bit. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00155">155</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a929d54229381454bac03b6a338de2193" name="a929d54229381454bac03b6a338de2193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929d54229381454bac03b6a338de2193">&#9670;&#160;</a></span>RegisterAddressSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSawyer_1_1Container_1_1Map.html">Sawyer::Container::Map</a>&lt;<a class="el" href="structRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegStore.html">RegStore</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a36394a7f92c96f222b578c11be7732ac">BitAddressSet</a>&gt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a929d54229381454bac03b6a338de2193">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegisterAddressSet</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual addresses for all registers. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00158">158</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a670bdadfeca276bc712fbfa75e0a93f2" name="a670bdadfeca276bc712fbfa75e0a93f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670bdadfeca276bc712fbfa75e0a93f2">&#9670;&#160;</a></span>RegisterStateGeneric() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegisterStateGeneric </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00205">205</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a6b30cd4927920fa8aae4ad87549297bd" name="a6b30cd4927920fa8aae4ad87549297bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b30cd4927920fa8aae4ad87549297bd">&#9670;&#160;</a></span>RegisterStateGeneric() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegisterStateGeneric </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>protoval</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>regdict</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00208">208</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="ae5215f02c933980899d731184d5b4166" name="ae5215f02c933980899d731184d5b4166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5215f02c933980899d731184d5b4166">&#9670;&#160;</a></span>RegisterStateGeneric() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::RegisterStateGeneric </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html">RegisterStateGeneric</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00213">213</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4ffe46660f8c9bd208f3f2b394683660" name="a4ffe46660f8c9bd208f3f2b394683660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ffe46660f8c9bd208f3f2b394683660">&#9670;&#160;</a></span>instance() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::instance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>protoval</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>regdict</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instantiate a new register state. </p>
<p>The <code>protoval</code> argument must be a non-null pointer to a semantic value which will be used only to create additional instances of the value via its virtual constructors. The prototypical value is normally of the same type for all parts of a semantic analysis: its state and operator classes.</p>
<p>The register dictionary, <code>regdict</code>, describes the registers that can be stored by this register state, and should be compatible with the register dictionary used for other parts of binary analysis. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00231">231</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterState_8h_source.html#l00106">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState::protoval()</a>, and <a class="el" href="RegisterState_8h_source.html#l00040">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState::regdict</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterStateGeneric_8h_source.html#l00245">create()</a>.</p>

</div>
</div>
<a id="ace6638b5c4526c0cf6b7641325a037be" name="ace6638b5c4526c0cf6b7641325a037be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6638b5c4526c0cf6b7641325a037be">&#9670;&#160;</a></span>instance() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::instance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instantiate a new copy of an existing register state. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00236">236</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a5ef3a961f52e0d65ed097141e72b835f" name="a5ef3a961f52e0d65ed097141e72b835f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef3a961f52e0d65ed097141e72b835f">&#9670;&#160;</a></span>create()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::create </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>protoval</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>regdict</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Virtual constructor. </p>
<p>The <code>protoval</code> argument must be a non-null pointer to a semantic value which will be used only to create additional instances of the value via its virtual constructors. The prototypical value is normally of the same type for all parts of a semantic analysis. The register state must be compatible with the rest of the binary analysis objects in use. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ad114638ce4607d14bedcdb6affb92757">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00245">245</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterStateGeneric_8h_source.html#l00231">instance()</a>, <a class="el" href="RegisterState_8h_source.html#l00106">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState::protoval()</a>, and <a class="el" href="RegisterState_8h_source.html#l00040">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState::regdict</a>.</p>

</div>
</div>
<a id="a22f23d45ce352b36750128c9f5f94a32" name="a22f23d45ce352b36750128c9f5f94a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f23d45ce352b36750128c9f5f94a32">&#9670;&#160;</a></span>clone()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::clone </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make a copy of this register state. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#aab15bde1d7eb8127e386139704492f4a">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00249">249</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a82b19e7726e1eb1c466abc2bc70c542e" name="a82b19e7726e1eb1c466abc2bc70c542e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b19e7726e1eb1c466abc2bc70c542e">&#9670;&#160;</a></span>promote()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::promote </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>from</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Run-time promotion of a base register state pointer to a <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html" title="A RegisterState for any architecture.">RegisterStateGeneric</a> pointer. </p>
<p>This is a checked conversion&ndash;it will fail if <code>from</code> does not point to a <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html" title="A RegisterState for any architecture.">RegisterStateGeneric</a> object. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00259">259</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="abf3866d345b89fe63e552a91d584a189" name="abf3866d345b89fe63e552a91d584a189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3866d345b89fe63e552a91d584a189">&#9670;&#160;</a></span>accessModifiesExistingLocations() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::accessModifiesExistingLocations </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Whether stored registers are adapted to access patterns. </p>
<p>When accessing an existing register for read or write, the register state can adapt the list of existing storage locations to match the access pattern. For instance, accessing the middle of a register could split the register into three storage locations or leave it as one. Similarly accessing a register that spans two or more storage locations could either concatenate them into one location or leave them separate.</p>
<p>When this property is true then existing storage locations can be modified, otherwise extra steps are taken to preserve the list of storage locations.</p>
<p>This property applies only to <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf338f54f6cc3909e98b38748555b47c">writeRegister</a> and not to those methods that are not typically called as part of processing instruction semantics. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00284">284</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="aa6480edc228a12155cfa481e3c8612b5" name="aa6480edc228a12155cfa481e3c8612b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6480edc228a12155cfa481e3c8612b5">&#9670;&#160;</a></span>accessModifiesExistingLocations() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::accessModifiesExistingLocations </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>b</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Whether stored registers are adapted to access patterns. </p>
<p>When accessing an existing register for read or write, the register state can adapt the list of existing storage locations to match the access pattern. For instance, accessing the middle of a register could split the register into three storage locations or leave it as one. Similarly accessing a register that spans two or more storage locations could either concatenate them into one location or leave them separate.</p>
<p>When this property is true then existing storage locations can be modified, otherwise extra steps are taken to preserve the list of storage locations.</p>
<p>This property applies only to <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf338f54f6cc3909e98b38748555b47c">writeRegister</a> and not to those methods that are not typically called as part of processing instruction semantics. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00285">285</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="ac7589d1998867b08795a69dfd27e8ffd" name="ac7589d1998867b08795a69dfd27e8ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7589d1998867b08795a69dfd27e8ffd">&#9670;&#160;</a></span>accessCreatesLocations() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::accessCreatesLocations </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Whether access can create new locations. </p>
<p>This property controls what happens if some part of a register is accessed that isn't stored in the state. If the property is true then that part of the register springs into existence, otherwise an <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegisterNotPresent.html">RegisterNotPresent</a> exception is thrown. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00312">312</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a0ccbe56d4e71fca259808b067013a7ad" name="a0ccbe56d4e71fca259808b067013a7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccbe56d4e71fca259808b067013a7ad">&#9670;&#160;</a></span>accessCreatesLocations() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::accessCreatesLocations </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>b</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Whether access can create new locations. </p>
<p>This property controls what happens if some part of a register is accessed that isn't stored in the state. If the property is true then that part of the register springs into existence, otherwise an <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1RegisterNotPresent.html">RegisterNotPresent</a> exception is thrown. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00313">313</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<a id="a3e05a723f00ad83444ffa1d932ffb39d" name="a3e05a723f00ad83444ffa1d932ffb39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e05a723f00ad83444ffa1d932ffb39d">&#9670;&#160;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::clear </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes stored values from the register state. </p>
<p>Depending on the register state implementation, this could either store new, distinct undefined values in each register, or it could simply erase all information about stored values leaving the register state truly empty. For instance <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html" title="A RegisterState for any architecture.">RegisterStateGeneric</a>, which uses variable length arrays to store information about a dynamically changing set of registers, clears its arrays to zero length.</p>
<p>Register states can also be initialized by clearing them or by explicitly writing new values into each desired register (or both). See <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#aa90a098af56860109b6d207dbf0e8faa">BaseSemantics::RegisterStateGeneric::initialize_nonoverlapping</a> for one way to initialize that register state. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#adbad66f1f24a729d784e599d17e8561a">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a03bf0a6ca414b60cab11de0ccd78452f" name="a03bf0a6ca414b60cab11de0ccd78452f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03bf0a6ca414b60cab11de0ccd78452f">&#9670;&#160;</a></span>zero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::zero </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set all registers to the zero. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a3afd0c9d84c6d577b48bc3acc425434e">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a3c92f167514c476adab3b83a857ab3ac" name="a3c92f167514c476adab3b83a857ab3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c92f167514c476adab3b83a857ab3ac">&#9670;&#160;</a></span>readRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::readRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>dflt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname"><em>ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read a value from a register. </p>
<p>The register descriptor, <code>reg</code>, not only describes which register, but also which bits of that register (e.g., "al", "ah", "ax", "eax", and "rax" are all the same hardware register on an amd64, but refer to different parts of that register). The RISC operations are provided so that they can be used to extract the correct bits from a wider hardware register if necessary.</p>
<p>The <code>dflt</code> value is written into the register state if the register was not defined in the state. By doing this, a subsequent read of the same register will return the same value. Some register states cannot distinguish between a register that was never accessed and a register that was only read, in which case <code>dflt</code> is not used since all registers are already initialized.</p>
<p>See <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html#af1d80abf1c0a958a9ac82cdd3a5c3dd3">BaseSemantics::RiscOperators::readRegister</a> for more details. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ad4fdb06b691d406a081e12efb772d53f">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="aa1fa5c8d5f9f9b59f0439b293e6e07cc" name="aa1fa5c8d5f9f9b59f0439b293e6e07cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fa5c8d5f9f9b59f0439b293e6e07cc">&#9670;&#160;</a></span>peekRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::peekRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>dflt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname"><em>ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read a register without side effects. </p>
<p>This is similar to <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> except it doesn't modify the register state in any way. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a722400444c6e7b78a28d9ce3f267914c">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="abf338f54f6cc3909e98b38748555b47c" name="abf338f54f6cc3909e98b38748555b47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf338f54f6cc3909e98b38748555b47c">&#9670;&#160;</a></span>writeRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::writeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname"><em>ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a value to a register. </p>
<p>The register descriptor, <code>reg</code>, not only describes which register, but also which bits of that register (e.g., "al", "ah", "ax", "eax", and "rax" are all the same hardware register on an amd64, but refer to different parts of that register). The RISC operations are provided so that they can be used to insert the <code>value</code> bits into a wider the hardware register if necessary. See <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html#af1d80abf1c0a958a9ac82cdd3a5c3dd3">BaseSemantics::RiscOperators::readRegister</a> for more details. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a838f10395ca47927ceb75d450448a182">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a14f4e3ea605be7db2abb10d31d7bfadf" name="a14f4e3ea605be7db2abb10d31d7bfadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f4e3ea605be7db2abb10d31d7bfadf">&#9670;&#160;</a></span>print()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::print </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Formatter.html">Formatter</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print the register contents. </p>
<p>This emits one line per register and contains the register name and its value. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a55e5d3b6dd886f750eda03a8e9944c0e">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a9ad82d57ad855d93cb63e975451a6b6a" name="a9ad82d57ad855d93cb63e975451a6b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad82d57ad855d93cb63e975451a6b6a">&#9670;&#160;</a></span>merge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::merge </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af9979602b39d09fa0afc9b6727142cf9">RegisterStatePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname"><em>ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Merge register states for data flow analysis. </p>
<p>Merges the <code>other</code> state into this state, returning true if this state changed. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#adb2b1bf1e9ee90dc4bc24a769560da7c">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a2de1a8586db742bbaa91c0499ccad034" name="a2de1a8586db742bbaa91c0499ccad034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de1a8586db742bbaa91c0499ccad034">&#9670;&#160;</a></span>hash()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::hash </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1Combinatorics_1_1Hasher.html">Combinatorics::Hasher</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hash the register state. </p>
<p>Hashes the register state by appending its data to the specified hasher. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a0e016bba63ff6c4aaeb9181b6f5098ef">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a4baa06e83b1a4966f9469e82ec8ed1e8" name="a4baa06e83b1a4966f9469e82ec8ed1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4baa06e83b1a4966f9469e82ec8ed1e8">&#9670;&#160;</a></span>initialize_large()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::initialize_large </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize all registers of the dictionary. </p>
<p>When the dictionary contains overlapping registers, only the largest registers are initialized. For example, on a 32-bit x86 architecture EAX would be initialized but not AX, AH, or AL; requesting AX, AH, or AL will return part of the initial EAX value. </p>

</div>
</div>
<a id="a6bd97f5951c1f3e50ddfe8c69e255cf0" name="a6bd97f5951c1f3e50ddfe8c69e255cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd97f5951c1f3e50ddfe8c69e255cf0">&#9670;&#160;</a></span>initialize_small()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::initialize_small </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize all registers of the dictionary. </p>
<p>When the dictionary contains overlapping registers, only the smallest registers are initialized. For example, on a 32-bit x86 architecture, AX, AH, AL and the non-named high-order 16 bits of AX are inititialized, but EAX isn't explicitly initialized. Requesting the value of EAX will return a value constructed from the various smaller parts. </p>

</div>
</div>
<a id="aa90a098af56860109b6d207dbf0e8faa" name="aa90a098af56860109b6d207dbf0e8faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90a098af56860109b6d207dbf0e8faa">&#9670;&#160;</a></span>initialize_nonoverlapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::initialize_nonoverlapping </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>initialize_to_zero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the specified registers of the dictionary. </p>
<p>Each register in the list must not overlap with any other register in the list, or strange things will happen. If <code>initialize_to_zero</code> is set then the specified registers are initialized to zero, otherwise they're initialized with the prototypical value's constructor that takes only a size parameter. This method is somewhat low level and doesn't do much error checking. </p>

</div>
</div>
<a id="ade1a4b6ece41d3c46ffaf007cb5c6446" name="ade1a4b6ece41d3c46ffaf007cb5c6446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1a4b6ece41d3c46ffaf007cb5c6446">&#9670;&#160;</a></span>get_stored_registers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::get_stored_registers </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the list of all registers and their values. </p>
<p>The returned registers are guaranteed to be non-overlapping, although they might not correspond to actual named machine registers. For instance, if a 32-bit value was written to the x86 EFLAGS register then the return value will contain a register/value pair for EFLAGS but no pairs for individual flags. If one subsequently writes a 1-bit value to the ZF flag (bit 6 of EFLAGS) then the return value will contain a register/value pair for ZF, and also a pair for bits 0-5, and a pair for bits 7-31, neither of which correspond to actual register names in x86 (there is no name for bits 0-5 as a whole). The <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf338f54f6cc3909e98b38748555b47c">writeRegister</a> methods can be used to re-cast the various pairs into other groupings; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ade1a4b6ece41d3c46ffaf007cb5c6446">get_stored_registers</a> is a lower-level interface. </p>

</div>
</div>
<a id="a59eedfe4c6da07bd7e195e9b2485bd0d" name="a59eedfe4c6da07bd7e195e9b2485bd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59eedfe4c6da07bd7e195e9b2485bd0d">&#9670;&#160;</a></span>is_partly_stored()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::is_partly_stored </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if some of the specified register is stored in the state. </p>
<p>Returns true even if only part of the requested register is in the state (as when one asks about EAX and the state only stores AX). This is slightly more efficient than calling <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a1cf96e1d8d2c29d9a7a002e5368706e9" title="Returns a description of which bits of a register are stored.">stored_parts()</a>:</p>
<div class="fragment"><div class="line"><a class="code hl_typedef" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> rstate = ...;</div>
<div class="line"><a class="code hl_class" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> reg = ...;</div>
<div class="line">assert(rstate-&gt;partly_exists(reg) == !parts_exist(reg).empty());</div>
<div class="ttc" id="aclassRose_1_1BinaryAnalysis_1_1RegisterDescriptor_html"><div class="ttname"><a href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">Rose::BinaryAnalysis::RegisterDescriptor</a></div><div class="ttdoc">Describes (part of) a physical CPU register.</div><div class="ttdef"><b>Definition</b> <a href="RegisterDescriptor_8h_source.html#l00028">RegisterDescriptor.h:28</a></div></div>
<div class="ttc" id="anamespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_html_abf9e6c73019d8141b36898b24c422ee9"><div class="ttname"><a href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGenericPtr</a></div><div class="ttdeci">boost::shared_ptr&lt; class RegisterStateGeneric &gt; RegisterStateGenericPtr</div><div class="ttdoc">Shared-ownership pointer to generic register states.</div><div class="ttdef"><b>Definition</b> <a href="Rose_2BinaryAnalysis_2InstructionSemantics_2BaseSemantics_2BasicTypes_8h_source.html#l00054">Rose/BinaryAnalysis/InstructionSemantics/BaseSemantics/BasicTypes.h:54</a></div></div>
</div><!-- fragment --> 
</div>
</div>
<a id="a421d3802e033cd5ef75156b4a562956c" name="a421d3802e033cd5ef75156b4a562956c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421d3802e033cd5ef75156b4a562956c">&#9670;&#160;</a></span>is_wholly_stored()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::is_wholly_stored </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if the specified register is wholly stored in the state. </p>
<p>Returns if the state contains data for the entire register, even if that data is split among several smaller parts or exists as a subset of a larger part. </p>

</div>
</div>
<a id="a4c40bbd8825b9c088a2551875f4674e0" name="a4c40bbd8825b9c088a2551875f4674e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c40bbd8825b9c088a2551875f4674e0">&#9670;&#160;</a></span>is_exactly_stored()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::is_exactly_stored </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if the specified register is stored exactly in the state. </p>
<p>Returns true only if the specified register wholly exists and a value can be returned without extracting or concatenating values from larger or smaller stored parts. Note that a value can also be returned without extracting or conctenating if the state contains no data for the specified register, as indicated by <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a59eedfe4c6da07bd7e195e9b2485bd0d" title="Determines if some of the specified register is stored in the state.">is_partly_stored()</a> returning false. </p>

</div>
</div>
<a id="a1cf96e1d8d2c29d9a7a002e5368706e9" name="a1cf96e1d8d2c29d9a7a002e5368706e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf96e1d8d2c29d9a7a002e5368706e9">&#9670;&#160;</a></span>stored_parts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classExtentMap.html">ExtentMap</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::stored_parts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a description of which bits of a register are stored. </p>
<p>The return value is an <a class="el" href="classExtentMap.html">ExtentMap</a> that contains the bits that are stored in the state. This does not return the value of any parts of stored registers&ndash;one gets that with <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a>. The return value does not contain any bits that are not part of the specified register. </p>

</div>
</div>
<a id="a495541f5b2815b09a772a73af2bec7f6" name="a495541f5b2815b09a772a73af2bec7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495541f5b2815b09a772a73af2bec7f6">&#9670;&#160;</a></span>overlappingRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ab257c4c07187a215f4d6a36eae231a37">RegPairs</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::overlappingRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find stored registers overlapping with specified register. </p>
<p>Returns all stored registers that overlap with the specified register. The registers in the returned vector will never overlap with each other, but they will all overlap with the specified register. </p>

</div>
</div>
<a id="a210231510a1561f91a77511ab6a3a14a" name="a210231510a1561f91a77511ab6a3a14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210231510a1561f91a77511ab6a3a14a">&#9670;&#160;</a></span>erase_register()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::erase_register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">RiscOperators</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Cause a register to not be stored. </p>
<p>Erases all record of the specified register. The <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html" title="Base class for most instruction semantics RISC operators.">RiscOperators</a> pointer is used for its extract operation if the specified register is not exactly stored in the state, such as if the state stores RIP and one wants to erase only the 32-bits overlapping with EIP. </p>

</div>
</div>
<a id="a42a8e1f3cadab6f10ab67a9c5a8b5d67" name="a42a8e1f3cadab6f10ab67a9c5a8b5d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8e1f3cadab6f10ab67a9c5a8b5d67">&#9670;&#160;</a></span>traverse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::traverse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html">Visitor</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Traverse register/value pairs. </p>
<p>Traverses all the (non-overlapping) registers and their values, calling the specified functor for each register/value pair. If the functor returns a new <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1SValue.html" title="Base class for semantic values.">SValue</a> then the return value becomes the new value for that register. The new value must have the same width as the register.</p>
<p>For example, the following code performs a symbolic substitution across all the registers:</p>
<div class="fragment"><div class="line"><span class="keyword">struct </span>Substitution: <a class="code hl_class" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html">BaseSemantics::RegisterStateGeneric::Visitor</a> {</div>
<div class="line">    <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">SymbolicSemantics::SValuePtr</a> from, to;</div>
<div class="line"> </div>
<div class="line">    Substitution(<span class="keyword">const</span> <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">SymbolicSemantics::SValuePtr</a> &amp;from, <span class="keyword">const</span> <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">SymbolicSemantics::SValuePtr</a> &amp;to)</div>
<div class="line">        : from(from), to(to) {}</div>
<div class="line"> </div>
<div class="line">    <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">BaseSemantics::SValuePtr</a> operator()(<a class="code hl_class" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> reg, <span class="keyword">const</span> <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">BaseSemantics::SValuePtr</a> &amp;val_) {</div>
<div class="line">        <a class="code hl_class" href="classSawyer_1_1SharedPointer.html">SymbolicSemantics::SValuePtr</a> val = SymbolicSemantics::SValue::promote(val_);</div>
<div class="line">        <span class="keywordflow">return</span> val-&gt;substitute(from, to);</div>
<div class="line">    }</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><a class="code hl_typedef" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1SymbolicSemantics.html#acc48f9fd1f86a6920ec0c00307941292">SymbolicSemantics::SValuePtr</a> original_esp = ...;</div>
<div class="line"><a class="code hl_typedef" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1SymbolicSemantics.html#acc48f9fd1f86a6920ec0c00307941292">SymbolicSemantics::SValuePtr</a> fp = ...; <span class="comment">// the frame pointer in terms of original_esp</span></div>
<div class="line">Substitution subst(original_esp, fp);</div>
<div class="line"><a class="code hl_typedef" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#abf9e6c73019d8141b36898b24c422ee9">RegisterStateGenericPtr</a> regs = ...;</div>
<div class="line">std::cerr &lt;&lt;*regs; <span class="comment">// register values before substitution</span></div>
<div class="line">regs-&gt;traverse(subst);</div>
<div class="line">std::cerr &lt;&lt;*regs; <span class="comment">// all original_esp have been replaced by fp</span></div>
<div class="ttc" id="aclassRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor_html"><div class="ttname"><a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::Visitor</a></div><div class="ttdoc">Functors for traversing register values in a register state.</div><div class="ttdef"><b>Definition</b> <a href="RegisterStateGeneric_8h_source.html#l00431">RegisterStateGeneric.h:431</a></div></div>
<div class="ttc" id="aclassSawyer_1_1SharedPointer_html"><div class="ttname"><a href="classSawyer_1_1SharedPointer.html">Sawyer::SharedPointer</a></div><div class="ttdoc">Reference-counting intrusive smart pointer.</div><div class="ttdef"><b>Definition</b> <a href="SharedPointer_8h_source.html#l00065">SharedPointer.h:65</a></div></div>
<div class="ttc" id="anamespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1SymbolicSemantics_html_acc48f9fd1f86a6920ec0c00307941292"><div class="ttname"><a href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1SymbolicSemantics.html#acc48f9fd1f86a6920ec0c00307941292">Rose::BinaryAnalysis::InstructionSemantics::SymbolicSemantics::SValuePtr</a></div><div class="ttdeci">Sawyer::SharedPointer&lt; class SValue &gt; SValuePtr</div><div class="ttdoc">Shared-ownership pointer for symbolic semantic value.</div><div class="ttdef"><b>Definition</b> <a href="SymbolicSemantics_8h_source.html#l00117">SymbolicSemantics.h:117</a></div></div>
</div><!-- fragment --><p>As with most ROSE and STL traversals, the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric_1_1Visitor.html" title="Functors for traversing register values in a register state.">Visitor</a> is not allowed to modify the structure of the object over which it is traversing. In other words, it's permissible to change the values pointed to by the state, but it is not permissible to perform any operation that might change the list of register parts by adding, removing, or combining parts. This includes calling <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a3c92f167514c476adab3b83a857ab3ac">readRegister</a> and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#abf338f54f6cc3909e98b38748555b47c">writeRegister</a> except when the register being read or written is already exactly stored in the state as indicated by <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#a4c40bbd8825b9c088a2551875f4674e0">is_exactly_stored</a>. </p>

</div>
</div>
<a id="a4b4b82ff8d0964d047133d8f29a8bd87" name="a4b4b82ff8d0964d047133d8f29a8bd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4b82ff8d0964d047133d8f29a8bd87">&#9670;&#160;</a></span>hasWritersAny()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::hasWritersAny </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether a register has writers. </p>
<p>Returns true if the specified register has writers. The "Any" version returns true if any bits of the register have writers, and the "All" version returns true if all bits of the register have writers (but not necessarily all the same writer). </p>

</div>
</div>
<a id="a8513ff07fea6e4dff5e06bc37a8b9b5c" name="a8513ff07fea6e4dff5e06bc37a8b9b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8513ff07fea6e4dff5e06bc37a8b9b5c">&#9670;&#160;</a></span>hasWritersAll()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::hasWritersAll </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether a register has writers. </p>
<p>Returns true if the specified register has writers. The "Any" version returns true if any bits of the register have writers, and the "All" version returns true if all bits of the register have writers (but not necessarily all the same writer). </p>

</div>
</div>
<a id="a8fd631f0a3089a2690d9a7c2727c2362" name="a8fd631f0a3089a2690d9a7c2727c2362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd631f0a3089a2690d9a7c2727c2362">&#9670;&#160;</a></span>getWritersUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::getWritersUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get writer information. </p>
<p>Returns all instruction addresses that have written to at least part of the specified register. For instance, if instruction 0x1234 and 0x4321 wrote to AL and instruction 0x5678 wrote to AH then this method would return the set {0x1234, 0x4321, 0x5678} as the writers of AX. </p>

</div>
</div>
<a id="a8871e3d9c52ab9551e9ed90c3e0f7aa7" name="a8871e3d9c52ab9551e9ed90c3e0f7aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8871e3d9c52ab9551e9ed90c3e0f7aa7">&#9670;&#160;</a></span>getWritersIntersection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::getWritersIntersection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get writer information. </p>
<p>Returns the set of instruction addresses that have written to the entire specified register. For instance, if instruction 0x1234 and 0x4321 wrote to AL and instructions 0x1234 and 0x5678 wrote to AH then this method will return the set {0x1234} as the writers of AX. </p>

</div>
</div>
<a id="a05cb4d265ec7b8514db8eda8e4d9c4bc" name="a05cb4d265ec7b8514db8eda8e4d9c4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05cb4d265ec7b8514db8eda8e4d9c4bc">&#9670;&#160;</a></span>insertWriters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::insertWriters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;&#160;</td>
          <td class="paramname"><em>writerVas</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert writer information. </p>
<p>Adds the specified instruction addresses as writers of the specified register. Any previously existing writer addresses are not affected. Returns true if any addresses were inserted, false if they all already existed. A single writer address can also be specified due to the AddressSet implicit constructor. </p>

</div>
</div>
<a id="abcff4cd3fc3d867c02ca58cbb584ae4c" name="abcff4cd3fc3d867c02ca58cbb584ae4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcff4cd3fc3d867c02ca58cbb584ae4c">&#9670;&#160;</a></span>eraseWriters() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseWriters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;&#160;</td>
          <td class="paramname"><em>writerVas</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase specified writers. </p>
<p>Removes the specified addresses from the set of writers for the register without affecting other addresses that might also be present. Returns true if none of the writer addresses existed, false if any were removed. A single writer address can also be specified due to the AddressSet implicit constructor. </p>

</div>
</div>
<a id="a416439dd1079453f77e2b7f0bd137ba3" name="a416439dd1079453f77e2b7f0bd137ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416439dd1079453f77e2b7f0bd137ba3">&#9670;&#160;</a></span>setWriters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::setWriters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#ad0b0c6110555abc8f99fc61120c633b1">AddressSet</a> &amp;&#160;</td>
          <td class="paramname"><em>writers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set writer information. </p>
<p>Changes the writer information to be exactly the specified address or set of addresses. A single writer address can also be specified due to the AddressSet implicit constructor. </p>

</div>
</div>
<a id="a1fd0fdf18217c2ff11c3aae5b298cbac" name="a1fd0fdf18217c2ff11c3aae5b298cbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd0fdf18217c2ff11c3aae5b298cbac">&#9670;&#160;</a></span>eraseWriters() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseWriters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase all writers. </p>
<p>If a register descriptor is provided then all writers are removed for that register only. Otherwise all writers are removed for all registers. </p>

</div>
</div>
<a id="a4bdcfb4bdd81b0c6fd826c2d38298e77" name="a4bdcfb4bdd81b0c6fd826c2d38298e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdcfb4bdd81b0c6fd826c2d38298e77">&#9670;&#160;</a></span>eraseWriters() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseWriters </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase all writers. </p>
<p>If a register descriptor is provided then all writers are removed for that register only. Otherwise all writers are removed for all registers. </p>

</div>
</div>
<a id="a7e9684f0cf6c3488afa7b71156fc3d06" name="a7e9684f0cf6c3488afa7b71156fc3d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9684f0cf6c3488afa7b71156fc3d06">&#9670;&#160;</a></span>hasPropertyAny()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::hasPropertyAny </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether a register has the specified property. </p>
<p>Returns true if the register has the specified property. The "Any" version returns true if any bits of the register have the property, while the "All" version returns true if all bits of the register have the property. </p>

</div>
</div>
<a id="ad53779ffbd47f2d7e3c5fc625f1c53a4" name="ad53779ffbd47f2d7e3c5fc625f1c53a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53779ffbd47f2d7e3c5fc625f1c53a4">&#9670;&#160;</a></span>hasPropertyAll()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::hasPropertyAll </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether a register has the specified property. </p>
<p>Returns true if the register has the specified property. The "Any" version returns true if any bits of the register have the property, while the "All" version returns true if all bits of the register have the property. </p>

</div>
</div>
<a id="ad714b405b8dab35ff0cdfd33feae8263" name="ad714b405b8dab35ff0cdfd33feae8263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad714b405b8dab35ff0cdfd33feae8263">&#9670;&#160;</a></span>getPropertiesUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::getPropertiesUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get properties. </p>
<p>Returns the Boolean properties associated with the specified register. The "Union" version returns the union of the properties across all bits of the register, while the "Intersection" version returns the set of properties that are defined for all bits of the register. </p>

</div>
</div>
<a id="af6254645c5365b93668524db670b1243" name="af6254645c5365b93668524db670b1243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6254645c5365b93668524db670b1243">&#9670;&#160;</a></span>getPropertiesIntersection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::getPropertiesIntersection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get properties. </p>
<p>Returns the Boolean properties associated with the specified register. The "Union" version returns the union of the properties across all bits of the register, while the "Intersection" version returns the set of properties that are defined for all bits of the register. </p>

</div>
</div>
<a id="a0408aefc48250631d642cd4f4167a7b7" name="a0408aefc48250631d642cd4f4167a7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0408aefc48250631d642cd4f4167a7b7">&#9670;&#160;</a></span>insertProperties()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::insertProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert Boolean properties. </p>
<p>Inserts the specified properties for all bits of the specified register without affecting any other properties. Returns true if a property was inserted anywhere, false if all specified properties already existed everywhere in the specified register. A single property can also be specified due to the RegisterProperties implicit constructor. </p>

</div>
</div>
<a id="aac5051fbd1c68e76bfcc8b07ad606936" name="aac5051fbd1c68e76bfcc8b07ad606936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5051fbd1c68e76bfcc8b07ad606936">&#9670;&#160;</a></span>eraseProperties() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase Boolean properties. </p>
<p>Removes the speciied properties from the specified register. Returns true if any of the properties were erased, false if none of them already existed. A single property can also be specified due to the RegisterProperties implicit constructor. </p>

</div>
</div>
<a id="aea93cb143ab727c535f3741a373568d4" name="aea93cb143ab727c535f3741a373568d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea93cb143ab727c535f3741a373568d4">&#9670;&#160;</a></span>setProperties()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::setProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assign property set. </p>
<p>Assigns the specified property set (or single property) to the specified register. The register will then contain only those specified properties. </p>

</div>
</div>
<a id="a767058d75134bd7c7f9e08d007e69388" name="a767058d75134bd7c7f9e08d007e69388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767058d75134bd7c7f9e08d007e69388">&#9670;&#160;</a></span>eraseProperties() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase all Boolean properties. </p>
<p>Removes all properties from the specified register (or all registers). </p>

</div>
</div>
<a id="a901d35dedec90063f192d9b30fc3e92f" name="a901d35dedec90063f192d9b30fc3e92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901d35dedec90063f192d9b30fc3e92f">&#9670;&#160;</a></span>eraseProperties() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::eraseProperties </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Erase all Boolean properties. </p>
<p>Removes all properties from the specified register (or all registers). </p>

</div>
</div>
<a id="ad938fc36cfcbbe4193c70a8853fa304e" name="ad938fc36cfcbbe4193c70a8853fa304e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad938fc36cfcbbe4193c70a8853fa304e">&#9670;&#160;</a></span>findProperties()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> &gt; Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::findProperties </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;&#160;</td>
          <td class="paramname"><em>required</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a> &amp;&#160;</td>
          <td class="paramname"><em>prohibited</em> = <code><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#af30dcf31acb3377a9e93cb01fed02e8a">InputOutputPropertySet</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get registers having certain properties. </p>
<p>Return a list of registers that have the <code>required</code> properties and lack the <code>prohibited</code> properties. The returned list contains the largest registers that satisfy the conditions. </p>

</div>
</div>
<a id="acb5eee52d5dba75fcb01e45255a528fa" name="acb5eee52d5dba75fcb01e45255a528fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5eee52d5dba75fcb01e45255a528fa">&#9670;&#160;</a></span>updateWriteProperties()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::updateWriteProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a96e09b0e1dcaecba7ba2201ccc84045a">InputOutputProperty</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update register properties after writing to a register. </p>
<p>This should be called by all implementations of <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html#aa9c3fb1542c15a3b553c38b42fa19161">BaseSemantics::RiscOperators::writeRegister</a>. Depending on the domain, it usually adds the WRITE or INIT property to the bits of the rgister. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#a17d7f885aa600fd7f7a9e91910c0276c">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<a id="a0338996c6def7fb4ed9db0a9f6677473" name="a0338996c6def7fb4ed9db0a9f6677473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0338996c6def7fb4ed9db0a9f6677473">&#9670;&#160;</a></span>updateReadProperties()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::updateReadProperties </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update register properties after reading a register. </p>
<p>This should be called by all implementations of <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html#af1d80abf1c0a958a9ac82cdd3a5c3dd3">BaseSemantics::RiscOperators::readRegister</a>. Depending on the semantic domain, it usually adds the READ property to all bits of the register, and conditionally adds READ_BEFORE_WRITE and/or READ_UNINITIALIZED properties to parts of the register. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterState.html#ac0fe4958ebb90f25d9fb35f9700124a6">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterState</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae2553ce560476547a9972f3f7ee645a7" name="ae2553ce560476547a9972f3f7ee645a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2553ce560476547a9972f3f7ee645a7">&#9670;&#160;</a></span>registers_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RegisterStateGeneric.html#af689acc7315f4773e3f9e14be92cbc4f">Registers</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::RegisterStateGeneric::registers_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Values for registers that have been accessed. </p>
<p>This is a map whose keys are major/minor pairs and whose values are IntervalSetMaps that associate a value with non-overlapping ranges of bits. When reading or writing a register, the register being accessed is guaranteed to overlap only with those registers on the matching major-minor list, if it overlaps at all. The lists are typically short (e.g., one list might refer to all the parts of the x86 RAX register, but the RBX parts would be on a different list. None of the registers stored on a particular list overlap with any other register on that same list; when adding new register that would overlap, the registers with which it overlaps must be removed first. </p>

<p class="definition">Definition at line <a class="el" href="RegisterStateGeneric_8h_source.html#l00179">179</a> of file <a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="RegisterStateGeneric_8h_source.html">RegisterStateGeneric.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:09:09 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
