0.6
2018.2
Jun 14 2018
20:07:38
/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1550912304,verilog,,/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/top.v,,fifo_generator_0,,,,,,,,
/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/tb_top.v,1550912981,verilog,,,,tb_top,,,,,,,,
/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/top.v,1550913238,verilog,,/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/tb_top.v,,top,,,,,,,,
