// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dft_dft_Pipeline_VITIS_LOOP_28_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln1,
        temp_reload,
        temp_1_reload,
        temp_2_reload,
        temp_3_reload,
        temp_4_reload,
        temp_5_reload,
        temp_6_reload,
        temp_7_reload,
        temp_8_reload,
        temp_9_reload,
        temp_10_reload,
        temp_11_reload,
        temp_12_reload,
        temp_13_reload,
        temp_14_reload,
        temp_15_reload,
        temp_16_reload,
        temp_17_reload,
        temp_18_reload,
        temp_19_reload,
        temp_20_reload,
        temp_21_reload,
        temp_22_reload,
        temp_23_reload,
        temp_24_reload,
        temp_25_reload,
        temp_26_reload,
        temp_27_reload,
        temp_28_reload,
        temp_29_reload,
        temp_30_reload,
        temp_31_reload,
        temp_32_reload,
        temp_33_reload,
        temp_34_reload,
        temp_35_reload,
        temp_36_reload,
        temp_37_reload,
        temp_38_reload,
        temp_39_reload,
        temp_40_reload,
        temp_41_reload,
        temp_42_reload,
        temp_43_reload,
        temp_44_reload,
        temp_45_reload,
        temp_46_reload,
        temp_47_reload,
        temp_48_reload,
        temp_49_reload,
        temp_50_reload,
        temp_51_reload,
        temp_52_reload,
        temp_53_reload,
        temp_54_reload,
        temp_55_reload,
        temp_56_reload,
        temp_57_reload,
        temp_58_reload,
        temp_59_reload,
        temp_60_reload,
        temp_61_reload,
        temp_62_reload,
        temp_63_reload,
        temp_64_reload,
        temp_65_reload,
        temp_66_reload,
        temp_67_reload,
        temp_68_reload,
        temp_69_reload,
        temp_70_reload,
        temp_71_reload,
        temp_72_reload,
        temp_73_reload,
        temp_74_reload,
        temp_75_reload,
        temp_76_reload,
        temp_77_reload,
        temp_78_reload,
        temp_79_reload,
        temp_80_reload,
        temp_81_reload,
        temp_82_reload,
        temp_83_reload,
        temp_84_reload,
        temp_85_reload,
        temp_86_reload,
        temp_87_reload,
        temp_88_reload,
        temp_89_reload,
        temp_90_reload,
        temp_91_reload,
        temp_92_reload,
        temp_93_reload,
        temp_94_reload,
        temp_95_reload,
        temp_96_reload,
        temp_97_reload,
        temp_98_reload,
        temp_99_reload,
        temp_100_reload,
        temp_101_reload,
        temp_102_reload,
        temp_103_reload,
        temp_104_reload,
        temp_105_reload,
        temp_106_reload,
        temp_107_reload,
        temp_108_reload,
        temp_109_reload,
        temp_110_reload,
        temp_111_reload,
        temp_112_reload,
        temp_113_reload,
        temp_114_reload,
        temp_115_reload,
        temp_116_reload,
        temp_117_reload,
        temp_118_reload,
        temp_119_reload,
        temp_120_reload,
        temp_121_reload,
        temp_122_reload,
        temp_123_reload,
        temp_124_reload,
        temp_125_reload,
        temp_126_reload,
        temp_127_reload,
        temp_128_reload,
        temp_129_reload,
        temp_130_reload,
        temp_131_reload,
        temp_132_reload,
        temp_133_reload,
        temp_134_reload,
        temp_135_reload,
        temp_136_reload,
        temp_137_reload,
        temp_138_reload,
        temp_139_reload,
        temp_140_reload,
        temp_141_reload,
        temp_142_reload,
        temp_143_reload,
        temp_144_reload,
        temp_145_reload,
        temp_146_reload,
        temp_147_reload,
        temp_148_reload,
        temp_149_reload,
        temp_150_reload,
        temp_151_reload,
        temp_152_reload,
        temp_153_reload,
        temp_154_reload,
        temp_155_reload,
        temp_156_reload,
        temp_157_reload,
        temp_158_reload,
        temp_159_reload,
        temp_160_reload,
        temp_161_reload,
        temp_162_reload,
        temp_163_reload,
        temp_164_reload,
        temp_165_reload,
        temp_166_reload,
        temp_167_reload,
        temp_168_reload,
        temp_169_reload,
        temp_170_reload,
        temp_171_reload,
        temp_172_reload,
        temp_173_reload,
        temp_174_reload,
        temp_175_reload,
        temp_176_reload,
        temp_177_reload,
        temp_178_reload,
        temp_179_reload,
        temp_180_reload,
        temp_181_reload,
        temp_182_reload,
        temp_183_reload,
        temp_184_reload,
        temp_185_reload,
        temp_186_reload,
        temp_187_reload,
        temp_188_reload,
        temp_189_reload,
        temp_190_reload,
        temp_191_reload,
        temp_192_reload,
        temp_193_reload,
        temp_194_reload,
        temp_195_reload,
        temp_196_reload,
        temp_197_reload,
        temp_198_reload,
        temp_199_reload,
        temp_200_reload,
        temp_201_reload,
        temp_202_reload,
        temp_203_reload,
        temp_204_reload,
        temp_205_reload,
        temp_206_reload,
        temp_207_reload,
        temp_208_reload,
        temp_209_reload,
        temp_210_reload,
        temp_211_reload,
        temp_212_reload,
        temp_213_reload,
        temp_214_reload,
        temp_215_reload,
        temp_216_reload,
        temp_217_reload,
        temp_218_reload,
        temp_219_reload,
        temp_220_reload,
        temp_221_reload,
        temp_222_reload,
        temp_223_reload,
        temp_224_reload,
        temp_225_reload,
        temp_226_reload,
        temp_227_reload,
        temp_228_reload,
        temp_229_reload,
        temp_230_reload,
        temp_231_reload,
        temp_232_reload,
        temp_233_reload,
        temp_234_reload,
        temp_235_reload,
        temp_236_reload,
        temp_237_reload,
        temp_238_reload,
        temp_239_reload,
        temp_240_reload,
        temp_241_reload,
        temp_242_reload,
        temp_243_reload,
        temp_244_reload,
        temp_245_reload,
        temp_246_reload,
        temp_247_reload,
        temp_248_reload,
        temp_249_reload,
        temp_250_reload,
        temp_251_reload,
        temp_252_reload,
        temp_253_reload,
        temp_254_reload,
        temp_255_reload,
        sum_i_out,
        sum_i_out_ap_vld,
        sum_r_out,
        sum_r_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] trunc_ln1;
input  [31:0] temp_reload;
input  [31:0] temp_1_reload;
input  [31:0] temp_2_reload;
input  [31:0] temp_3_reload;
input  [31:0] temp_4_reload;
input  [31:0] temp_5_reload;
input  [31:0] temp_6_reload;
input  [31:0] temp_7_reload;
input  [31:0] temp_8_reload;
input  [31:0] temp_9_reload;
input  [31:0] temp_10_reload;
input  [31:0] temp_11_reload;
input  [31:0] temp_12_reload;
input  [31:0] temp_13_reload;
input  [31:0] temp_14_reload;
input  [31:0] temp_15_reload;
input  [31:0] temp_16_reload;
input  [31:0] temp_17_reload;
input  [31:0] temp_18_reload;
input  [31:0] temp_19_reload;
input  [31:0] temp_20_reload;
input  [31:0] temp_21_reload;
input  [31:0] temp_22_reload;
input  [31:0] temp_23_reload;
input  [31:0] temp_24_reload;
input  [31:0] temp_25_reload;
input  [31:0] temp_26_reload;
input  [31:0] temp_27_reload;
input  [31:0] temp_28_reload;
input  [31:0] temp_29_reload;
input  [31:0] temp_30_reload;
input  [31:0] temp_31_reload;
input  [31:0] temp_32_reload;
input  [31:0] temp_33_reload;
input  [31:0] temp_34_reload;
input  [31:0] temp_35_reload;
input  [31:0] temp_36_reload;
input  [31:0] temp_37_reload;
input  [31:0] temp_38_reload;
input  [31:0] temp_39_reload;
input  [31:0] temp_40_reload;
input  [31:0] temp_41_reload;
input  [31:0] temp_42_reload;
input  [31:0] temp_43_reload;
input  [31:0] temp_44_reload;
input  [31:0] temp_45_reload;
input  [31:0] temp_46_reload;
input  [31:0] temp_47_reload;
input  [31:0] temp_48_reload;
input  [31:0] temp_49_reload;
input  [31:0] temp_50_reload;
input  [31:0] temp_51_reload;
input  [31:0] temp_52_reload;
input  [31:0] temp_53_reload;
input  [31:0] temp_54_reload;
input  [31:0] temp_55_reload;
input  [31:0] temp_56_reload;
input  [31:0] temp_57_reload;
input  [31:0] temp_58_reload;
input  [31:0] temp_59_reload;
input  [31:0] temp_60_reload;
input  [31:0] temp_61_reload;
input  [31:0] temp_62_reload;
input  [31:0] temp_63_reload;
input  [31:0] temp_64_reload;
input  [31:0] temp_65_reload;
input  [31:0] temp_66_reload;
input  [31:0] temp_67_reload;
input  [31:0] temp_68_reload;
input  [31:0] temp_69_reload;
input  [31:0] temp_70_reload;
input  [31:0] temp_71_reload;
input  [31:0] temp_72_reload;
input  [31:0] temp_73_reload;
input  [31:0] temp_74_reload;
input  [31:0] temp_75_reload;
input  [31:0] temp_76_reload;
input  [31:0] temp_77_reload;
input  [31:0] temp_78_reload;
input  [31:0] temp_79_reload;
input  [31:0] temp_80_reload;
input  [31:0] temp_81_reload;
input  [31:0] temp_82_reload;
input  [31:0] temp_83_reload;
input  [31:0] temp_84_reload;
input  [31:0] temp_85_reload;
input  [31:0] temp_86_reload;
input  [31:0] temp_87_reload;
input  [31:0] temp_88_reload;
input  [31:0] temp_89_reload;
input  [31:0] temp_90_reload;
input  [31:0] temp_91_reload;
input  [31:0] temp_92_reload;
input  [31:0] temp_93_reload;
input  [31:0] temp_94_reload;
input  [31:0] temp_95_reload;
input  [31:0] temp_96_reload;
input  [31:0] temp_97_reload;
input  [31:0] temp_98_reload;
input  [31:0] temp_99_reload;
input  [31:0] temp_100_reload;
input  [31:0] temp_101_reload;
input  [31:0] temp_102_reload;
input  [31:0] temp_103_reload;
input  [31:0] temp_104_reload;
input  [31:0] temp_105_reload;
input  [31:0] temp_106_reload;
input  [31:0] temp_107_reload;
input  [31:0] temp_108_reload;
input  [31:0] temp_109_reload;
input  [31:0] temp_110_reload;
input  [31:0] temp_111_reload;
input  [31:0] temp_112_reload;
input  [31:0] temp_113_reload;
input  [31:0] temp_114_reload;
input  [31:0] temp_115_reload;
input  [31:0] temp_116_reload;
input  [31:0] temp_117_reload;
input  [31:0] temp_118_reload;
input  [31:0] temp_119_reload;
input  [31:0] temp_120_reload;
input  [31:0] temp_121_reload;
input  [31:0] temp_122_reload;
input  [31:0] temp_123_reload;
input  [31:0] temp_124_reload;
input  [31:0] temp_125_reload;
input  [31:0] temp_126_reload;
input  [31:0] temp_127_reload;
input  [31:0] temp_128_reload;
input  [31:0] temp_129_reload;
input  [31:0] temp_130_reload;
input  [31:0] temp_131_reload;
input  [31:0] temp_132_reload;
input  [31:0] temp_133_reload;
input  [31:0] temp_134_reload;
input  [31:0] temp_135_reload;
input  [31:0] temp_136_reload;
input  [31:0] temp_137_reload;
input  [31:0] temp_138_reload;
input  [31:0] temp_139_reload;
input  [31:0] temp_140_reload;
input  [31:0] temp_141_reload;
input  [31:0] temp_142_reload;
input  [31:0] temp_143_reload;
input  [31:0] temp_144_reload;
input  [31:0] temp_145_reload;
input  [31:0] temp_146_reload;
input  [31:0] temp_147_reload;
input  [31:0] temp_148_reload;
input  [31:0] temp_149_reload;
input  [31:0] temp_150_reload;
input  [31:0] temp_151_reload;
input  [31:0] temp_152_reload;
input  [31:0] temp_153_reload;
input  [31:0] temp_154_reload;
input  [31:0] temp_155_reload;
input  [31:0] temp_156_reload;
input  [31:0] temp_157_reload;
input  [31:0] temp_158_reload;
input  [31:0] temp_159_reload;
input  [31:0] temp_160_reload;
input  [31:0] temp_161_reload;
input  [31:0] temp_162_reload;
input  [31:0] temp_163_reload;
input  [31:0] temp_164_reload;
input  [31:0] temp_165_reload;
input  [31:0] temp_166_reload;
input  [31:0] temp_167_reload;
input  [31:0] temp_168_reload;
input  [31:0] temp_169_reload;
input  [31:0] temp_170_reload;
input  [31:0] temp_171_reload;
input  [31:0] temp_172_reload;
input  [31:0] temp_173_reload;
input  [31:0] temp_174_reload;
input  [31:0] temp_175_reload;
input  [31:0] temp_176_reload;
input  [31:0] temp_177_reload;
input  [31:0] temp_178_reload;
input  [31:0] temp_179_reload;
input  [31:0] temp_180_reload;
input  [31:0] temp_181_reload;
input  [31:0] temp_182_reload;
input  [31:0] temp_183_reload;
input  [31:0] temp_184_reload;
input  [31:0] temp_185_reload;
input  [31:0] temp_186_reload;
input  [31:0] temp_187_reload;
input  [31:0] temp_188_reload;
input  [31:0] temp_189_reload;
input  [31:0] temp_190_reload;
input  [31:0] temp_191_reload;
input  [31:0] temp_192_reload;
input  [31:0] temp_193_reload;
input  [31:0] temp_194_reload;
input  [31:0] temp_195_reload;
input  [31:0] temp_196_reload;
input  [31:0] temp_197_reload;
input  [31:0] temp_198_reload;
input  [31:0] temp_199_reload;
input  [31:0] temp_200_reload;
input  [31:0] temp_201_reload;
input  [31:0] temp_202_reload;
input  [31:0] temp_203_reload;
input  [31:0] temp_204_reload;
input  [31:0] temp_205_reload;
input  [31:0] temp_206_reload;
input  [31:0] temp_207_reload;
input  [31:0] temp_208_reload;
input  [31:0] temp_209_reload;
input  [31:0] temp_210_reload;
input  [31:0] temp_211_reload;
input  [31:0] temp_212_reload;
input  [31:0] temp_213_reload;
input  [31:0] temp_214_reload;
input  [31:0] temp_215_reload;
input  [31:0] temp_216_reload;
input  [31:0] temp_217_reload;
input  [31:0] temp_218_reload;
input  [31:0] temp_219_reload;
input  [31:0] temp_220_reload;
input  [31:0] temp_221_reload;
input  [31:0] temp_222_reload;
input  [31:0] temp_223_reload;
input  [31:0] temp_224_reload;
input  [31:0] temp_225_reload;
input  [31:0] temp_226_reload;
input  [31:0] temp_227_reload;
input  [31:0] temp_228_reload;
input  [31:0] temp_229_reload;
input  [31:0] temp_230_reload;
input  [31:0] temp_231_reload;
input  [31:0] temp_232_reload;
input  [31:0] temp_233_reload;
input  [31:0] temp_234_reload;
input  [31:0] temp_235_reload;
input  [31:0] temp_236_reload;
input  [31:0] temp_237_reload;
input  [31:0] temp_238_reload;
input  [31:0] temp_239_reload;
input  [31:0] temp_240_reload;
input  [31:0] temp_241_reload;
input  [31:0] temp_242_reload;
input  [31:0] temp_243_reload;
input  [31:0] temp_244_reload;
input  [31:0] temp_245_reload;
input  [31:0] temp_246_reload;
input  [31:0] temp_247_reload;
input  [31:0] temp_248_reload;
input  [31:0] temp_249_reload;
input  [31:0] temp_250_reload;
input  [31:0] temp_251_reload;
input  [31:0] temp_252_reload;
input  [31:0] temp_253_reload;
input  [31:0] temp_254_reload;
input  [31:0] temp_255_reload;
output  [31:0] sum_i_out;
output   sum_i_out_ap_vld;
output  [31:0] sum_r_out;
output   sum_r_out_ap_vld;

reg ap_idle;
reg sum_i_out_ap_vld;
reg sum_r_out_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state10_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln28_reg_2804;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] cos_coefficients_table_address0;
reg    cos_coefficients_table_ce0;
wire   [31:0] cos_coefficients_table_q0;
wire   [7:0] sin_coefficients_table_address0;
reg    sin_coefficients_table_ce0;
wire   [31:0] sin_coefficients_table_q0;
wire   [31:0] grp_fu_2158_p2;
reg   [31:0] reg_2166;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state12_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln28_fu_2193_p2;
reg   [0:0] icmp_ln28_reg_2804_pp0_iter1_reg;
wire   [31:0] tmp_fu_2214_p258;
reg   [31:0] tmp_reg_2808;
reg   [31:0] cos_coefficients_table_load_reg_2823;
reg   [31:0] sin_coefficients_table_load_reg_2828;
wire   [31:0] grp_fu_2162_p2;
reg   [31:0] mul_reg_2833;
reg   [31:0] mul1_reg_2843;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state13_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln32_fu_2732_p1;
wire    ap_block_pp0_stage0;
reg   [7:0] index_fu_560;
wire   [7:0] add_ln31_fu_2208_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_index_load;
reg   [31:0] sum_r_fu_564;
reg   [31:0] ap_sig_allocacmp_sum_r_load;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [31:0] sum_i_fu_568;
reg   [31:0] ap_sig_allocacmp_sum_i_load;
reg   [8:0] n_fu_572;
wire   [8:0] add_ln28_fu_2199_p2;
reg   [8:0] ap_sig_allocacmp_n_1;
wire    ap_block_pp0_stage2_01001;
reg   [31:0] grp_fu_2158_p0;
reg   [31:0] grp_fu_2158_p1;
reg   [31:0] grp_fu_2162_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage4_11001;
reg    ap_condition_exit_pp0_iter1_stage2;
reg    ap_idle_pp0_0to0;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

dft_dft_Pipeline_VITIS_LOOP_28_3_cos_coefficients_table_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
cos_coefficients_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_coefficients_table_address0),
    .ce0(cos_coefficients_table_ce0),
    .q0(cos_coefficients_table_q0)
);

dft_dft_Pipeline_VITIS_LOOP_28_3_sin_coefficients_table_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sin_coefficients_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_coefficients_table_address0),
    .ce0(sin_coefficients_table_ce0),
    .q0(sin_coefficients_table_q0)
);

dft_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U515(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2158_p0),
    .din1(grp_fu_2158_p1),
    .ce(1'b1),
    .dout(grp_fu_2158_p2)
);

dft_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_2808),
    .din1(grp_fu_2162_p1),
    .ce(1'b1),
    .dout(grp_fu_2162_p2)
);

dft_mux_2569_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mux_2569_32_1_1_U517(
    .din0(temp_reload),
    .din1(temp_1_reload),
    .din2(temp_2_reload),
    .din3(temp_3_reload),
    .din4(temp_4_reload),
    .din5(temp_5_reload),
    .din6(temp_6_reload),
    .din7(temp_7_reload),
    .din8(temp_8_reload),
    .din9(temp_9_reload),
    .din10(temp_10_reload),
    .din11(temp_11_reload),
    .din12(temp_12_reload),
    .din13(temp_13_reload),
    .din14(temp_14_reload),
    .din15(temp_15_reload),
    .din16(temp_16_reload),
    .din17(temp_17_reload),
    .din18(temp_18_reload),
    .din19(temp_19_reload),
    .din20(temp_20_reload),
    .din21(temp_21_reload),
    .din22(temp_22_reload),
    .din23(temp_23_reload),
    .din24(temp_24_reload),
    .din25(temp_25_reload),
    .din26(temp_26_reload),
    .din27(temp_27_reload),
    .din28(temp_28_reload),
    .din29(temp_29_reload),
    .din30(temp_30_reload),
    .din31(temp_31_reload),
    .din32(temp_32_reload),
    .din33(temp_33_reload),
    .din34(temp_34_reload),
    .din35(temp_35_reload),
    .din36(temp_36_reload),
    .din37(temp_37_reload),
    .din38(temp_38_reload),
    .din39(temp_39_reload),
    .din40(temp_40_reload),
    .din41(temp_41_reload),
    .din42(temp_42_reload),
    .din43(temp_43_reload),
    .din44(temp_44_reload),
    .din45(temp_45_reload),
    .din46(temp_46_reload),
    .din47(temp_47_reload),
    .din48(temp_48_reload),
    .din49(temp_49_reload),
    .din50(temp_50_reload),
    .din51(temp_51_reload),
    .din52(temp_52_reload),
    .din53(temp_53_reload),
    .din54(temp_54_reload),
    .din55(temp_55_reload),
    .din56(temp_56_reload),
    .din57(temp_57_reload),
    .din58(temp_58_reload),
    .din59(temp_59_reload),
    .din60(temp_60_reload),
    .din61(temp_61_reload),
    .din62(temp_62_reload),
    .din63(temp_63_reload),
    .din64(temp_64_reload),
    .din65(temp_65_reload),
    .din66(temp_66_reload),
    .din67(temp_67_reload),
    .din68(temp_68_reload),
    .din69(temp_69_reload),
    .din70(temp_70_reload),
    .din71(temp_71_reload),
    .din72(temp_72_reload),
    .din73(temp_73_reload),
    .din74(temp_74_reload),
    .din75(temp_75_reload),
    .din76(temp_76_reload),
    .din77(temp_77_reload),
    .din78(temp_78_reload),
    .din79(temp_79_reload),
    .din80(temp_80_reload),
    .din81(temp_81_reload),
    .din82(temp_82_reload),
    .din83(temp_83_reload),
    .din84(temp_84_reload),
    .din85(temp_85_reload),
    .din86(temp_86_reload),
    .din87(temp_87_reload),
    .din88(temp_88_reload),
    .din89(temp_89_reload),
    .din90(temp_90_reload),
    .din91(temp_91_reload),
    .din92(temp_92_reload),
    .din93(temp_93_reload),
    .din94(temp_94_reload),
    .din95(temp_95_reload),
    .din96(temp_96_reload),
    .din97(temp_97_reload),
    .din98(temp_98_reload),
    .din99(temp_99_reload),
    .din100(temp_100_reload),
    .din101(temp_101_reload),
    .din102(temp_102_reload),
    .din103(temp_103_reload),
    .din104(temp_104_reload),
    .din105(temp_105_reload),
    .din106(temp_106_reload),
    .din107(temp_107_reload),
    .din108(temp_108_reload),
    .din109(temp_109_reload),
    .din110(temp_110_reload),
    .din111(temp_111_reload),
    .din112(temp_112_reload),
    .din113(temp_113_reload),
    .din114(temp_114_reload),
    .din115(temp_115_reload),
    .din116(temp_116_reload),
    .din117(temp_117_reload),
    .din118(temp_118_reload),
    .din119(temp_119_reload),
    .din120(temp_120_reload),
    .din121(temp_121_reload),
    .din122(temp_122_reload),
    .din123(temp_123_reload),
    .din124(temp_124_reload),
    .din125(temp_125_reload),
    .din126(temp_126_reload),
    .din127(temp_127_reload),
    .din128(temp_128_reload),
    .din129(temp_129_reload),
    .din130(temp_130_reload),
    .din131(temp_131_reload),
    .din132(temp_132_reload),
    .din133(temp_133_reload),
    .din134(temp_134_reload),
    .din135(temp_135_reload),
    .din136(temp_136_reload),
    .din137(temp_137_reload),
    .din138(temp_138_reload),
    .din139(temp_139_reload),
    .din140(temp_140_reload),
    .din141(temp_141_reload),
    .din142(temp_142_reload),
    .din143(temp_143_reload),
    .din144(temp_144_reload),
    .din145(temp_145_reload),
    .din146(temp_146_reload),
    .din147(temp_147_reload),
    .din148(temp_148_reload),
    .din149(temp_149_reload),
    .din150(temp_150_reload),
    .din151(temp_151_reload),
    .din152(temp_152_reload),
    .din153(temp_153_reload),
    .din154(temp_154_reload),
    .din155(temp_155_reload),
    .din156(temp_156_reload),
    .din157(temp_157_reload),
    .din158(temp_158_reload),
    .din159(temp_159_reload),
    .din160(temp_160_reload),
    .din161(temp_161_reload),
    .din162(temp_162_reload),
    .din163(temp_163_reload),
    .din164(temp_164_reload),
    .din165(temp_165_reload),
    .din166(temp_166_reload),
    .din167(temp_167_reload),
    .din168(temp_168_reload),
    .din169(temp_169_reload),
    .din170(temp_170_reload),
    .din171(temp_171_reload),
    .din172(temp_172_reload),
    .din173(temp_173_reload),
    .din174(temp_174_reload),
    .din175(temp_175_reload),
    .din176(temp_176_reload),
    .din177(temp_177_reload),
    .din178(temp_178_reload),
    .din179(temp_179_reload),
    .din180(temp_180_reload),
    .din181(temp_181_reload),
    .din182(temp_182_reload),
    .din183(temp_183_reload),
    .din184(temp_184_reload),
    .din185(temp_185_reload),
    .din186(temp_186_reload),
    .din187(temp_187_reload),
    .din188(temp_188_reload),
    .din189(temp_189_reload),
    .din190(temp_190_reload),
    .din191(temp_191_reload),
    .din192(temp_192_reload),
    .din193(temp_193_reload),
    .din194(temp_194_reload),
    .din195(temp_195_reload),
    .din196(temp_196_reload),
    .din197(temp_197_reload),
    .din198(temp_198_reload),
    .din199(temp_199_reload),
    .din200(temp_200_reload),
    .din201(temp_201_reload),
    .din202(temp_202_reload),
    .din203(temp_203_reload),
    .din204(temp_204_reload),
    .din205(temp_205_reload),
    .din206(temp_206_reload),
    .din207(temp_207_reload),
    .din208(temp_208_reload),
    .din209(temp_209_reload),
    .din210(temp_210_reload),
    .din211(temp_211_reload),
    .din212(temp_212_reload),
    .din213(temp_213_reload),
    .din214(temp_214_reload),
    .din215(temp_215_reload),
    .din216(temp_216_reload),
    .din217(temp_217_reload),
    .din218(temp_218_reload),
    .din219(temp_219_reload),
    .din220(temp_220_reload),
    .din221(temp_221_reload),
    .din222(temp_222_reload),
    .din223(temp_223_reload),
    .din224(temp_224_reload),
    .din225(temp_225_reload),
    .din226(temp_226_reload),
    .din227(temp_227_reload),
    .din228(temp_228_reload),
    .din229(temp_229_reload),
    .din230(temp_230_reload),
    .din231(temp_231_reload),
    .din232(temp_232_reload),
    .din233(temp_233_reload),
    .din234(temp_234_reload),
    .din235(temp_235_reload),
    .din236(temp_236_reload),
    .din237(temp_237_reload),
    .din238(temp_238_reload),
    .din239(temp_239_reload),
    .din240(temp_240_reload),
    .din241(temp_241_reload),
    .din242(temp_242_reload),
    .din243(temp_243_reload),
    .din244(temp_244_reload),
    .din245(temp_245_reload),
    .din246(temp_246_reload),
    .din247(temp_247_reload),
    .din248(temp_248_reload),
    .din249(temp_249_reload),
    .din250(temp_250_reload),
    .din251(temp_251_reload),
    .din252(temp_252_reload),
    .din253(temp_253_reload),
    .din254(temp_254_reload),
    .din255(temp_255_reload),
    .din256(ap_sig_allocacmp_n_1),
    .dout(tmp_fu_2214_p258)
);

dft_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_2193_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            index_fu_560 <= add_ln31_fu_2208_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            index_fu_560 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_2193_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_572 <= add_ln28_fu_2199_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_572 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_i_fu_568 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_i_fu_568 <= reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_r_fu_564 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_r_fu_564 <= reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_2804 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cos_coefficients_table_load_reg_2823 <= cos_coefficients_table_q0;
        sin_coefficients_table_load_reg_2828 <= sin_coefficients_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln28_reg_2804 <= icmp_ln28_fu_2193_p2;
        icmp_ln28_reg_2804_pp0_iter1_reg <= icmp_ln28_reg_2804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul1_reg_2843 <= grp_fu_2162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_reg_2833 <= grp_fu_2162_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_2166 <= grp_fu_2158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_fu_2193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_2808 <= tmp_fu_2214_p258;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_2804 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln28_reg_2804_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_index_load = 8'd0;
    end else begin
        ap_sig_allocacmp_index_load = index_fu_560;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_572;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_sum_i_load = reg_2166;
    end else begin
        ap_sig_allocacmp_sum_i_load = sum_i_fu_568;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_sum_r_load = reg_2166;
    end else begin
        ap_sig_allocacmp_sum_r_load = sum_r_fu_564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_coefficients_table_ce0 = 1'b1;
    end else begin
        cos_coefficients_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_2158_p0 = ap_sig_allocacmp_sum_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_2158_p0 = ap_sig_allocacmp_sum_r_load;
        end else begin
            grp_fu_2158_p0 = 'bx;
        end
    end else begin
        grp_fu_2158_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_2158_p1 = mul1_reg_2843;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_2158_p1 = mul_reg_2833;
        end else begin
            grp_fu_2158_p1 = 'bx;
        end
    end else begin
        grp_fu_2158_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_2162_p1 = sin_coefficients_table_load_reg_2828;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_2162_p1 = cos_coefficients_table_load_reg_2823;
        end else begin
            grp_fu_2162_p1 = 'bx;
        end
    end else begin
        grp_fu_2162_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_coefficients_table_ce0 = 1'b1;
    end else begin
        sin_coefficients_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln28_reg_2804_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_i_out_ap_vld = 1'b1;
    end else begin
        sum_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln28_reg_2804_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_r_out_ap_vld = 1'b1;
    end else begin
        sum_r_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_fu_2199_p2 = (ap_sig_allocacmp_n_1 + 9'd1);

assign add_ln31_fu_2208_p2 = (ap_sig_allocacmp_index_load + trunc_ln1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign cos_coefficients_table_address0 = zext_ln32_fu_2732_p1;

assign icmp_ln28_fu_2193_p2 = ((ap_sig_allocacmp_n_1 == 9'd256) ? 1'b1 : 1'b0);

assign sin_coefficients_table_address0 = zext_ln32_fu_2732_p1;

assign sum_i_out = sum_i_fu_568;

assign sum_r_out = sum_r_fu_564;

assign zext_ln32_fu_2732_p1 = ap_sig_allocacmp_index_load;

endmodule //dft_dft_Pipeline_VITIS_LOOP_28_3
