#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 31 11:14:26 2025
# Process ID         : 80020
# Current directory  : C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log led_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_test.tcl
# Log file           : C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.runs/synth_1/led_test.vds
# Journal file       : C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : 451-cmp-davidc
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Xeon(R) W-2123 CPU @ 3.60GHz
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34073 MB
# Swap memory        : 28177 MB
# Total Virtual      : 62251 MB
# Available Virtual  : 13031 MB
#-----------------------------------------------------------
source led_test.tcl -notrace
Command: synth_design -top led_test -part xc7s50fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1007.555 ; gain = 466.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_test' [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/sources_1/new/led_test.v:25]
INFO: [Synth 8-6155] done synthesizing module 'led_test' (0#1) [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/sources_1/new/led_test.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.574 ; gain = 571.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.574 ; gain = 571.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.574 ; gain = 571.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1111.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIIDTH' because the property does not exist. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:5]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{rst_n}' is not supported in the xdc constraint file. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{rst_n}' is not supported in the xdc constraint file. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:14]
WARNING: [Vivado 12-584] No ports matched '[O]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:16]
WARNING: [Vivado 12-584] No ports matched '[O]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:17]
WARNING: [Vivado 12-584] No ports matched '[1]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:18]
WARNING: [Vivado 12-584] No ports matched '[1]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:19]
WARNING: [Vivado 12-584] No ports matched '[2]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:20]
WARNING: [Vivado 12-584] No ports matched '[2]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:21]
WARNING: [Vivado 12-584] No ports matched '[3]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:22]
WARNING: [Vivado 12-584] No ports matched '[3]'. [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc:23]
Finished Parsing XDC File [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1175.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.039 ; gain = 634.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.039 ; gain = 634.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.039 ; gain = 634.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.039 ; gain = 634.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.039 ; gain = 634.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1312.734 ; gain = 772.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1335.445 ; gain = 794.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1335.445 ; gain = 794.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |     9|
|7     |LUT6   |    44|
|8     |FDCE   |    36|
|9     |IBUF   |     2|
|10    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1540.816 ; gain = 1000.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1540.816 ; gain = 936.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 1540.816 ; gain = 1000.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1540.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7fe02b0b
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 9 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1540.816 ; gain = 1173.031
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/4510181/Downloads/Git/AX7050_Test/project_1/project_1.runs/synth_1/led_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file led_test_utilization_synth.rpt -pb led_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 11:15:59 2025...
