// vseq: Set if equal
VI_VV_COMP_LOOP
({
    vdi = (sreg_t(vs1) == sreg_t(vs2));
})

