<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-vt8500 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-vt8500/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010 Alexey Charkov &lt;alchark@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cp">#include &quot;devices.h&quot;</span>

<span class="cp">#define VT8500_IC_DCTR		0x40		</span><span class="cm">/* Destination control</span>
<span class="cm">						register, 64*u8 */</span><span class="cp"></span>
<span class="cp">#define VT8500_INT_ENABLE	(1 &lt;&lt; 3)</span>
<span class="cp">#define VT8500_TRIGGER_HIGH	(0 &lt;&lt; 4)</span>
<span class="cp">#define VT8500_TRIGGER_RISING	(1 &lt;&lt; 4)</span>
<span class="cp">#define VT8500_TRIGGER_FALLING	(2 &lt;&lt; 4)</span>
<span class="cp">#define VT8500_EDGE		( VT8500_TRIGGER_RISING \</span>
<span class="cp">				| VT8500_TRIGGER_FALLING)</span>
<span class="cp">#define VT8500_IC_STATUS	0x80		</span><span class="cm">/* Interrupt status, 2*u32 */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ic_regbase</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sic_regbase</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vt8500_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ic_regbase</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">edge</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">sic_regbase</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">edge</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">VT8500_EDGE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">edge</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">stat_reg</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_STATUS</span>
						<span class="o">+</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">4</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">stat_reg</span><span class="p">);</span>

		<span class="n">status</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">stat_reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">dctr</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>

		<span class="n">dctr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VT8500_INT_ENABLE</span><span class="p">;</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">dctr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vt8500_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ic_regbase</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dctr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">sic_regbase</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dctr</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">dctr</span> <span class="o">|=</span> <span class="n">VT8500_INT_ENABLE</span><span class="p">;</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">dctr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vt8500_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ic_regbase</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">orig_irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dctr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">sic_regbase</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dctr</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">dctr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VT8500_EDGE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_LOW</span>:
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_HIGH</span>:
		<span class="n">dctr</span> <span class="o">|=</span> <span class="n">VT8500_TRIGGER_HIGH</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">orig_irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_FALLING</span>:
		<span class="n">dctr</span> <span class="o">|=</span> <span class="n">VT8500_TRIGGER_FALLING</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">orig_irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_RISING</span>:
		<span class="n">dctr</span> <span class="o">|=</span> <span class="n">VT8500_TRIGGER_RISING</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">orig_irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">dctr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">vt8500_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vt8500&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">vt8500_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">vt8500_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">vt8500_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">vt8500_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">vt8500_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ic_regbase</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">wmt_ic_base</span><span class="p">,</span> <span class="n">SZ_64K</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ic_regbase</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Enable rotating priority for IRQ */</span>
		<span class="n">writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">wmt_nr_irqs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Disable all interrupts and route them to IRQ */</span>
			<span class="n">writeb</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>

			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vt8500_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to remap the Interrupt Controller registers, not enabling IRQs!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">wm8505_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ic_regbase</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">wmt_ic_base</span><span class="p">,</span> <span class="n">SZ_64K</span><span class="p">);</span>
	<span class="n">sic_regbase</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">wmt_sic_base</span><span class="p">,</span> <span class="n">SZ_64K</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ic_regbase</span> <span class="o">&amp;&amp;</span> <span class="n">sic_regbase</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Enable rotating priority for IRQ */</span>
		<span class="n">writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="n">sic_regbase</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sic_regbase</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">wmt_nr_irqs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Disable all interrupts and route them to IRQ */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span>
				<span class="n">writeb</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">ic_regbase</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">writeb</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">sic_regbase</span> <span class="o">+</span> <span class="n">VT8500_IC_DCTR</span>
								<span class="o">+</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">64</span><span class="p">);</span>

			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vt8500_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to remap the Interrupt Controller registers, not enabling IRQs!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
