

================================================================
== Vivado HLS Report for 'B_IO_L2_in_boundary'
================================================================
* Date:           Thu Jun 10 11:49:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34824|    34824| 0.116 ms | 0.116 ms |  34824|  34824|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_B_IO_L2_in_intra_trans_1_fu_43         |B_IO_L2_in_intra_trans_1         |    32771|    32771| 0.109 ms | 0.109 ms |  32771|  32771|   none  |
        |grp_B_IO_L2_in_inter_trans_boundary_fu_50  |B_IO_L2_in_inter_trans_boundary  |     2050|     2050| 6.833 us | 6.833 us |   2050|   2050|   none  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      111|      480|     -|
|Memory               |       57|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       57|      0|      118|      563|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        4|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        1|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |grp_B_IO_L2_in_inter_trans_boundary_fu_50  |B_IO_L2_in_inter_trans_boundary  |        0|      0|  44|  189|    0|
    |grp_B_IO_L2_in_intra_trans_1_fu_43         |B_IO_L2_in_intra_trans_1         |        0|      0|  67|  291|    0|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |Total                                      |                                 |        0|      0| 111|  480|    0|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_U  |B_IO_L2_in636_local_B  |       57|  0|   0|    0|  4096|  256|     1|      1048576|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                       |       57|  0|   0|    0|  4096|  256|     1|      1048576|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |fifo_B_in_V_V_read          |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_write  |   9|          2|    1|          2|
    |local_B_ce0                 |   9|          2|    1|          2|
    |local_B_ce1                 |   9|          2|    1|          2|
    |local_B_we1                 |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|    7|         17|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  4|   0|    4|          0|
    |ap_done_reg                                             |  1|   0|    1|          0|
    |grp_B_IO_L2_in_inter_trans_boundary_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_B_IO_L2_in_intra_trans_1_fu_43_ap_start_reg         |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  7|   0|    7|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  B_IO_L2_in_boundary | return value |
|fifo_B_in_V_V_dout           |  in |  256|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_in_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_in_V_V_read           | out |    1|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_local_out_V_V_din     | out |  256|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

