{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543984074111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543984074112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:27:53 2018 " "Processing started: Tue Dec 04 20:27:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543984074112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543984074112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off falling_blocks -c falling_blocks " "Command: quartus_map --read_settings_files=on --write_settings_files=off falling_blocks -c falling_blocks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543984074112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543984074582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file graphics_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics_lib " "Found design unit 1: graphics_lib" {  } { { "graphics_lib.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphics_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphics_lib-body " "Found design unit 2: graphics_lib-body" {  } { { "graphics_lib.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphics_lib.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543984075000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/synthesis/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll/synthesis/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "vga_pll/synthesis/vga_pll.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075004 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll/synthesis/vga_pll.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543984075004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/synthesis/submodules/vga_pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_pll/synthesis/submodules/vga_pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll_0_dffpipe_l2c " "Found entity 1: vga_pll_altpll_0_dffpipe_l2c" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075009 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_pll_altpll_0_stdsync_sv6 " "Found entity 2: vga_pll_altpll_0_stdsync_sv6" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075009 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_pll_altpll_0 " "Found entity 3: vga_pll_altpll_0" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543984075009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "falling_blocks.vhd 2 1 " "Using design file falling_blocks.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 falling_blocks-structural " "Found design unit 1: falling_blocks-structural" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075064 ""} { "Info" "ISGN_ENTITY_NAME" "1 falling_blocks " "Found entity 1: falling_blocks" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "falling_blocks " "Elaborating entity \"falling_blocks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543984075067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:pll_clk " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:pll_clk\"" {  } { { "falling_blocks.vhd" "pll_clk" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll_0 vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0 " "Elaborating entity \"vga_pll_altpll_0\" for hierarchy \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\"" {  } { { "vga_pll/synthesis/vga_pll.vhd" "altpll_0" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll_0_stdsync_sv6 vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|vga_pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"vga_pll_altpll_0_stdsync_sv6\" for hierarchy \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|vga_pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "stdsync2" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll_0_dffpipe_l2c vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|vga_pll_altpll_0_stdsync_sv6:stdsync2\|vga_pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"vga_pll_altpll_0_dffpipe_l2c\" for hierarchy \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|vga_pll_altpll_0_stdsync_sv6:stdsync2\|vga_pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "sd1" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543984075141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"vga_pll:pll_clk\|vga_pll_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 27 " "Parameter \"clk0_multiply_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075142 ""}  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543984075142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.vhd 2 1 " "Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075157 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "falling_blocks.vhd" "vga_ctrl" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphic_generator.vhd 2 1 " "Using design file graphic_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphic_generator-behavior " "Found design unit 1: graphic_generator-behavior" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075174 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphic_generator " "Found entity 1: graphic_generator" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphic_generator graphic_generator:image_gen " "Elaborating entity \"graphic_generator\" for hierarchy \"graphic_generator:image_gen\"" {  } { { "falling_blocks.vhd" "image_gen" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(81) " "VHDL Process Statement warning at graphic_generator.vhd(81): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075181 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(89) " "VHDL Process Statement warning at graphic_generator.vhd(89): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075181 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(89) " "VHDL Process Statement warning at graphic_generator.vhd(89): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075181 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_en graphic_generator.vhd(90) " "VHDL Process Statement warning at graphic_generator.vhd(90): signal \"red_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_click graphic_generator.vhd(90) " "VHDL Process Statement warning at graphic_generator.vhd(90): signal \"red_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_y graphic_generator.vhd(90) " "VHDL Process Statement warning at graphic_generator.vhd(90): signal \"red_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_lock graphic_generator.vhd(91) " "VHDL Process Statement warning at graphic_generator.vhd(91): signal \"red_lock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(91) " "VHDL Process Statement warning at graphic_generator.vhd(91): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_click graphic_generator.vhd(91) " "VHDL Process Statement warning at graphic_generator.vhd(91): signal \"red_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(97) " "VHDL Process Statement warning at graphic_generator.vhd(97): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(97) " "VHDL Process Statement warning at graphic_generator.vhd(97): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_en graphic_generator.vhd(98) " "VHDL Process Statement warning at graphic_generator.vhd(98): signal \"green_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_click graphic_generator.vhd(98) " "VHDL Process Statement warning at graphic_generator.vhd(98): signal \"green_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_y graphic_generator.vhd(98) " "VHDL Process Statement warning at graphic_generator.vhd(98): signal \"green_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_lock graphic_generator.vhd(99) " "VHDL Process Statement warning at graphic_generator.vhd(99): signal \"green_lock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(99) " "VHDL Process Statement warning at graphic_generator.vhd(99): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_click graphic_generator.vhd(99) " "VHDL Process Statement warning at graphic_generator.vhd(99): signal \"green_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075182 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(105) " "VHDL Process Statement warning at graphic_generator.vhd(105): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(105) " "VHDL Process Statement warning at graphic_generator.vhd(105): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_en graphic_generator.vhd(106) " "VHDL Process Statement warning at graphic_generator.vhd(106): signal \"blue_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_click graphic_generator.vhd(106) " "VHDL Process Statement warning at graphic_generator.vhd(106): signal \"blue_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_y graphic_generator.vhd(106) " "VHDL Process Statement warning at graphic_generator.vhd(106): signal \"blue_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_lock graphic_generator.vhd(107) " "VHDL Process Statement warning at graphic_generator.vhd(107): signal \"blue_lock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(107) " "VHDL Process Statement warning at graphic_generator.vhd(107): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_click graphic_generator.vhd(107) " "VHDL Process Statement warning at graphic_generator.vhd(107): signal \"blue_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(113) " "VHDL Process Statement warning at graphic_generator.vhd(113): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(113) " "VHDL Process Statement warning at graphic_generator.vhd(113): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_en graphic_generator.vhd(114) " "VHDL Process Statement warning at graphic_generator.vhd(114): signal \"yellow_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_click graphic_generator.vhd(114) " "VHDL Process Statement warning at graphic_generator.vhd(114): signal \"yellow_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_y graphic_generator.vhd(114) " "VHDL Process Statement warning at graphic_generator.vhd(114): signal \"yellow_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_lock graphic_generator.vhd(115) " "VHDL Process Statement warning at graphic_generator.vhd(115): signal \"yellow_lock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY graphic_generator.vhd(115) " "VHDL Process Statement warning at graphic_generator.vhd(115): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_click graphic_generator.vhd(115) " "VHDL Process Statement warning at graphic_generator.vhd(115): signal \"yellow_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW graphic_generator.vhd(125) " "VHDL Process Statement warning at graphic_generator.vhd(125): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_en graphic_generator.vhd(153) " "VHDL Process Statement warning at graphic_generator.vhd(153): signal \"red_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_y graphic_generator.vhd(153) " "VHDL Process Statement warning at graphic_generator.vhd(153): signal \"red_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_en graphic_generator.vhd(155) " "VHDL Process Statement warning at graphic_generator.vhd(155): signal \"green_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_y graphic_generator.vhd(155) " "VHDL Process Statement warning at graphic_generator.vhd(155): signal \"green_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075183 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_en graphic_generator.vhd(157) " "VHDL Process Statement warning at graphic_generator.vhd(157): signal \"blue_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_y graphic_generator.vhd(157) " "VHDL Process Statement warning at graphic_generator.vhd(157): signal \"blue_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_en graphic_generator.vhd(159) " "VHDL Process Statement warning at graphic_generator.vhd(159): signal \"yellow_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellow_y graphic_generator.vhd(159) " "VHDL Process Statement warning at graphic_generator.vhd(159): signal \"yellow_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_temp graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"score_temp\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_r graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"static_r\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_g graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"static_g\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_b graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"static_b\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_click graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"red_click\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_click graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"green_click\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue_click graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"blue_click\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yellow_click graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"yellow_click\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075184 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "moving_r graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"moving_r\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "moving_g graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"moving_g\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "moving_b graphic_generator.vhd(73) " "VHDL Process Statement warning at graphic_generator.vhd(73): inferring latch(es) for signal or variable \"moving_b\", which holds its previous value in one or more paths through the process" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yellow_click graphic_generator.vhd(73) " "Inferred latch for \"yellow_click\" at graphic_generator.vhd(73)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_click graphic_generator.vhd(73) " "Inferred latch for \"blue_click\" at graphic_generator.vhd(73)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_click graphic_generator.vhd(73) " "Inferred latch for \"green_click\" at graphic_generator.vhd(73)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_click graphic_generator.vhd(73) " "Inferred latch for \"red_click\" at graphic_generator.vhd(73)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[0\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[1\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[2\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[3\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[4\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[5\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[6\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_b\[7\] graphic_generator.vhd(81) " "Inferred latch for \"moving_b\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[0\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[1\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[2\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[3\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[4\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[5\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075185 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[6\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_g\[7\] graphic_generator.vhd(81) " "Inferred latch for \"moving_g\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[0\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[1\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[2\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[3\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[4\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[5\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[6\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moving_r\[7\] graphic_generator.vhd(81) " "Inferred latch for \"moving_r\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[0\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[1\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[2\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[3\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[4\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075186 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[5\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[6\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_b\[7\] graphic_generator.vhd(81) " "Inferred latch for \"static_b\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[0\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[1\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[2\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[3\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[4\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[5\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[6\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_g\[7\] graphic_generator.vhd(81) " "Inferred latch for \"static_g\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[0\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075187 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[1\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[2\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[3\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[4\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[5\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[6\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "static_r\[7\] graphic_generator.vhd(81) " "Inferred latch for \"static_r\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[0\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[0\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[1\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[1\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[2\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[2\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[3\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[3\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[4\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[4\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[5\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[5\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[6\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[6\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[7\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[7\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[8\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[8\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[9\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[9\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[10\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[10\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075188 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[11\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[11\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[12\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[12\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[13\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[13\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[14\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[14\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[15\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[15\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[16\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[16\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[17\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[17\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[18\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[18\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[19\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[19\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[20\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[20\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[21\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[21\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[22\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[22\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[23\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[23\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[24\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[24\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[25\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[25\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[26\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[26\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[27\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[27\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[28\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[28\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[29\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[29\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_temp\[30\] graphic_generator.vhd(81) " "Inferred latch for \"score_temp\[30\]\" at graphic_generator.vhd(81)" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543984075189 "|falling_blocks|graphic_generator:image_gen"}
{ "Warning" "WSGN_SEARCH_FILE" "random_num_gen.vhd 2 1 " "Using design file random_num_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_num_gen-structural " "Found design unit 1: random_num_gen-structural" {  } { { "random_num_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075201 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_num_gen " "Found entity 1: random_num_gen" {  } { { "random_num_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num_gen graphic_generator:image_gen\|random_num_gen:rand_u1 " "Elaborating entity \"random_num_gen\" for hierarchy \"graphic_generator:image_gen\|random_num_gen:rand_u1\"" {  } { { "graphic_generator.vhd" "rand_u1" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed random_num_gen.vhd(19) " "VHDL Process Statement warning at random_num_gen.vhd(19): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random_num_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075203 "|falling_blocks|graphic_generator:image_gen|random_num_gen:rand_u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clrn random_num_gen.vhd(20) " "VHDL Process Statement warning at random_num_gen.vhd(20): signal \"clrn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random_num_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543984075203 "|falling_blocks|graphic_generator:image_gen|random_num_gen:rand_u1"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_gen.vhd 2 1 " "Using design file clock_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behavior " "Found design unit 1: clock_gen-behavior" {  } { { "clock_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/clock_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075215 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/clock_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clk_gen " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clk_gen\"" {  } { { "falling_blocks.vhd" "clk_gen" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_7seg.vhd 2 1 " "Using design file bcd_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-conditional " "Found design unit 1: bcd_7seg-conditional" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/bcd_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075243 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/bcd_7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543984075243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543984075243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg bcd_7seg:BCD_U3 " "Elaborating entity \"bcd_7seg\" for hierarchy \"bcd_7seg:BCD_U3\"" {  } { { "falling_blocks.vhd" "BCD_U3" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984075245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543984076311 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[2\] graphic_generator:image_gen\|moving_r\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[2\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[5\] graphic_generator:image_gen\|moving_r\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[5\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_r\[1\] graphic_generator:image_gen\|moving_r\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_r\[1\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_r\[1\] graphic_generator:image_gen\|static_r\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_r\[1\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_r\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[4\] graphic_generator:image_gen\|moving_r\[2\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[4\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[2\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_r\[6\] graphic_generator:image_gen\|moving_r\[2\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_r\[6\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[2\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_r\[6\] graphic_generator:image_gen\|static_r\[2\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_r\[6\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_r\[2\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[0\] graphic_generator:image_gen\|moving_r\[3\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[0\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[3\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[3\] graphic_generator:image_gen\|moving_r\[4\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[3\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[4\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_g\[1\] graphic_generator:image_gen\|moving_r\[5\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_g\[1\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[5\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_g\[4\] graphic_generator:image_gen\|moving_r\[5\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_g\[4\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_r\[5\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[1\] graphic_generator:image_gen\|moving_g\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[1\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_g\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_g\[2\] graphic_generator:image_gen\|moving_g\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_g\[2\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_g\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_g\[5\] graphic_generator:image_gen\|moving_g\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_g\[5\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_g\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_g\[2\] graphic_generator:image_gen\|static_g\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_g\[2\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_g\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_g\[5\] graphic_generator:image_gen\|static_g\[0\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_g\[5\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_g\[0\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_g\[4\] graphic_generator:image_gen\|static_g\[1\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_g\[4\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_g\[1\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_b\[6\] graphic_generator:image_gen\|moving_g\[3\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_b\[6\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_g\[3\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|moving_g\[6\] graphic_generator:image_gen\|moving_g\[3\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|moving_g\[6\]\" merged with LATCH primitive \"graphic_generator:image_gen\|moving_g\[3\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_g\[6\] graphic_generator:image_gen\|static_g\[3\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_g\[6\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_g\[3\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "graphic_generator:image_gen\|static_b\[5\] graphic_generator:image_gen\|static_b\[2\] " "Duplicate LATCH primitive \"graphic_generator:image_gen\|static_b\[5\]\" merged with LATCH primitive \"graphic_generator:image_gen\|static_b\[2\]\"" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543984076384 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1543984076384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "graphic_generator:image_gen\|red_click " "Latch graphic_generator:image_gen\|red_click has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543984076387 ""}  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543984076387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "graphic_generator:image_gen\|green_click " "Latch graphic_generator:image_gen\|green_click has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543984076387 ""}  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543984076387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "graphic_generator:image_gen\|blue_click " "Latch graphic_generator:image_gen\|blue_click has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543984076387 ""}  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543984076387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "graphic_generator:image_gen\|yellow_click " "Latch graphic_generator:image_gen\|yellow_click has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543984076387 ""}  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543984076387 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "graphic_generator.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd" 125 -1 0 } } { "random_num_gen.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543984076391 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543984076391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543984076649 "|falling_blocks|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543984076649 "|falling_blocks|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543984076649 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:vga_ctrl\|row\[31\] Low " "Register vga_controller:vga_ctrl\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1543984076662 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:vga_ctrl\|column\[31\] Low " "Register vga_controller:vga_ctrl\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1543984076662 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:vga_ctrl\|column\[0\] Low " "Register vga_controller:vga_ctrl\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1543984076662 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:vga_ctrl\|row\[0\] Low " "Register vga_controller:vga_ctrl\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1543984076662 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1543984076662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543984077535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543984077535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1236 " "Implemented 1236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543984077686 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543984077686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1129 " "Implemented 1129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543984077686 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1543984077686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543984077686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543984077740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:27:57 2018 " "Processing ended: Tue Dec 04 20:27:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543984077740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543984077740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543984077740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543984077740 ""}
