{
  "module_name": "dcn20_optc.h",
  "hash_id": "4e19b29e3de5b11a4479627a2c7d10091eed74161023ae60a0f6780c419e920b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.h",
  "human_readable_source": " \n\n#ifndef __DC_OPTC_DCN20_H__\n#define __DC_OPTC_DCN20_H__\n\n#include \"../dcn10/dcn10_optc.h\"\n\n#define TG_COMMON_REG_LIST_DCN2_0(inst) \\\n\tTG_COMMON_REG_LIST_DCN(inst),\\\n\tSRI(OTG_GLOBAL_CONTROL1, OTG, inst),\\\n\tSRI(OTG_GLOBAL_CONTROL2, OTG, inst),\\\n\tSRI(OTG_GSL_WINDOW_X, OTG, inst),\\\n\tSRI(OTG_GSL_WINDOW_Y, OTG, inst),\\\n\tSRI(OTG_VUPDATE_KEEPOUT, OTG, inst),\\\n\tSRI(OTG_DSC_START_POSITION, OTG, inst),\\\n\tSRI(OTG_CRC_CNTL2, OTG, inst),\\\n\tSRI(OPTC_DATA_FORMAT_CONTROL, ODM, inst),\\\n\tSRI(OPTC_BYTES_PER_PIXEL, ODM, inst),\\\n\tSRI(OPTC_WIDTH_CONTROL, ODM, inst),\\\n\tSRI(OPTC_MEMORY_CONFIG, ODM, inst),\\\n\tSR(DWB_SOURCE_SELECT),\\\n\tSRI(OTG_MANUAL_FLOW_CONTROL, OTG, inst), \\\n\tSRI(OTG_DRR_CONTROL, OTG, inst)\n\n#define TG_COMMON_MASK_SH_LIST_DCN2_0(mask_sh)\\\n\tTG_COMMON_MASK_SH_LIST_DCN(mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_X, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_Y, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL2, DIG_UPDATE_LOCATION, mask_sh),\\\n\tSF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_RANGE_TIMING_DBUF_UPDATE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_START_X, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_END_X, mask_sh), \\\n\tSF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_START_Y, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_END_Y, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL_MASTER_MODE, mask_sh), \\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_MASTER_UPDATE_LOCK_GSL_EN, mask_sh), \\\n\tSF(OTG0_OTG_DSC_START_POSITION, OTG_DSC_START_POSITION_X, mask_sh), \\\n\tSF(OTG0_OTG_DSC_START_POSITION, OTG_DSC_START_POSITION_LINE_NUM, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL2, OTG_CRC_DSC_MODE, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL2, OTG_CRC_DATA_STREAM_COMBINE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL2, OTG_CRC_DATA_STREAM_SPLIT_MODE, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL2, OTG_CRC_DATA_FORMAT, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_SOURCE_SELECT, OPTC_SEG0_SRC_SEL, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_SOURCE_SELECT, OPTC_SEG1_SRC_SEL, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_SOURCE_SELECT, OPTC_NUM_OF_INPUT_SEGMENT, mask_sh),\\\n\tSF(ODM0_OPTC_MEMORY_CONFIG, OPTC_MEM_SEL, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_FORMAT_CONTROL, OPTC_DATA_FORMAT, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_FORMAT_CONTROL, OPTC_DSC_MODE, mask_sh),\\\n\tSF(ODM0_OPTC_BYTES_PER_PIXEL, OPTC_DSC_BYTES_PER_PIXEL, mask_sh),\\\n\tSF(ODM0_OPTC_WIDTH_CONTROL, OPTC_DSC_SLICE_WIDTH, mask_sh),\\\n\tSF(ODM0_OPTC_WIDTH_CONTROL, OPTC_SEGMENT_WIDTH, mask_sh),\\\n\tSF(DWB_SOURCE_SELECT, OPTC_DWB0_SOURCE_SELECT, mask_sh),\\\n\tSF(DWB_SOURCE_SELECT, OPTC_DWB1_SOURCE_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_MANUAL_FLOW_CONTROL, MANUAL_FLOW_CONTROL, mask_sh), \\\n\tSF(OTG0_OTG_DRR_CONTROL, OTG_V_TOTAL_LAST_USED_BY_DRR, mask_sh)\n\nvoid dcn20_timing_generator_init(struct optc *optc);\n\nvoid optc2_get_last_used_drr_vtotal(struct timing_generator *optc,\n\t\tuint32_t *refresh_rate);\n\nbool optc2_enable_crtc(struct timing_generator *optc);\n\nvoid optc2_set_gsl(struct timing_generator *optc,\n\t\tconst struct gsl_params *params);\n\nvoid optc2_set_gsl_source_select(struct timing_generator *optc,\n\t\tint group_idx,\n\t\tuint32_t gsl_ready_signal);\n\nvoid optc2_set_dsc_config(struct timing_generator *optc,\n\t\t\t\t\tenum optc_dsc_mode dsc_mode,\n\t\t\t\t\tuint32_t dsc_bytes_per_pixel,\n\t\t\t\t\tuint32_t dsc_slice_width);\n\nvoid optc2_get_dsc_status(struct timing_generator *optc,\n\t\t\t\t\tuint32_t *dsc_mode);\n\nvoid optc2_set_odm_bypass(struct timing_generator *optc,\n\t\tconst struct dc_crtc_timing *dc_crtc_timing);\n\nvoid optc2_set_odm_combine(struct timing_generator *optc, int *opp_id, int opp_cnt,\n\t\tstruct dc_crtc_timing *timing);\n\nvoid optc2_get_optc_source(struct timing_generator *optc,\n\t\tuint32_t *num_of_src_opp,\n\t\tuint32_t *src_opp_id_0,\n\t\tuint32_t *src_opp_id_1);\n\nvoid optc2_triplebuffer_lock(struct timing_generator *optc);\nvoid optc2_triplebuffer_unlock(struct timing_generator *optc);\nvoid optc2_lock_doublebuffer_disable(struct timing_generator *optc);\nvoid optc2_lock_doublebuffer_enable(struct timing_generator *optc);\nvoid optc2_setup_manual_trigger(struct timing_generator *optc);\nvoid optc2_program_manual_trigger(struct timing_generator *optc);\nbool optc2_is_two_pixels_per_containter(const struct dc_crtc_timing *timing);\nbool optc2_configure_crc(struct timing_generator *optc,\n\t\t\t  const struct crc_params *params);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}