Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun  5 14:49:35 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2270 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2270 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.280    -2965.307                    793                 2745        0.041        0.000                      0                 2745        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.280    -2965.307                    793                 2745        0.041        0.000                      0                 2745        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          793  Failing Endpoints,  Worst Slack      -37.280ns,  Total Violation    -2965.307ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.280ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.677ns  (logic 15.875ns (35.533%)  route 28.802ns (64.467%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.631    44.151    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X65Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.677 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.677    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                4.813     7.396    
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                         -44.677    
  -------------------------------------------------------------------
                         slack                                -37.280    

Slack (VIOLATED) :        -37.050ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.691ns  (logic 15.889ns (35.553%)  route 28.802ns (64.447%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.631    44.151    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X65Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.691 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.691    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -44.691    
  -------------------------------------------------------------------
                         slack                                -37.050    

Slack (VIOLATED) :        -36.975ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.616ns  (logic 15.814ns (35.445%)  route 28.802ns (64.555%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.631    44.151    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X65Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.616 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.616    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -44.616    
  -------------------------------------------------------------------
                         slack                                -36.975    

Slack (VIOLATED) :        -36.889ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.530ns  (logic 15.728ns (35.320%)  route 28.802ns (64.680%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.631    44.151    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X65Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.530 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.530    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X65Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -44.530    
  -------------------------------------------------------------------
                         slack                                -36.889    

Slack (VIOLATED) :        -35.893ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.533ns  (logic 15.363ns (35.290%)  route 28.170ns (64.710%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.533 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.533    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -43.533    
  -------------------------------------------------------------------
                         slack                                -35.893    

Slack (VIOLATED) :        -35.818ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.458ns  (logic 15.288ns (35.179%)  route 28.170ns (64.821%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.458 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.458    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -43.458    
  -------------------------------------------------------------------
                         slack                                -35.818    

Slack (VIOLATED) :        -35.787ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.519ns  (logic 15.349ns (35.269%)  route 28.170ns (64.731%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.519    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.149     7.732    
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                         -43.519    
  -------------------------------------------------------------------
                         slack                                -35.787    

Slack (VIOLATED) :        -35.732ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.372ns  (logic 15.202ns (35.050%)  route 28.170ns (64.950%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.122 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.993    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.372 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.372    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X67Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.057     7.640    
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                         -43.372    
  -------------------------------------------------------------------
                         slack                                -35.732    

Slack (VIOLATED) :        -34.454ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.136ns  (logic 14.837ns (35.213%)  route 27.299ns (64.787%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    42.136 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.136    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X66Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X66Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.098     7.681    
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                         -42.136    
  -------------------------------------------------------------------
                         slack                                -34.454    

Slack (VIOLATED) :        -34.378ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.060ns  (logic 14.761ns (35.095%)  route 27.299ns (64.905%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.392     3.686    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.964    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.347     4.435    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.559 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X80Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.309     5.154    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.278 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     5.443    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.567 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.859    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X83Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.983 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.266    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.539    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X85Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.967    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.091 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.244    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X81Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.368 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307     7.675    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.297     8.097    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.221 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.375    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.499 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.763    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.887 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     9.174    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.585    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X85Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.709 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     9.994    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.118 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X83Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.391 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    10.689    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.813 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.968    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.092 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.356    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X81Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.480 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.319    11.799    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.923 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.081    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.205 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.506    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.630 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.912 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.073    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.486    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.892    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.016 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.167    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.291 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.445    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.569 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.871    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X78Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.995 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.278    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.402 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.553    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X77Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.677 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.295    15.972    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.096 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.395    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.519 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.678    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X76Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.802 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.088    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X79Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.212 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.513    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.637 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.789    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    17.913 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.067    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X75Y49         LUT1 (Prop_lut1_I0_O)        0.124    18.191 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    18.635    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    18.759 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.908    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.032 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.186    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X79Y48         LUT1 (Prop_lut1_I0_O)        0.124    19.310 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.609    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.733 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.895    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.019 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.338    20.357    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.481 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.632    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.756 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.408    21.164    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.288 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    21.586    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.710 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.861    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    21.985 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.139    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X75Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.263 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    22.566    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.690 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.849    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    22.973 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.134    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X76Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.258 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    23.552    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X78Y48         LUT1 (Prop_lut1_I0_O)        0.124    23.676 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.959    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.083 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.234    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X77Y48         LUT1 (Prop_lut1_I0_O)        0.124    24.358 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.648    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.772 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.926    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.050 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.338    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.462 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.025    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.149 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.498    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X76Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.024 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.655    27.679    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X74Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.205 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.655    28.861    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.387 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.650    30.037    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.563 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.794    31.357    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X72Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.883 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.789    32.672    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X71Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.198 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.032    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.558 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    35.394    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.920 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.640    36.560    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.086 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    37.737    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.287 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.808    39.096    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.646 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    40.272    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X65Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.798 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.773    41.572    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    42.060 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.060    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X66Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.558     2.737    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X66Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.154     2.583    
                         time borrowed                5.098     7.681    
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                         -42.060    
  -------------------------------------------------------------------
                         slack                                -34.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.101     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.118     1.254    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.110     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.075     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.071     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.441%)  route 0.387ns (67.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.387     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/si_rs_bready
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.483 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y40    design_1_i/top_0/inst/varQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X23Y42    design_1_i/top_0/inst/varQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X23Y42    design_1_i/top_0/inst/varQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X23Y42    design_1_i/top_0/inst/varQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y43    design_1_i/top_0/inst/varQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y43    design_1_i/top_0/inst/varQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y43    design_1_i/top_0/inst/varQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y43    design_1_i/top_0/inst/varQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y44    design_1_i/top_0/inst/varQ_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



