// Seed: 1044416308
module module_0;
  logic id_1;
  always @(id_1 or negedge 1) begin : LABEL_0
    if (-1)
      for (id_1 = 1'b0; 1 + id_1; id_1 = id_1) begin : LABEL_1
        id_1 <= id_1 == -1;
      end
  end
  wire id_2;
  localparam id_3 = 1;
  logic id_4;
  ;
  logic id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output logic id_2,
    output logic id_3,
    input  tri1  id_4,
    input  wire  id_5,
    input  tri1  id_6
);
  always @(negedge 1) begin : LABEL_0
    id_3 = -1;
    repeat (id_1 & id_1) begin : LABEL_1
      cover (id_4);
      id_2 = -1;
    end
    $signed(88);
    ;
    assert (-1'b0 < -1);
  end
  module_0 modCall_1 ();
  parameter id_8 = 1;
  wire id_9;
endmodule
