#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 17 13:19:57 2024
# Process ID: 76053
# Current directory: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1
# Command line: vivado -log buildup_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buildup_wrapper.tcl
# Log file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/buildup_wrapper.vds
# Journal file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 2495.279 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source buildup_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1317.172 ; gain = 0.023 ; free physical = 2292 ; free virtual = 8000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/utils_1/imports/synth_1/pwm_generator_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/utils_1/imports/synth_1/pwm_generator_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top buildup_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76103
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2048.418 ; gain = 404.715 ; free physical = 1315 ; free virtual = 7023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buildup_wrapper' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/hdl/buildup_wrapper.vhd:37]
INFO: [Synth 8-3491] module 'buildup' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:15' bound to instance 'buildup_i' of component 'buildup' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/hdl/buildup_wrapper.vhd:60]
INFO: [Synth 8-638] synthesizing module 'buildup' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:41]
INFO: [Synth 8-3491] module 'buildup_AND_gate_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_0_stub.vhdl:6' bound to instance 'AND_gate_0' of component 'buildup_AND_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:342]
INFO: [Synth 8-638] synthesizing module 'buildup_AND_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_AND_gate_0_1' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_1_stub.vhdl:6' bound to instance 'AND_gate_1' of component 'buildup_AND_gate_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:348]
INFO: [Synth 8-638] synthesizing module 'buildup_AND_gate_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_AND_gate_0_2' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_2_stub.vhdl:6' bound to instance 'AND_gate_2' of component 'buildup_AND_gate_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:354]
INFO: [Synth 8-638] synthesizing module 'buildup_AND_gate_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_AND_gate_0_3' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_3_stub.vhdl:6' bound to instance 'AND_gate_3' of component 'buildup_AND_gate_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:360]
INFO: [Synth 8-638] synthesizing module 'buildup_AND_gate_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_AND_gate_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_xlconstant_1_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconstant_1_0/synth/buildup_xlconstant_1_0.v:53' bound to instance 'Always_true' of component 'buildup_xlconstant_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:366]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlconstant_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconstant_1_0/synth/buildup_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlconstant_1_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconstant_1_0/synth/buildup_xlconstant_1_0.v:53]
INFO: [Synth 8-3491] module 'buildup_Falling_edge_detector_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_Falling_edge_detector_0_0_stub.vhdl:6' bound to instance 'Falling_edge_detector_0' of component 'buildup_Falling_edge_detector_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:370]
INFO: [Synth 8-638] synthesizing module 'buildup_Falling_edge_detector_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_Falling_edge_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_NOT_gate_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_NOT_gate_0_0_stub.vhdl:6' bound to instance 'NOT_gate_0' of component 'buildup_NOT_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:376]
INFO: [Synth 8-638] synthesizing module 'buildup_NOT_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_NOT_gate_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'buildup_NOT_gate_0_1' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_NOT_gate_0_1_stub.vhdl:6' bound to instance 'NOT_gate_1' of component 'buildup_NOT_gate_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:381]
INFO: [Synth 8-638] synthesizing module 'buildup_NOT_gate_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_NOT_gate_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'buildup_Rising_edge_detector_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_Rising_edge_detector_0_0_stub.vhdl:6' bound to instance 'Rising_edge_detector_0' of component 'buildup_Rising_edge_detector_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:386]
INFO: [Synth 8-638] synthesizing module 'buildup_Rising_edge_detector_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_Rising_edge_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_block_encoder_0_1' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_block_encoder_0_1_stub.vhdl:6' bound to instance 'block_encoder_pan' of component 'buildup_block_encoder_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:392]
INFO: [Synth 8-638] synthesizing module 'buildup_block_encoder_0_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_block_encoder_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'buildup_block_encoder_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_block_encoder_0_0_stub.vhdl:6' bound to instance 'block_encoder_tilt' of component 'buildup_block_encoder_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:401]
INFO: [Synth 8-638] synthesizing module 'buildup_block_encoder_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_block_encoder_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'buildup_clock_divider_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_clock_divider_0_0_stub.vhdl:6' bound to instance 'clock_divider_0' of component 'buildup_clock_divider_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:410]
INFO: [Synth 8-638] synthesizing module 'buildup_clock_divider_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_clock_divider_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_counter_1_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_counter_1_0_stub.vhdl:6' bound to instance 'counter_1' of component 'buildup_counter_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:416]
INFO: [Synth 8-638] synthesizing module 'buildup_counter_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_counter_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'buildup_pwm_gen_0_2' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_pwm_gen_0_2_stub.vhdl:6' bound to instance 'pwm_pan' of component 'buildup_pwm_gen_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:423]
INFO: [Synth 8-638] synthesizing module 'buildup_pwm_gen_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_pwm_gen_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_pwm_gen_0_3' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_pwm_gen_0_3_stub.vhdl:6' bound to instance 'pwm_tilt' of component 'buildup_pwm_gen_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:429]
INFO: [Synth 8-638] synthesizing module 'buildup_pwm_gen_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_pwm_gen_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_spi_sub_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_spi_sub_0_0_stub.vhdl:6' bound to instance 'spi_sub_0' of component 'buildup_spi_sub_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:435]
INFO: [Synth 8-638] synthesizing module 'buildup_spi_sub_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_spi_sub_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_2' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_2_stub.vhdl:6' bound to instance 'synchronizer_0' of component 'buildup_synchronizer_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:447]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_3' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_3_stub.vhdl:6' bound to instance 'synchronizer_1' of component 'buildup_synchronizer_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:453]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_4' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_4_stub.vhdl:6' bound to instance 'synchronizer_2' of component 'buildup_synchronizer_0_4' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:459]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_4' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_4_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_5' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_5_stub.vhdl:6' bound to instance 'synchronizer_3' of component 'buildup_synchronizer_0_5' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:465]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_5' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_5_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_6' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_6_stub.vhdl:6' bound to instance 'synchronizer_4' of component 'buildup_synchronizer_0_6' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:471]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_6' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_6_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_7' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_7_stub.vhdl:6' bound to instance 'synchronizer_5' of component 'buildup_synchronizer_0_7' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:477]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_7' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_7_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_8' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_8_stub.vhdl:6' bound to instance 'synchronizer_6' of component 'buildup_synchronizer_0_8' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:483]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_8' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_8_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_9' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_9_stub.vhdl:6' bound to instance 'synchronizer_7' of component 'buildup_synchronizer_0_9' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:489]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_9' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_9_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_10' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_10_stub.vhdl:6' bound to instance 'synchronizer_8' of component 'buildup_synchronizer_0_10' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:495]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_10' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_10_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_synchronizer_0_11' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_11_stub.vhdl:6' bound to instance 'synchronizer_9' of component 'buildup_synchronizer_0_11' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:501]
INFO: [Synth 8-638] synthesizing module 'buildup_synchronizer_0_11' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/.Xil/Vivado-76053-Laptop/realtime/buildup_synchronizer_0_11_stub.vhdl:15]
INFO: [Synth 8-3491] module 'buildup_xlconcat_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconcat_0_0/synth/buildup_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'buildup_xlconcat_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:507]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlconcat_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconcat_0_0/synth/buildup_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlconcat_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlconcat_0_0/synth/buildup_xlconcat_0_0.v:53]
INFO: [Synth 8-3491] module 'buildup_xlslice_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_0_0/synth/buildup_xlslice_0_0.v:53' bound to instance 'xlslice_0' of component 'buildup_xlslice_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:515]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlslice_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_0_0/synth/buildup_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlslice_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_0_0/synth/buildup_xlslice_0_0.v:53]
INFO: [Synth 8-3491] module 'buildup_xlslice_1_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_1_0/synth/buildup_xlslice_1_0.v:53' bound to instance 'xlslice_1' of component 'buildup_xlslice_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:520]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlslice_1_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_1_0/synth/buildup_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlslice_1_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_1_0/synth/buildup_xlslice_1_0.v:53]
INFO: [Synth 8-3491] module 'buildup_xlslice_2_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_0/synth/buildup_xlslice_2_0.v:53' bound to instance 'xlslice_2' of component 'buildup_xlslice_2_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:525]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlslice_2_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_0/synth/buildup_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlslice_2_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_0/synth/buildup_xlslice_2_0.v:53]
INFO: [Synth 8-3491] module 'buildup_xlslice_2_1' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_1/synth/buildup_xlslice_2_1.v:53' bound to instance 'xlslice_3' of component 'buildup_xlslice_2_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:530]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlslice_2_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_1/synth/buildup_xlslice_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlslice_2_1' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_2_1/synth/buildup_xlslice_2_1.v:53]
INFO: [Synth 8-3491] module 'buildup_xlslice_5_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_5_0/synth/buildup_xlslice_5_0.v:53' bound to instance 'xlslice_5' of component 'buildup_xlslice_5_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:535]
INFO: [Synth 8-6157] synthesizing module 'buildup_xlslice_5_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_5_0/synth/buildup_xlslice_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized3' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized3' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'buildup_xlslice_5_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_xlslice_5_0/synth/buildup_xlslice_5_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'buildup' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/synth/buildup.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'buildup_wrapper' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/hdl/buildup_wrapper.vhd:37]
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2126.355 ; gain = 482.652 ; free physical = 1216 ; free virtual = 6925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2141.199 ; gain = 497.496 ; free physical = 1214 ; free virtual = 6923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2141.199 ; gain = 497.496 ; free physical = 1214 ; free virtual = 6923
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.199 ; gain = 0.000 ; free physical = 1214 ; free virtual = 6923
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_clock_divider_0_0/buildup_clock_divider_0_0/buildup_clock_divider_0_0_in_context.xdc] for cell 'buildup_i/clock_divider_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_clock_divider_0_0/buildup_clock_divider_0_0/buildup_clock_divider_0_0_in_context.xdc] for cell 'buildup_i/clock_divider_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_counter_1_0/buildup_counter_1_0/buildup_counter_1_0_in_context.xdc] for cell 'buildup_i/counter_1'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_counter_1_0/buildup_counter_1_0/buildup_counter_1_0_in_context.xdc] for cell 'buildup_i/counter_1'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2_in_context.xdc] for cell 'buildup_i/pwm_pan'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2_in_context.xdc] for cell 'buildup_i/pwm_pan'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3_in_context.xdc] for cell 'buildup_i/pwm_tilt'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3_in_context.xdc] for cell 'buildup_i/pwm_tilt'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_0/buildup_AND_gate_0_0/buildup_AND_gate_0_0_in_context.xdc] for cell 'buildup_i/AND_gate_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_0/buildup_AND_gate_0_0/buildup_AND_gate_0_0_in_context.xdc] for cell 'buildup_i/AND_gate_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_1/buildup_AND_gate_0_1/buildup_AND_gate_0_1_in_context.xdc] for cell 'buildup_i/AND_gate_1'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_1/buildup_AND_gate_0_1/buildup_AND_gate_0_1_in_context.xdc] for cell 'buildup_i/AND_gate_1'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_2/buildup_AND_gate_0_2/buildup_AND_gate_0_2_in_context.xdc] for cell 'buildup_i/AND_gate_2'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_2/buildup_AND_gate_0_2/buildup_AND_gate_0_2_in_context.xdc] for cell 'buildup_i/AND_gate_2'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_3/buildup_AND_gate_0_3/buildup_AND_gate_0_3_in_context.xdc] for cell 'buildup_i/AND_gate_3'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_3/buildup_AND_gate_0_3/buildup_AND_gate_0_3_in_context.xdc] for cell 'buildup_i/AND_gate_3'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0_in_context.xdc] for cell 'buildup_i/NOT_gate_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0_in_context.xdc] for cell 'buildup_i/NOT_gate_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1_in_context.xdc] for cell 'buildup_i/NOT_gate_1'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1_in_context.xdc] for cell 'buildup_i/NOT_gate_1'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_spi_sub_0_0/buildup_spi_sub_0_0/buildup_spi_sub_0_0_in_context.xdc] for cell 'buildup_i/spi_sub_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_spi_sub_0_0/buildup_spi_sub_0_0/buildup_spi_sub_0_0_in_context.xdc] for cell 'buildup_i/spi_sub_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_2/buildup_synchronizer_0_2/buildup_synchronizer_0_2_in_context.xdc] for cell 'buildup_i/synchronizer_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_2/buildup_synchronizer_0_2/buildup_synchronizer_0_2_in_context.xdc] for cell 'buildup_i/synchronizer_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_3/buildup_synchronizer_0_3/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_1'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_3/buildup_synchronizer_0_3/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_1'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_4/buildup_synchronizer_0_4/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_2'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_4/buildup_synchronizer_0_4/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_2'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_5/buildup_synchronizer_0_5/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_3'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_5/buildup_synchronizer_0_5/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_3'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_6/buildup_synchronizer_0_6/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_4'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_6/buildup_synchronizer_0_6/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_4'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_7/buildup_synchronizer_0_7/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_5'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_7/buildup_synchronizer_0_7/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_5'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_8/buildup_synchronizer_0_8/buildup_synchronizer_0_8_in_context.xdc] for cell 'buildup_i/synchronizer_6'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_8/buildup_synchronizer_0_8/buildup_synchronizer_0_8_in_context.xdc] for cell 'buildup_i/synchronizer_6'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/buildup_synchronizer_0_9/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_7'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/buildup_synchronizer_0_9/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_7'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_10/buildup_synchronizer_0_10/buildup_synchronizer_0_10_in_context.xdc] for cell 'buildup_i/synchronizer_8'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_10/buildup_synchronizer_0_10/buildup_synchronizer_0_10_in_context.xdc] for cell 'buildup_i/synchronizer_8'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_11/buildup_synchronizer_0_11/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_9'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_11/buildup_synchronizer_0_11/buildup_synchronizer_0_11_in_context.xdc] for cell 'buildup_i/synchronizer_9'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Rising_edge_detector_0_0/buildup_Rising_edge_detector_0_0/buildup_Rising_edge_detector_0_0_in_context.xdc] for cell 'buildup_i/Rising_edge_detector_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Rising_edge_detector_0_0/buildup_Rising_edge_detector_0_0/buildup_Rising_edge_detector_0_0_in_context.xdc] for cell 'buildup_i/Rising_edge_detector_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Falling_edge_detector_0_0/buildup_Falling_edge_detector_0_0/buildup_Falling_edge_detector_0_0_in_context.xdc] for cell 'buildup_i/Falling_edge_detector_0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Falling_edge_detector_0_0/buildup_Falling_edge_detector_0_0/buildup_Falling_edge_detector_0_0_in_context.xdc] for cell 'buildup_i/Falling_edge_detector_0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_0/buildup_block_encoder_0_0/buildup_block_encoder_0_1_in_context.xdc] for cell 'buildup_i/block_encoder_tilt'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_0/buildup_block_encoder_0_0/buildup_block_encoder_0_1_in_context.xdc] for cell 'buildup_i/block_encoder_tilt'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_1/buildup_block_encoder_0_1/buildup_block_encoder_0_1_in_context.xdc] for cell 'buildup_i/block_encoder_pan'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_1/buildup_block_encoder_0_1/buildup_block_encoder_0_1_in_context.xdc] for cell 'buildup_i/block_encoder_pan'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc:9]
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/buildup_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/buildup_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/buildup_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.137 ; gain = 0.000 ; free physical = 1204 ; free virtual = 6913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.172 ; gain = 0.000 ; free physical = 1204 ; free virtual = 6913
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/Always_true. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/clock_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/counter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/pwm_pan. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/pwm_tilt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/AND_gate_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/AND_gate_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/AND_gate_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/AND_gate_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/NOT_gate_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/NOT_gate_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/spi_sub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/synchronizer_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/Rising_edge_detector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/Falling_edge_detector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/block_encoder_tilt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/block_encoder_pan. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buildup_i/xlslice_5. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1194 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1197 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1195 ; free virtual = 6909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |buildup_AND_gate_0_0              |         1|
|2     |buildup_AND_gate_0_1              |         1|
|3     |buildup_AND_gate_0_2              |         1|
|4     |buildup_AND_gate_0_3              |         1|
|5     |buildup_Falling_edge_detector_0_0 |         1|
|6     |buildup_NOT_gate_0_0              |         1|
|7     |buildup_NOT_gate_0_1              |         1|
|8     |buildup_Rising_edge_detector_0_0  |         1|
|9     |buildup_block_encoder_0_1         |         1|
|10    |buildup_block_encoder_0_0         |         1|
|11    |buildup_clock_divider_0_0         |         1|
|12    |buildup_counter_1_0               |         1|
|13    |buildup_pwm_gen_0_2               |         1|
|14    |buildup_pwm_gen_0_3               |         1|
|15    |buildup_spi_sub_0_0               |         1|
|16    |buildup_synchronizer_0_2          |         1|
|17    |buildup_synchronizer_0_3          |         1|
|18    |buildup_synchronizer_0_4          |         1|
|19    |buildup_synchronizer_0_5          |         1|
|20    |buildup_synchronizer_0_6          |         1|
|21    |buildup_synchronizer_0_7          |         1|
|22    |buildup_synchronizer_0_8          |         1|
|23    |buildup_synchronizer_0_9          |         1|
|24    |buildup_synchronizer_0_10         |         1|
|25    |buildup_synchronizer_0_11         |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |buildup_AND_gate_0_0_bbox              |     1|
|2     |buildup_AND_gate_0_1_bbox              |     1|
|3     |buildup_AND_gate_0_2_bbox              |     1|
|4     |buildup_AND_gate_0_3_bbox              |     1|
|5     |buildup_Falling_edge_detector_0_0_bbox |     1|
|6     |buildup_NOT_gate_0_0_bbox              |     1|
|7     |buildup_NOT_gate_0_1_bbox              |     1|
|8     |buildup_Rising_edge_detector_0_0_bbox  |     1|
|9     |buildup_block_encoder_0_0_bbox         |     1|
|10    |buildup_block_encoder_0_1_bbox         |     1|
|11    |buildup_clock_divider_0_0_bbox         |     1|
|12    |buildup_counter_1_0_bbox               |     1|
|13    |buildup_pwm_gen_0_2_bbox               |     1|
|14    |buildup_pwm_gen_0_3_bbox               |     1|
|15    |buildup_spi_sub_0_0_bbox               |     1|
|16    |buildup_synchronizer_0_10_bbox         |     1|
|17    |buildup_synchronizer_0_11_bbox         |     1|
|18    |buildup_synchronizer_0_2_bbox          |     1|
|19    |buildup_synchronizer_0_3_bbox          |     1|
|20    |buildup_synchronizer_0_4_bbox          |     1|
|21    |buildup_synchronizer_0_5_bbox          |     1|
|22    |buildup_synchronizer_0_6_bbox          |     1|
|23    |buildup_synchronizer_0_7_bbox          |     1|
|24    |buildup_synchronizer_0_8_bbox          |     1|
|25    |buildup_synchronizer_0_9_bbox          |     1|
|26    |IBUF                                   |    11|
|27    |OBUF                                   |     9|
+------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.172 ; gain = 497.496 ; free physical = 1198 ; free virtual = 6911
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.172 ; gain = 570.469 ; free physical = 1198 ; free virtual = 6911
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.172 ; gain = 0.000 ; free physical = 1198 ; free virtual = 6911
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.172 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: acfba331
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2214.172 ; gain = 897.000 ; free physical = 1490 ; free virtual = 7204
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1806.727; main = 1481.107; forked = 373.536
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3173.258; main = 2182.125; forked = 991.133
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.172 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7204
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/synth_1/buildup_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file buildup_wrapper_utilization_synth.rpt -pb buildup_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 13:20:30 2024...
