

================================================================
== Vivado HLS Report for 'rshiftWordByOctet'
================================================================
* Date:           Mon Mar  1 13:03:34 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.633|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fsmState_1_load = load i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:490]   --->   Operation 3 'load' 'fsmState_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %fsmState_1_load, label %5, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:490]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P.i1P(i512* @rx_exh2rethShiftFifo_8, i64* @rx_exh2rethShiftFifo_6, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_4, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:493]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = (!fsmState_1_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:493]   --->   Operation 6 'br' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_exh2rethShiftFifo_8, i64* @rx_exh2rethShiftFifo_6, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 7 'read' 'empty' <Predicate = (!fsmState_1_load & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_25 = extractvalue { i512, i64, i1, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 8 'extractvalue' 'tmp_data_V_25' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_25 = extractvalue { i512, i64, i1, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 9 'extractvalue' 'tmp_keep_V_25' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_21 = extractvalue { i512, i64, i1, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 10 'extractvalue' 'tmp_last_V_21' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i512, i64, i1, i1 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 11 'extractvalue' 'tmp_dest_V' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rs_firstWord_1_load = load i1* @rs_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:497]   --->   Operation 12 'load' 'rs_firstWord_1_load' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br i1 %rs_firstWord_1_load, label %._crit_edge4.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:497]   --->   Operation 13 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_31_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %tmp_keep_V_25, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515]   --->   Operation 14 'partselect' 'p_Result_31_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%tmp_last_V = icmp eq i48 %p_Result_31_i, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515]   --->   Operation 15 'icmp' 'tmp_last_V' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:520]   --->   Operation 16 'br' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sendWord_last_V_0_i = phi i1 [ false, %1 ], [ %tmp_last_V, %2 ]"   --->   Operation 17 'phi' 'sendWord_last_V_0_i' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_21, label %3, label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:524]   --->   Operation 18 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.65>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %sendWord_last_V_0_i, label %._crit_edge6.i, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:528]   --->   Operation 19 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "store i1 true, i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:530]   --->   Operation 20 'store' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21 & !sendWord_last_V_0_i)> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "br label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:532]   --->   Operation 21 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21)> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_5_new_0 = phi i1 [ true, %._crit_edge6.i ], [ false, %._crit_edge4.i ]"   --->   Operation 22 'phi' 'rs_firstWord_5_new_0' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i1 %rs_firstWord_5_new_0, i1* @rs_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:523]   --->   Operation 23 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i1 false, i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:546]   --->   Operation 24 'store' <Predicate = (fsmState_1_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2rethShiftFifo_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2rethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_rethSift2mergerFi_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_rethSift2mergerFi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:479]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_19, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 34 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_18 = load i64* @prevWord_keep_V_16, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 35 'load' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_25_i = call i384 @_ssdm_op_PartSelect.i384.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 36 'partselect' 'p_Result_25_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_25 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:509]   --->   Operation 37 'trunc' 'trunc_ln647' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i128.i384(i128 %trunc_ln647, i384 %p_Result_25_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:509]   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_28_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_18, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 39 'partselect' 'p_Result_28_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln647_7 = trunc i64 %tmp_keep_V_25 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:513]   --->   Operation 40 'trunc' 'trunc_ln647_7' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_17 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %trunc_ln647_7, i48 %p_Result_28_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:513]   --->   Operation 41 'bitconcatenate' 'p_Result_17' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_rethSift2mergerFi_8, i64* @rx_rethSift2mergerFi_6, i1* @rx_rethSift2mergerFi_7, i1* @rx_rethSift2mergerFi_4, i512 %p_Result_s, i64 %p_Result_17, i1 %tmp_last_V, i1 %tmp_dest_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:519]   --->   Operation 42 'write' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V_25, i512* @prevWord_data_V_19, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:522]   --->   Operation 43 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i64 %tmp_keep_V_25, i64* @prevWord_keep_V_16, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:522]   --->   Operation 44 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:531]   --->   Operation 45 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21 & !sendWord_last_V_0_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:534]   --->   Operation 46 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %"rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:535]   --->   Operation 47 'br' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_i = call i384 @_ssdm_op_PartSelect.i384.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:537]   --->   Operation 48 'partselect' 'p_Result_i' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_18 = call i512 @_ssdm_op_BitConcatenate.i512.i128.i384(i128 0, i384 %p_Result_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:538]   --->   Operation 49 'bitconcatenate' 'p_Result_18' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_23_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_18, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:539]   --->   Operation 50 'partselect' 'p_Result_23_i' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 0, i48 %p_Result_23_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:540]   --->   Operation 51 'bitconcatenate' 'p_Result_19' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_rethSift2mergerFi_8, i64* @rx_rethSift2mergerFi_6, i1* @rx_rethSift2mergerFi_7, i1* @rx_rethSift2mergerFi_4, i512 %p_Result_18, i64 %p_Result_19, i1 true, i1 undef) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:545]   --->   Operation 52 'write' <Predicate = (fsmState_1_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %"rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:547]   --->   Operation 53 'br' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'rx_exh2rethShiftFifo_8' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496) [30]  (1.84 ns)
	'icmp' operation ('val', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515) [45]  (1.14 ns)
	multiplexor before 'phi' operation ('sendWord.last.V') with incoming values : ('val', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515) [49]  (0.656 ns)
	'phi' operation ('sendWord.last.V') with incoming values : ('val', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515) [49]  (0 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'load' operation ('__Val2__', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508) on static variable 'prevWord_data_V_19' [23]  (0 ns)
	fifo write on port 'rx_rethSift2mergerFi_8' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:545) [71]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
