#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 16 23:06:16 2025
# Process ID: 21040
# Current directory: C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/Labs/Lab05/Project1/Project1.runs/synth_1
# Command line: vivado.exe -log rvfpganexys.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpganexys.tcl
# Log file: C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/Labs/Lab05/Project1/Project1.runs/synth_1/rvfpganexys.vds
# Journal file: C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/Labs/Lab05/Project1/Project1.runs/synth_1\vivado.jou
# Running On: Ayman-T480, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17010 MB
#-----------------------------------------------------------
source rvfpganexys.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 511.344 ; gain = 220.262
Command: synth_design -top rvfpganexys -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.418 ; gain = 439.445
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:223]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:225]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:226]
WARNING: [Synth 8-11065] parameter 'STATESIZE' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:83]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:86]
WARNING: [Synth 8-11065] parameter 'AWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:87]
WARNING: [Synth 8-11065] parameter 'WBWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:88]
WARNING: [Synth 8-11065] parameter 'WBRACK1' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:89]
WARNING: [Synth 8-11065] parameter 'WBR2' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:90]
WARNING: [Synth 8-11065] parameter 'WBRACK2' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:91]
WARNING: [Synth 8-11065] parameter 'BAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:92]
WARNING: [Synth 8-11065] parameter 'RRAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:93]
WARNING: [Synth 8-11065] parameter 'slave_sel_bits' becomes localparam in 'wb_mux' with formal parameter declaration list [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:87]
INFO: [Synth 8-6157] synthesizing module 'rvfpganexys' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.sv:26]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111430]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111430]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv:15]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv:15]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000001000100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16699]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16719]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15886]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15955]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16023]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16171]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16776]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97310]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97310]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16787]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16947]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16947]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16969]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16991]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17013]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17035]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17057]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17079]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17101]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17123]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17145]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17167]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17189]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17211]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17233]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17255]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17277]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17299]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17321]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78214]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78214]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17341]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17354]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17374]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17387]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17409]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17431]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:80759]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:80759]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17457]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17484]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17507]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17533]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17583]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17609]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17659]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17685]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17735]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17761]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17811]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17837]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17887]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17940]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17963]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:17989]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18016]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18039]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18065]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18092]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18115]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18141]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18168]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18191]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18217]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18244]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18267]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18293]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18320]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18343]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18369]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18396]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18419]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18445]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18472]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18495]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18521]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18548]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18571]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18597]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18624]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40764]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40764]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18920]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40945]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40945]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.sv:168]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'swervolf_core' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/swervolf_core.v:22]
	Parameter bootrom_file bound to: boot_main.mem - type: string 
	Parameter clk_freq_hz bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000011 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000110 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000000010 
	Parameter ATOPs bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000001010 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000110 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:7]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
	Parameter num_slaves bound to: 7 - type: integer 
	Parameter MATCH_ADDR bound to: 224'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000001000100000000000000000000000000010010000000000000000000000000000101000000000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 224'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter INIT_FILE bound to: boot_main.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: boot_main.mem - type: string 
INFO: [Synth 8-251] Preloading  from boot_main.mem [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/dpram64.v:60]
INFO: [Synth 8-3876] $readmem data file 'boot_main.mem' is read successfully [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/dpram64.v:61]
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:26]
	Parameter clk_freq_hz bound to: 50000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:230]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:301]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:374]
INFO: [Synth 8-226] default block is never used [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:377]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:374]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:402]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:402]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux__parameterized0' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:402]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:402]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.sv:26]
INFO: [Synth 8-6157] synthesizing module 'simple_spi' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/spi/fifo4.v:54]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/spi/fifo4.v:54]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_wb.v:139]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_wb.v:139]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v:150]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter fifo_width bound to: 11 - type: integer 
WARNING: [Synth 8-7023] instance 'gpio_module' of module 'gpio_top' has 17 connections declared, but only 15 given [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/swervolf_core.v:523]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:317]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:1075]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14657]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14658]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14703]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14704]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14749]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14750]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14795]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14796]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14841]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14842]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14887]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14888]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14933]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14934]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14979]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:14980]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15680]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15681]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_lock_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15686]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_prot_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15687]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_cache_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15688]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_qos_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15689]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_first_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15771]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_last_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15772]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_lock_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15777]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_prot_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15778]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_cache_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15779]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_qos_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15780]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_scratch_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15932]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_bus_errors_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15933]
WARNING: [Synth 8-6014] Unused sequential element init_done_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15948]
WARNING: [Synth 8-6014] Unused sequential element init_error_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:15952]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rst_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16000]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_half_sys8x_taps_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16004]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wlevel_en_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16008]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_dly_sel_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16012]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rdphase_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16016]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wrphase_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16020]
WARNING: [Synth 8-6014] Unused sequential element sdram_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16110]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_command_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16114]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_address_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16121]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_baddress_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16125]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_wrdata_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16138]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_rddata_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16139]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_command_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16143]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_address_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16150]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_baddress_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16154]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_wrdata_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16167]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_rddata_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16168]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16237]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16254]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16259]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16260]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16268]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16298]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16299]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16300]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16308]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16309]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16310]
WARNING: [Synth 8-6014] Unused sequential element uart_phy_re_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16340]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16728]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16745]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18646]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18660]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18674]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18688]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18702]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18716]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18730]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18744]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18769]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18785]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18799]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18814]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18830]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18947]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18957]
WARNING: [Synth 8-6014] Unused sequential element memadr_5_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18967]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18977]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18987]
WARNING: [Synth 8-6014] Unused sequential element memadr_8_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18997]
WARNING: [Synth 8-6014] Unused sequential element memadr_9_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:19007]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip142_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4169]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip132_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4097]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip122_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4025]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip112_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3953]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip102_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3881]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip92_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3809]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip82_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3737]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip72_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip62_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3593]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip52_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3521]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip42_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3449]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip32_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3377]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip22_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3305]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip14_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3233]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip04_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:3161]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip152_reg' and it is trimmed from '8' to '4' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4241]
WARNING: [Synth 8-6014] Unused sequential element sdram_dfi_p1_cs_n_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:4323]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18937]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:242]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:242]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:242]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:242]
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:130]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:131]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:132]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:171]
WARNING: [Synth 8-3848] Net bus_clk in module/entity dbg does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv:279]
WARNING: [Synth 8-3848] Net axiclk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:954]
WARNING: [Synth 8-3848] Net fetch_f1_f2_c1_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:303]
WARNING: [Synth 8-3848] Net axiclk_reset in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:955]
WARNING: [Synth 8-3848] Net tag_valid_w0_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:1302]
WARNING: [Synth 8-3848] Net tag_valid_w1_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:1303]
WARNING: [Synth 8-3848] Net tag_valid_w2_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:1304]
WARNING: [Synth 8-3848] Net tag_valid_w3_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:1305]
WARNING: [Synth 8-3848] Net way_status_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv:1244]
WARNING: [Synth 8-3848] Net exu_mul_c1_e3_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:50]
WARNING: [Synth 8-3848] Net exu_mul_c1_e2_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:50]
WARNING: [Synth 8-3848] Net exu_mul_c1_e1_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:50]
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:195]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:195]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:195]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:195]
WARNING: [Synth 8-3848] Net dma_bus_clk in module/entity dma_ctrl does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv:187]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_rty in module/entity swervolf_core does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:74]
WARNING: [Synth 8-3848] Net wb_s2m_ptc_rty in module/entity swervolf_core does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:88]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_err in module/entity swervolf_core does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:101]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_rty in module/entity swervolf_core does not have driver. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:102]
WARNING: [Synth 8-7129] Port en in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_tlu_core_ecc_disable in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[33] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[11] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[10] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[9] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[8] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[7] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[6] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[1] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[0] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[15] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[14] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[13] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[12] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_wlast in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arburst[1] in module dma_ctrl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.438 ; gain = 1013.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1930.438 ; gain = 1013.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1930.438 ; gain = 1013.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1930.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc]
Finished Parsing XDC File [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpganexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpganexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpganexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpganexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2105.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2105.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_refresher_state_reg' in module 'litedram_core'
INFO: [Synth 8-802] inferred FSM for state register 'litedramcore_state_reg' in module 'litedram_core'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi2wb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litedramcore_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/dbg/axi_bready_ff' (rvdffs) to 'swervolf/swerv_eh1/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'swervolf/swerv_eh1/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga__parameterized0) to 'swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 11    
	   2 Input   31 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 5     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 26    
	   3 Input    5 Bit       Adders := 96    
	   2 Input    4 Bit       Adders := 62    
	   8 Input    4 Bit       Adders := 5     
	  14 Input    4 Bit       Adders := 1     
	  11 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 68    
	   4 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 47    
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 28    
	   2 Input      1 Bit         XORs := 61    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 3     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 20    
+---Registers : 
	              128 Bit    Registers := 3     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 22    
	               68 Bit    Registers := 8     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 20    
	               63 Bit    Registers := 2     
	               51 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 11    
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 226   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 13    
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 54    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 84    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 143   
	                4 Bit    Registers := 220   
	                3 Bit    Registers := 257   
	                2 Bit    Registers := 438   
	                1 Bit    Registers := 1032  
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit	(2048 X 39 bit)          RAMs := 8     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 1     
	               8K Bit	(256 X 34 bit)          RAMs := 16    
	               1K Bit	(576 X 2 bit)          RAMs := 1     
	               1K Bit	(16 X 80 bit)          RAMs := 1     
	               1K Bit	(16 X 74 bit)          RAMs := 1     
	               1K Bit	(64 X 21 bit)          RAMs := 4     
	              384 Bit	(16 X 24 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 3     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
	               62 Bit	(2 X 31 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 6     
	   2 Input   74 Bit        Muxes := 15    
	   2 Input   68 Bit        Muxes := 6     
	   2 Input   67 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 60    
	   3 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 5     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 353   
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 3     
	  10 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 57    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 44    
	   4 Input   26 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 12    
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 7     
	   3 Input   14 Bit        Muxes := 1     
	   8 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 11    
	   4 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 20    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 20    
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 183   
	   4 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 8     
	  11 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 42    
	   2 Input    5 Bit        Muxes := 332   
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 242   
	   6 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   7 Input    3 Bit        Muxes := 29    
	   2 Input    3 Bit        Muxes := 338   
	   6 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 622   
	   3 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 7     
	  11 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 2     
	  26 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 96    
	   2 Input    1 Bit        Muxes := 2070  
	   4 Input    1 Bit        Muxes := 42    
	  11 Input    1 Bit        Muxes := 29    
	   3 Input    1 Bit        Muxes := 38    
	   7 Input    1 Bit        Muxes := 104   
	   6 Input    1 Bit        Muxes := 245   
	   8 Input    1 Bit        Muxes := 31    
	  10 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16750]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:16733]
INFO: [Synth 8-5546] ROM "sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_reads" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rf_ram/memory_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_18_reg' and it is trimmed from '74' to '66' bits. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/litedram_core.v:18819]
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_122/i_0/storage_12_reg_0_15_6_7 from module extram__60 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/csr/timer_irq_r_reg )
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[0]' (FDE) to 'serv_rf_top/cpu/decode/op20_reg'
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[1]' (FDE) to 'serv_rf_top/cpu/decode/op21_reg'
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[2]' (FDE) to 'serv_rf_top/cpu/decode/op22_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/irq_sync_reg )
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[7]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[1]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[3]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdram_postponer_count_reg)
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[5]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[4]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[2]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[6]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[7]' (FD) to 'a7ddrphy_dqspattern_o1_reg[5]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[6]' (FD) to 'a7ddrphy_dqspattern_o1_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[5]' (FD) to 'a7ddrphy_dqspattern_o1_reg[3]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[4]' (FD) to 'a7ddrphy_dqspattern_o1_reg[2]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[3]' (FD) to 'a7ddrphy_dqspattern_o1_reg[1]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[1]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_ba_reg[0]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_ba_reg[1]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[0]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[1]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[2]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[3]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[4]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[5]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[6]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[7]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[8]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[9]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[11]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdram_sequencer_count_reg)
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[7]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[6]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[5]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[7]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[6]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[5]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[7]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[6]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[5]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[7]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[6]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[5]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[7]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[6]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[5]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[7]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[6]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[5]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[7]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[6]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[5]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[7]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[6]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[5]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a7ddrphy_bitslip1_r1_reg[12] )
INFO: [Synth 8-7067] Removed DRAM instance i_122/i_0/storage_12_reg_0_15_6_7 from module extram__60 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/o_pending_irq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc1_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_busm_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'ifu/ifc/fbwrite_ff/dout_reg[3]' (FDC) to 'ifu/ifc/fbwrite_ff/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[4]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[5]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[6]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/ifu_pmu_sigs_ff/dout_reg[4]' (FDC) to 'ifu/mem_ctl/act_miss_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/dma_ok_prev_ff/dout_reg[0]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\sbiccm_err_ff/dout_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:120]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
INFO: [Synth 8-5544] ROM "SevSegDec/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi2/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_s_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.lock_aw_valid_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].mst_select_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:06:03 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
 Sort Area is exu prod_e20_3 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is exu prod_e20_3 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is exu prod_e20_0 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is exu prod_e20_0 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top                                 | rf_ram/memory_reg                                            | 576 x 2(READ_FIRST)    | W |   | 576 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0                          | storage_10_reg                                               | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0                          | storage_13_reg                                               | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0                          | mem_1_reg                                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bootrom                                     | ram/mem_reg                                                  | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|litedram_core__GC0 | data_mem_grain6_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | tag_mem_reg                            | Implied   | 2 x 31               | RAM32M x 6  | 
|litedram_core__GC0 | storage_2_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_3_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_4_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_5_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_6_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_7_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_8_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_9_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_1_reg                          | Implied   | 16 x 8               | RAM32M x 2  | 
|litedram_core__GC0 | storage_reg                            | Implied   | 16 x 8               | RAM32M x 2  | 
|litedram_core__GC0 | storage_11_reg                         | Implied   | 16 x 6               | RAM32M x 1  | 
|litedram_core__GC0 | storage_12_reg                         | Implied   | 16 x 6               | RAM32M x 2  | 
|litedram_core__GC0 | storage_14_reg                         | Implied   | 16 x 8               | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain0_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain1_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain2_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain3_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain4_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain5_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain7_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|spi                | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|spi                | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|uart16550_0        | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
|uart16550_0        | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|spi2               | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|spi2               | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc:206]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:56 ; elapsed = 00:06:17 . Memory (MB): peak = 2105.062 ; gain = 1188.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:21 ; elapsed = 00:07:44 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top                                 | rf_ram/memory_reg                                            | 576 x 2(READ_FIRST)    | W |   | 576 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0                          | storage_10_reg                                               | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0                          | storage_13_reg                                               | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0                          | mem_1_reg                                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bootrom                                     | ram/mem_reg                                                  | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|litedram_core__GC0 | data_mem_grain6_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | tag_mem_reg                            | Implied   | 2 x 31               | RAM32M x 6  | 
|litedram_core__GC0 | storage_2_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_3_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_4_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_5_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_6_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_7_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_8_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_9_reg                          | Implied   | 16 x 22              | RAM32M x 4  | 
|litedram_core__GC0 | storage_1_reg                          | Implied   | 16 x 8               | RAM32M x 2  | 
|litedram_core__GC0 | storage_11_reg                         | Implied   | 16 x 6               | RAM32M x 1  | 
|litedram_core__GC0 | storage_12_reg                         | Implied   | 16 x 6               | RAM32M x 2  | 
|litedram_core__GC0 | storage_14_reg                         | Implied   | 16 x 8               | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain0_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain1_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain2_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain3_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain4_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain5_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|litedram_core__GC0 | data_mem_grain7_reg                    | Implied   | 2 x 8                | RAM32M x 2  | 
|spi                | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|spi                | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|uart16550_0        | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
|uart16550_0        | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|spi2               | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
|spi2               | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:36]
INFO: [Synth 8-7052] The timing for the instance swervolfi_8/swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolfi_8/swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc:206]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc. [C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/src/LiteDRAM/liteDRAM.xdc:206]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:56 ; elapsed = 00:08:37 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:23 ; elapsed = 00:09:10 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:24 ; elapsed = 00:09:11 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:49 ; elapsed = 00:09:39 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:52 ; elapsed = 00:09:42 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:56 ; elapsed = 00:09:46 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:57 ; elapsed = 00:09:47 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rvfpganexys | ddr2/ldc/subfragments_new_master_rdata_valid8_reg  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpganexys | ddr2/ldc/subfragments_new_master_rdata_valid17_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpganexys | ddr2/ldc/a7ddrphy_rddata_en_tappeddelayline7_reg   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     3|
|2     |BUFG       |    11|
|3     |CARRY4     |   845|
|4     |DSP48E1    |     4|
|5     |IDELAYCTRL |     1|
|6     |IDELAYE2   |    16|
|7     |ISERDESE2  |    16|
|8     |LUT1       |   488|
|9     |LUT2       |  2235|
|10    |LUT3       |  4874|
|11    |LUT4       |  6187|
|12    |LUT5       |  7681|
|13    |LUT6       | 17482|
|14    |MUXF7      |   461|
|15    |MUXF8      |    34|
|16    |OSERDESE2  |    44|
|17    |PLLE2_ADV  |     1|
|18    |PLLE2_BASE |     1|
|19    |RAM32M     |    56|
|20    |RAM32X1D   |    29|
|21    |RAMB18E1   |    30|
|25    |RAMB36E1   |    29|
|37    |SRL16E     |     3|
|38    |STARTUPE2  |     1|
|39    |FD         |     8|
|40    |FDCE       | 15771|
|41    |FDPE       |    49|
|42    |FDRE       |  3061|
|43    |FDSE       |   215|
|44    |IBUF       |     5|
|45    |IOBUF      |    32|
|46    |IOBUFDS    |     2|
|47    |OBUF       |    61|
|48    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:57 ; elapsed = 00:09:48 . Memory (MB): peak = 2143.094 ; gain = 1226.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:00 ; elapsed = 00:09:24 . Memory (MB): peak = 2143.094 ; gain = 1051.496
Synthesis Optimization Complete : Time (s): cpu = 00:07:57 ; elapsed = 00:09:50 . Memory (MB): peak = 2143.094 ; gain = 1226.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2143.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2146.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 56 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 29 instances

Synth Design complete | Checksum: 74743908
INFO: [Common 17-83] Releasing license: Synthesis
603 Infos, 473 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:36 ; elapsed = 00:10:54 . Memory (MB): peak = 2146.777 ; gain = 1635.434
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2146.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/moham/ml-rvfpga-soc/Courses/RVfpga/Labs/Lab05/Project1/Project1.runs/synth_1/rvfpganexys.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2146.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rvfpganexys_utilization_synth.rpt -pb rvfpganexys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 23:18:12 2025...
