

*** CYCLE 0
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000004
ifid:
	instr	lw x1 (28)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	lw x2 (32)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, lw x1 (28)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	lw x3 (36)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, lw x1 (28)x0
		name 'INT', stage 1 (from end), cycle 0/1, lw x2 (32)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	add x4 x1 x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, lw x2 (32)x0
		name 'INT', stage 1 (from end), cycle 0/1, lw x3 (36)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		lw x1 (28)x0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	add x4 x1 x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, lw x3 (36)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		lw x2 (32)x0


*** CYCLE 6
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	sub x5 x4 x3
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, add x4 x1 x2
ADD fu:
MULT fu:
DIV fu:
wb:
		lw x3 (36)x0


*** CYCLE 7
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	sub x5 x4 x3
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, add x4 x1 x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 8
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	sub x5 x4 x3
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		add x4 x1 x2


*** CYCLE 9
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	sw x5 (40)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, sub x5 x4 x3
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 10
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	sw x5 (40)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, sub x5 x4 x3
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 11
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	sw x5 (40)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		sub x5 x4 x3


*** CYCLE 12
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x0000003C	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	halt
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, sw x5 (40)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 13
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x0000003C	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, sw x5 (40)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 14
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x0000003C	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		sw x5 (40)x0


*** CYCLE 15
Memory
	Address		Data
	0x00000000	87 00 C0 01 07 01 00 02 87 01 40 02 00 82 20 00
	0x00000010	80 72 32 40 08 04 50 02 3F 00 00 00 32 00 00 00
	0x00000020	1E 00 00 00 14 00 00 00 3C 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000032	x2=0x0000001E	x3=0x00000014
	x4=0x00000050	x5=0x0000003C	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 7 INSTRUCTIONS IN 15 CYCLES
CPI:  2.14
