
*** Running vivado
    with args -log vga_640x480_picture_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_640x480_picture_top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_640x480_picture_top.tcl -notrace
Command: synth_design -top vga_640x480_picture_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 343.605 ; gain = 94.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_640x480_picture_top' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v:1]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v:2]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (2#1) [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v:2]
INFO: [Synth 8-638] synthesizing module 'vga_data' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v:2]
	Parameter hbp bound to: 11'b00010010000 
	Parameter vbp bound to: 11'b00000100011 
	Parameter W bound to: 11'b00010100000 
	Parameter H bound to: 11'b00010100000 
INFO: [Synth 8-256] done synthesizing module 'vga_data' (3#1) [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v:2]
INFO: [Synth 8-638] synthesizing module 'origin_picture_rom' [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/realtime/origin_picture_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'origin_picture_rom' (4#1) [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/realtime/origin_picture_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/realtime/gray_picture_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gray_picture_ram' (5#1) [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/realtime/gray_picture_ram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:28]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:29]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:32]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:33]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:34]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (15) of module 'gray_picture_ram' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:35]
INFO: [Synth 8-638] synthesizing module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:1]
INFO: [Synth 8-256] done synthesizing module 'Sobel_Calculation' (6#1) [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p11' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:38]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p12' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:38]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p13' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:38]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p21' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:39]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p22' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:39]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p23' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:39]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p31' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:40]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p32' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:40]
WARNING: [Synth 8-689] width (12) of port connection 'matrix_p33' does not match port width (4) of module 'Sobel_Calculation' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_reg' and it is trimmed from '12' to '4' bits. [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:17]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480_picture_top' (7#1) [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v:1]
WARNING: [Synth 8-3331] design Sobel_Calculation has unconnected port rst_n
WARNING: [Synth 8-3331] design Sobel_Calculation has unconnected port matrix_p22[3]
WARNING: [Synth 8-3331] design Sobel_Calculation has unconnected port matrix_p22[2]
WARNING: [Synth 8-3331] design Sobel_Calculation has unconnected port matrix_p22[1]
WARNING: [Synth 8-3331] design Sobel_Calculation has unconnected port matrix_p22[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 384.684 ; gain = 135.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 384.684 ; gain = 135.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp5/origin_picture_rom_in_context.xdc] for cell 'U4'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp5/origin_picture_rom_in_context.xdc] for cell 'U4'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U11'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U11'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U12'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U12'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U13'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U13'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U21'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U21'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U22'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U22'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U23'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U23'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U31'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U31'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U32'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U32'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U33'
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.runs/synth_1/.Xil/Vivado-12820-Charles/dcp7/gray_picture_ram_in_context.xdc] for cell 'U33'
Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.srcs/constrs_1/new/vga_cons.xdc]
Finished Parsing XDC File [C:/Users/Charl/Desktop/Final/Final.srcs/constrs_1/new/vga_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Charl/Desktop/Final/Final.srcs/constrs_1/new/vga_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_640x480_picture_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_640x480_picture_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 708.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 708.953 ; gain = 460.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 708.953 ; gain = 460.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 708.953 ; gain = 460.098
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:33]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:22]
WARNING: [Synth 8-6014] Unused sequential element Gx_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:22]
WARNING: [Synth 8-6014] Unused sequential element Gy_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 708.953 ; gain = 460.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_640x480_picture_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module Sobel_Calculation 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u/Gx_data_reg[9:0]' into 'u/Gx_data_reg[9:0]' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:22]
INFO: [Synth 8-4471] merging register 'u/Gy_data_reg[9:0]' into 'u/Gy_data_reg[9:0]' [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:33]
WARNING: [Synth 8-6014] Unused sequential element u/Gx_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:22]
WARNING: [Synth 8-6014] Unused sequential element u/Gy_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:33]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v:23]
INFO: [Synth 8-5546] ROM "U2/vsenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u/Gx_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:22]
WARNING: [Synth 8-6014] Unused sequential element u/Gy_data_reg was removed.  [C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/sobel_calculation.v:33]
DSP Report: Generating DSP u/Gxy_square1, operation Mode is: A2*B2.
DSP Report: register u/Gx_data_reg is absorbed into DSP u/Gxy_square1.
DSP Report: register u/Gx_data_reg is absorbed into DSP u/Gxy_square1.
DSP Report: operator u/Gxy_square1 is absorbed into DSP u/Gxy_square1.
DSP Report: Generating DSP u/Gxy_square_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register u/Gy_data_reg is absorbed into DSP u/Gxy_square_reg.
DSP Report: register u/Gy_data_reg is absorbed into DSP u/Gxy_square_reg.
DSP Report: register u/Gxy_square_reg is absorbed into DSP u/Gxy_square_reg.
DSP Report: operator u/Gxy_square0 is absorbed into DSP u/Gxy_square_reg.
DSP Report: operator u/Gxy_square1 is absorbed into DSP u/Gxy_square_reg.
INFO: [Synth 8-3886] merging instance 'dina_reg[0]' (FD) to 'dina_reg[4]'
INFO: [Synth 8-3886] merging instance 'dina_reg[1]' (FD) to 'dina_reg[5]'
INFO: [Synth 8-3886] merging instance 'dina_reg[2]' (FD) to 'dina_reg[6]'
INFO: [Synth 8-3886] merging instance 'dina_reg[3]' (FD) to 'dina_reg[7]'
INFO: [Synth 8-3886] merging instance 'dina_reg[4]' (FD) to 'dina_reg[8]'
INFO: [Synth 8-3886] merging instance 'dina_reg[5]' (FD) to 'dina_reg[9]'
INFO: [Synth 8-3886] merging instance 'dina_reg[6]' (FD) to 'dina_reg[10]'
INFO: [Synth 8-3886] merging instance 'dina_reg[7]' (FD) to 'dina_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 708.953 ; gain = 460.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Sobel_Calculation | A2*B2         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Sobel_Calculation | (PCIN+A2*B2)' | 10     | 10     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 711.527 ; gain = 462.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 714.531 ; gain = 465.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |origin_picture_rom |         1|
|2     |gray_picture_ram   |         9|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |gray_picture_ram    |     1|
|2     |gray_picture_ram__1 |     1|
|3     |gray_picture_ram__2 |     1|
|4     |gray_picture_ram__3 |     1|
|5     |gray_picture_ram__4 |     1|
|6     |gray_picture_ram__5 |     1|
|7     |gray_picture_ram__6 |     1|
|8     |gray_picture_ram__7 |     1|
|9     |gray_picture_ram__8 |     1|
|10    |origin_picture_rom  |     1|
|11    |BUFG                |     2|
|12    |CARRY4              |    37|
|13    |DSP48E1             |     1|
|14    |DSP48E1_1           |     1|
|15    |LUT1                |    60|
|16    |LUT2                |    23|
|17    |LUT3                |    17|
|18    |LUT4                |    11|
|19    |LUT5                |    44|
|20    |LUT6                |    46|
|21    |FDCE                |     2|
|22    |FDRE                |    54|
|23    |IBUF                |     4|
|24    |OBUF                |    14|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   436|
|2     |  U1     |clkdiv            |     4|
|3     |  U2     |vga_driver        |   101|
|4     |  U3     |vga_data          |    71|
|5     |  u      |Sobel_Calculation |   100|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.820 ; gain = 486.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 735.820 ; gain = 162.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 735.820 ; gain = 486.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 735.820 ; gain = 494.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Charl/Desktop/Final/Final.runs/synth_1/vga_640x480_picture_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_640x480_picture_top_utilization_synth.rpt -pb vga_640x480_picture_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 735.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 02:45:42 2019...
