{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615516183645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615516183645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 10:29:43 2021 " "Processing started: Fri Mar 12 10:29:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615516183645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615516183645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615516183645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615516185335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615516185335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepository/yehuo_books/fpga/pracitice/altera-quartus/27_ip_core/fifo/scfifo/sim/tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepository/yehuo_books/fpga/pracitice/altera-quartus/27_ip_core/fifo/scfifo/sim/tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "../sim/tb_fifo.v" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/sim/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516200000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516200000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepository/yehuo_books/fpga/pracitice/altera-quartus/27_ip_core/fifo/scfifo/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepository/yehuo_books/fpga/pracitice/altera-quartus/27_ip_core/fifo/scfifo/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516200005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516200005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/scfifo_256x8/scfifo_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/scfifo_256x8/scfifo_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_256x8 " "Found entity 1: scfifo_256x8" {  } { { "ipcore_dir/scfifo_256x8/scfifo_256x8.v" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516200005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516200005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1615516200101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_256x8 scfifo_256x8:scfifo_256x8_inst " "Elaborating entity \"scfifo_256x8\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\"" {  } { { "../rtl/fifo.v" "scfifo_256x8_inst" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516200168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/scfifo_256x8/scfifo_256x8.v" "scfifo_component" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516200985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/scfifo_256x8/scfifo_256x8.v" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615516201106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Instantiated megafunction \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201107 ""}  } { { "ipcore_dir/scfifo_256x8/scfifo_256x8.v" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615516201107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dm31 " "Found entity 1: scfifo_dm31" {  } { { "db/scfifo_dm31.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/scfifo_dm31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516201348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516201348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dm31 scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated " "Elaborating entity \"scfifo_dm31\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks31 " "Found entity 1: a_dpfifo_ks31" {  } { { "db/a_dpfifo_ks31.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_dpfifo_ks31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516201544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516201544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks31 scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo " "Elaborating entity \"a_dpfifo_ks31\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\"" {  } { { "db/scfifo_dm31.tdf" "dpfifo" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/scfifo_dm31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516201730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516201730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks31.tdf" "fifo_state" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_dpfifo_ks31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516201948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516201948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516201948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skm1 " "Found entity 1: altsyncram_skm1" {  } { { "db/altsyncram_skm1.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/altsyncram_skm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516202155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516202155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skm1 scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram " "Elaborating entity \"altsyncram_skm1\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram\"" {  } { { "db/a_dpfifo_ks31.tdf" "FIFOram" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_dpfifo_ks31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516202155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615516202359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615516202359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks31.tdf" "rd_ptr_count" { Text "D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/db/a_dpfifo_ks31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615516202364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615516202859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 10:30:02 2021 " "Processing ended: Fri Mar 12 10:30:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615516202859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615516202859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615516202859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615516202859 ""}
