

================================================================
== Synthesis Summary Report of 'hls_linear_combination'
================================================================
+ General Information: 
    * Date:           Thu Jun 23 18:38:08 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        hls_linear_combination
    * Solution:       base (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+----------+-----+
    |          Modules         | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |          |     |
    |          & Loops         | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT   | URAM|
    +--------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+----------+-----+
    |+ hls_linear_combination  |     -|  -1.43|        -|          -|         -|        -|     -|        no|  2 (~0%)|  1 (~0%)|  647 (~0%)|  713 (1%)|    -|
    | o LOOP_LC1_LOOP_LC12     |     -|  -7.30|        -|          -|         4|        1|     -|       yes|        -|        -|          -|         -|    -|
    | o LOOP_LC2               |     -|  -7.30|     2340|  2.340e+04|        39|        -|    60|        no|        -|        -|          -|         -|    -|
    +--------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+----------+-----+

