{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570520495248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570520495264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:41:34 2019 " "Processing started: Tue Oct 08 15:41:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570520495264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520495264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off correlation_signal -c correlation_signal " "Command: quartus_map --read_settings_files=on --write_settings_files=off correlation_signal -c correlation_signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520495265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570520499124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570520499124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_collection.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_collection.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_collection " "Found entity 1: data_collection" {  } { { "RTL/data_collection.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/data_collection.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/write_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/write_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo " "Found entity 1: write_fifo" {  } { { "RTL/write_fifo.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/write_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/read_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/read_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo " "Found entity 1: read_fifo" {  } { { "RTL/read_fifo.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/read_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/single_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/single_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_channel " "Found entity 1: single_channel" {  } { { "RTL/single_channel.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_ctrl " "Found entity 1: AD_ctrl" {  } { { "RTL/AD_ctrl.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "RTL/system_ctrl_pll.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "RTL/system_init_delay.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/intelFPGA/correlation_signal/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arm_write_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arm_write_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_write_ram " "Found entity 1: arm_write_ram" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file write_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_ram " "Found entity 1: write_ram" {  } { { "write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/write_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520523990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520523990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arm_read_ram_return3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arm_read_ram_return3.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_read_ram_return3 " "Found entity 1: arm_read_ram_return3" {  } { { "RTL/arm_read_ram_return3.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file read_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_ram " "Found entity 1: read_ram" {  } { { "read_ram.v" "" { Text "G:/intelFPGA/correlation_signal/read_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/para_analysis.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/para_analysis.v" { { "Info" "ISGN_ENTITY_NAME" "1 para_analysis " "Found entity 1: para_analysis" {  } { { "RTL/para_analysis.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/para_analysis.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ccd_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ccd_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_drive " "Found entity 1: ccd_drive" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524074 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "clk_to_all_AD correlation_signal.v(88) " "Verilog HDL error at correlation_signal.v(88): object clk_to_all_AD declared in a list of port declarations cannot be redeclared within the module body" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 88 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1570520524092 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "correlation_signal correlation_signal.v(1) " "Ignored design unit \"correlation_signal\" at correlation_signal.v(1) due to previous errors" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1570520524093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file correlation_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_for_peak_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_for_peak_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_for_peak_data " "Found entity 1: fifo_for_peak_data" {  } { { "fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/fifo_for_peak_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_for_peak_data.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_for_peak_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_gather " "Found entity 1: channel_gather" {  } { { "RTL/fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/fifo_for_peak_data.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/signal_peak.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/signal_peak.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_peak " "Found entity 1: signal_peak" {  } { { "RTL/signal_peak.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/signal_peak.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contin_mode_openclose.v 1 1 " "Found 1 design units, including 1 entities, in source file contin_mode_openclose.v" { { "Info" "ISGN_ENTITY_NAME" "1 contin_mode_openclose " "Found entity 1: contin_mode_openclose" {  } { { "contin_mode_openclose.v" "" { Text "G:/intelFPGA/correlation_signal/contin_mode_openclose.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_polling.v 1 1 " "Found 1 design units, including 1 entities, in source file channel_polling.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_polling " "Found entity 1: channel_polling" {  } { { "channel_polling.v" "" { Text "G:/intelFPGA/correlation_signal/channel_polling.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.v" "" { Text "G:/intelFPGA/correlation_signal/data_deal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "G:/intelFPGA/correlation_signal/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "G:/intelFPGA/correlation_signal/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_read_pingpang_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_read_pingpang_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_read_pingpang_ram " "Found entity 1: arm_read_pingpang_ram" {  } { { "arm_read_pingpang_ram.v" "" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_select.v 1 1 " "Found 1 design units, including 1 entities, in source file output_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_select " "Found entity 1: output_select" {  } { { "output_select.v" "" { Text "G:/intelFPGA/correlation_signal/output_select.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520524332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524332 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570520524582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 08 15:42:04 2019 " "Processing ended: Tue Oct 08 15:42:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570520524582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570520524582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570520524582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520524582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520525302 ""}
