{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:05:51 2019 " "Info: Processing started: Thu Oct 17 17:05:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info: Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Info: Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lab2.v(25) " "Warning (10230): Verilog HDL assignment warning at Lab2.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_ALLOWING_SIGNAL_TAP_WITH_INCR_SYNTH" "" "Warning: Compiling non-incremental SignalTap II with Incremental Compilation enabled. This will restrict use of other incremental features." {  } {  } 0 0 "Compiling non-incremental SignalTap II with Incremental Compilation enabled. This will restrict use of other incremental features." 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_signaltap_pack " "Info: Found design unit 1: sld_signaltap_pack" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_signaltap-rtl " "Info: Found design unit 2: sld_signaltap-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 173 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_signaltap_impl-rtl " "Info: Found design unit 3: sld_signaltap_impl-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_signaltap " "Info: Found entity 1: sld_signaltap" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_signaltap_impl " "Info: Found entity 2: sld_signaltap_impl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 284 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_control-rtl " "Info: Found design unit 1: sld_ela_control-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 125 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_ela_level_seq_mgr-rtl " "Info: Found design unit 2: sld_ela_level_seq_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 912 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_ela_state_machine-rtl " "Info: Found design unit 3: sld_ela_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_ela_seg_state_machine-rtl " "Info: Found design unit 4: sld_ela_seg_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1208 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sld_ela_post_trigger_counter-rtl " "Info: Found design unit 5: sld_ela_post_trigger_counter-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1329 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_ela_segment_mgr-rtl " "Info: Found design unit 6: sld_ela_segment_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1464 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sld_ela_basic_multi_level_trigger-rtl " "Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1651 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_control " "Info: Found entity 1: sld_ela_control" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_ela_level_seq_mgr " "Info: Found entity 2: sld_ela_level_seq_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 sld_ela_state_machine " "Info: Found entity 3: sld_ela_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 sld_ela_seg_state_machine " "Info: Found entity 4: sld_ela_seg_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1186 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 sld_ela_post_trigger_counter " "Info: Found entity 5: sld_ela_post_trigger_counter" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 sld_ela_segment_mgr " "Info: Found entity 6: sld_ela_segment_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1440 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 sld_ela_basic_multi_level_trigger " "Info: Found entity 7: sld_ela_basic_multi_level_trigger" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 921 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 485 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_trigger.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_trigger.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger " "Info: Found entity 1: sld_ela_trigger" {  } { { "sld_ela_trigger.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_trigger.tdf" 43 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 580 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_kgu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_kgu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_kgu " "Info: Found entity 1: sld_ela_trigger_kgu" {  } { { "db/sld_ela_trigger_kgu.tdf" "" { Text "H:/Digital ProgrammingLab2/db/sld_ela_trigger_kgu.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab2_auto_signaltap_0_1_6338 " "Info: Found entity 1: sld_reserved_Lab2_auto_signaltap_0_1_6338" {  } { { "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" "" { Text "H:/Digital ProgrammingLab2/db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_10 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_10\"" {  } { { "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" "" { Text "H:/Digital ProgrammingLab2/db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mbpmg-rtl " "Info: Found design unit 1: sld_mbpmg-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_sbpmg-rtl " "Info: Found design unit 2: sld_sbpmg-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 298 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mbpmg " "Info: Found entity 1: sld_mbpmg" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_sbpmg " "Info: Found entity 2: sld_sbpmg" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 277 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\"" {  } { { "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" "" { Text "H:/Digital ProgrammingLab2/db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" 250 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } } { "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" "" { Text "H:/Digital ProgrammingLab2/db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" 250 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "async_enabled 0 " "Info: Parameter \"async_enabled\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_bits 1 " "Info: Parameter \"data_bits\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ip_major_version 5 " "Info: Parameter \"ip_major_version\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ip_minor_version 0 " "Info: Parameter \"ip_minor_version\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Info: Parameter \"pipeline\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sync_enabled 1 " "Info: Parameter \"sync_enabled\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" "" { Text "H:/Digital ProgrammingLab2/db/sld_reserved_Lab2_auto_signaltap_0_1_6338.v" 250 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 646 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 680 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 700 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 734 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1390 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ofj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ofj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ofj " "Info: Found entity 1: cntr_ofj" {  } { { "db/cntr_ofj.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_ofj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 769 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1548 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_noi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_noi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_noi " "Info: Found entity 1: cntr_noi" {  } { { "db/cntr_noi.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_noi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1564 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Info: Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cmpr_nth.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_acquisition_buffer-rtl " "Info: Found design unit 1: sld_acquisition_buffer-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_offload_buffer_mgr-rtl " "Info: Found design unit 2: sld_offload_buffer_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 313 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_acquisition_buffer " "Info: Found entity 1: sld_acquisition_buffer" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_offload_buffer_mgr " "Info: Found entity 2: sld_offload_buffer_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 163 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djk " "Info: Found entity 1: cntr_djk" {  } { { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hri2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hri2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hri2 " "Info: Found entity 1: altsyncram_hri2" {  } { { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 492 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4nh " "Info: Found entity 1: cntr_4nh" {  } { { "db/cntr_4nh.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_4nh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 526 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3di " "Info: Found entity 1: cntr_3di" {  } { { "db/cntr_3di.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_3di.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 591 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 19 " "Info: Parameter \"SLD_DATA_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 19 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16968 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16968\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 16 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 46689 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"46689\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY sld_reserved_Lab2_auto_signaltap_0_1_6338, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"sld_reserved_Lab2_auto_signaltap_0_1_6338,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 1 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[0\] acq_trigger_in\[0\] " "Info: Source node \"\|Lab2\|A\[0\]\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "Lab2.v" "A\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[0\] acq_data_in\[0\] " "Info: Source node \"\|Lab2\|A\[0\]\" connects to port \"acq_data_in\[0\]\"" {  } { { "Lab2.v" "A\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[1\] acq_trigger_in\[1\] " "Info: Source node \"\|Lab2\|A\[1\]\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "Lab2.v" "A\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[1\] acq_data_in\[1\] " "Info: Source node \"\|Lab2\|A\[1\]\" connects to port \"acq_data_in\[1\]\"" {  } { { "Lab2.v" "A\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[2\] acq_trigger_in\[2\] " "Info: Source node \"\|Lab2\|A\[2\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "Lab2.v" "A\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[2\] acq_data_in\[2\] " "Info: Source node \"\|Lab2\|A\[2\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "Lab2.v" "A\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[3\] acq_trigger_in\[3\] " "Info: Source node \"\|Lab2\|A\[3\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "Lab2.v" "A\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|A\[3\] acq_data_in\[3\] " "Info: Source node \"\|Lab2\|A\[3\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "Lab2.v" "A\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[0\] acq_trigger_in\[4\] " "Info: Source node \"\|Lab2\|B\[0\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "Lab2.v" "B\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[0\] acq_data_in\[4\] " "Info: Source node \"\|Lab2\|B\[0\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "Lab2.v" "B\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[1\] acq_trigger_in\[5\] " "Info: Source node \"\|Lab2\|B\[1\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "Lab2.v" "B\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[1\] acq_data_in\[5\] " "Info: Source node \"\|Lab2\|B\[1\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "Lab2.v" "B\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[2\] acq_trigger_in\[6\] " "Info: Source node \"\|Lab2\|B\[2\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "Lab2.v" "B\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[2\] acq_data_in\[6\] " "Info: Source node \"\|Lab2\|B\[2\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "Lab2.v" "B\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[3\] acq_trigger_in\[7\] " "Info: Source node \"\|Lab2\|B\[3\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "Lab2.v" "B\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|B\[3\] acq_data_in\[7\] " "Info: Source node \"\|Lab2\|B\[3\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "Lab2.v" "B\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 4 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[0\] acq_trigger_in\[8\] " "Info: Source node \"\|Lab2\|Numout\[0\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "Lab2.v" "Numout\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[0\] acq_data_in\[8\] " "Info: Source node \"\|Lab2\|Numout\[0\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "Lab2.v" "Numout\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[1\] acq_trigger_in\[9\] " "Info: Source node \"\|Lab2\|Numout\[1\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "Lab2.v" "Numout\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[1\] acq_data_in\[9\] " "Info: Source node \"\|Lab2\|Numout\[1\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "Lab2.v" "Numout\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[2\] acq_trigger_in\[10\] " "Info: Source node \"\|Lab2\|Numout\[2\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "Lab2.v" "Numout\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[2\] acq_data_in\[10\] " "Info: Source node \"\|Lab2\|Numout\[2\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "Lab2.v" "Numout\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[3\] acq_trigger_in\[11\] " "Info: Source node \"\|Lab2\|Numout\[3\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "Lab2.v" "Numout\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[3\] acq_data_in\[11\] " "Info: Source node \"\|Lab2\|Numout\[3\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "Lab2.v" "Numout\[3\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[4\] acq_trigger_in\[12\] " "Info: Source node \"\|Lab2\|Numout\[4\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "Lab2.v" "Numout\[4\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[4\] acq_data_in\[12\] " "Info: Source node \"\|Lab2\|Numout\[4\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "Lab2.v" "Numout\[4\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[5\] acq_trigger_in\[13\] " "Info: Source node \"\|Lab2\|Numout\[5\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "Lab2.v" "Numout\[5\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[5\] acq_data_in\[13\] " "Info: Source node \"\|Lab2\|Numout\[5\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "Lab2.v" "Numout\[5\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[6\] acq_trigger_in\[14\] " "Info: Source node \"\|Lab2\|Numout\[6\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "Lab2.v" "Numout\[6\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[6\] acq_data_in\[14\] " "Info: Source node \"\|Lab2\|Numout\[6\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "Lab2.v" "Numout\[6\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[7\] acq_trigger_in\[15\] " "Info: Source node \"\|Lab2\|Numout\[7\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "Lab2.v" "Numout\[7\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Numout\[7\] acq_data_in\[15\] " "Info: Source node \"\|Lab2\|Numout\[7\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "Lab2.v" "Numout\[7\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[0\] acq_trigger_in\[16\] " "Info: Source node \"\|Lab2\|Select\[0\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "Lab2.v" "Select\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[0\] acq_data_in\[16\] " "Info: Source node \"\|Lab2\|Select\[0\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "Lab2.v" "Select\[0\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[1\] acq_trigger_in\[17\] " "Info: Source node \"\|Lab2\|Select\[1\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "Lab2.v" "Select\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[1\] acq_data_in\[17\] " "Info: Source node \"\|Lab2\|Select\[1\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "Lab2.v" "Select\[1\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[2\] acq_trigger_in\[18\] " "Info: Source node \"\|Lab2\|Select\[2\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "Lab2.v" "Select\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|Select\[2\] acq_data_in\[18\] " "Info: Source node \"\|Lab2\|Select\[2\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "Lab2.v" "Select\[2\]" { Text "H:/Digital ProgrammingLab2/Lab2.v" 5 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|Lab2\|clock acq_clk " "Info: Source node \"\|Lab2\|clock\" connects to port \"acq_clk\"" {  } { { "Lab2.v" "clock" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1138 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 567 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 598 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 687 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_aoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoi " "Info: Found entity 1: decode_aoi" {  } { { "db/decode_aoi.tdf" "" { Text "H:/Digital ProgrammingLab2/db/decode_aoi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 766 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 845 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 913 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Info: Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "H:/Digital ProgrammingLab2/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "H:/Digital ProgrammingLab2/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "H:/Digital ProgrammingLab2/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/Digital ProgrammingLab2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/Digital ProgrammingLab2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lq01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lq01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lq01 " "Info: Found entity 1: mult_lq01" {  } { { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_1_3\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_1_3\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_0_1\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[2\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[2\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_2_5\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_2_5\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_3_7\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_3_7\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[4\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[4\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_4_9\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_4_9\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[5\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[5\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_5_11\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_5_11\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[6\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[6\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_6_13\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_6_13\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_7_15\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_7_15\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[16\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[16\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_10_17\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_10_17\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[17\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[17\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_9_19\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_9_19\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\]\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_8_21\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|sld_mbpmg:detector_8_21\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "add_result\[5\] GND " "Warning: Pin \"add_result\[5\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "add_result\[6\] GND " "Warning: Pin \"add_result\[6\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "add_result\[7\] GND " "Warning: Pin \"add_result\[7\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "div_result\[4\] GND " "Warning: Pin \"div_result\[4\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "div_result\[5\] GND " "Warning: Pin \"div_result\[5\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "div_result\[6\] GND " "Warning: Pin \"div_result\[6\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "div_result\[7\] GND " "Warning: Pin \"div_result\[7\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "min_result\[4\] GND " "Warning: Pin \"min_result\[4\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "min_result\[5\] GND " "Warning: Pin \"min_result\[5\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "min_result\[6\] GND " "Warning: Pin \"min_result\[6\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "min_result\[7\] GND " "Warning: Pin \"min_result\[7\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "max_result\[4\] GND " "Warning: Pin \"max_result\[4\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "max_result\[5\] GND " "Warning: Pin \"max_result\[5\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "max_result\[6\] GND " "Warning: Pin \"max_result\[6\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "max_result\[7\] GND " "Warning: Pin \"max_result\[7\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ave_result\[4\] GND " "Warning: Pin \"ave_result\[4\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ave_result\[5\] GND " "Warning: Pin \"ave_result\[5\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ave_result\[6\] GND " "Warning: Pin \"ave_result\[6\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ave_result\[7\] GND " "Warning: Pin \"ave_result\[7\]\" stuck at GND" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[0\] VCC " "Warning: Pin \"all_on_result\[0\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[1\] VCC " "Warning: Pin \"all_on_result\[1\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[2\] VCC " "Warning: Pin \"all_on_result\[2\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[3\] VCC " "Warning: Pin \"all_on_result\[3\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[4\] VCC " "Warning: Pin \"all_on_result\[4\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[5\] VCC " "Warning: Pin \"all_on_result\[5\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[6\] VCC " "Warning: Pin \"all_on_result\[6\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "all_on_result\[7\] VCC " "Warning: Pin \"all_on_result\[7\]\" stuck at VCC" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Info: Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Info: Implemented 73 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "463 " "Info: Implemented 463 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Info: Implemented 19 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Allocated 296 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:06:02 2019 " "Info: Processing ended: Thu Oct 17 17:06:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:06:04 2019 " "Info: Processing started: Thu Oct 17 17:06:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "713 Top " "Info: Previous placement does not exist for 713 of 713 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 84 " "Warning: No exact pin location assignment(s) for 64 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[0\] " "Info: Pin add_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[1\] " "Info: Pin add_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[2\] " "Info: Pin add_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[3\] " "Info: Pin add_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[4\] " "Info: Pin add_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[5\] " "Info: Pin add_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[6\] " "Info: Pin add_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_result\[7\] " "Info: Pin add_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[0\] " "Info: Pin sub_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[1\] " "Info: Pin sub_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[2\] " "Info: Pin sub_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[3\] " "Info: Pin sub_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[4\] " "Info: Pin sub_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[5\] " "Info: Pin sub_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[6\] " "Info: Pin sub_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub_result\[7\] " "Info: Pin sub_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[0\] " "Info: Pin mul_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[1\] " "Info: Pin mul_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[2\] " "Info: Pin mul_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[3\] " "Info: Pin mul_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[4\] " "Info: Pin mul_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[5\] " "Info: Pin mul_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[6\] " "Info: Pin mul_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mul_result\[7\] " "Info: Pin mul_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[0\] " "Info: Pin div_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[1\] " "Info: Pin div_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[2\] " "Info: Pin div_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[3\] " "Info: Pin div_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[4\] " "Info: Pin div_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[5\] " "Info: Pin div_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[6\] " "Info: Pin div_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_result\[7\] " "Info: Pin div_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[0\] " "Info: Pin min_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[1\] " "Info: Pin min_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[2\] " "Info: Pin min_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[3\] " "Info: Pin min_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[4\] " "Info: Pin min_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[5\] " "Info: Pin min_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[6\] " "Info: Pin min_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_result\[7\] " "Info: Pin min_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[0\] " "Info: Pin max_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[1\] " "Info: Pin max_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[2\] " "Info: Pin max_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[3\] " "Info: Pin max_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[4\] " "Info: Pin max_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[5\] " "Info: Pin max_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[6\] " "Info: Pin max_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_result\[7\] " "Info: Pin max_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[0\] " "Info: Pin ave_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[1\] " "Info: Pin ave_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[2\] " "Info: Pin ave_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[3\] " "Info: Pin ave_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[4\] " "Info: Pin ave_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[5\] " "Info: Pin ave_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[6\] " "Info: Pin ave_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ave_result\[7\] " "Info: Pin ave_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[0\] " "Info: Pin all_on_result\[0\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[1\] " "Info: Pin all_on_result\[1\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[2\] " "Info: Pin all_on_result\[2\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[3\] " "Info: Pin all_on_result\[3\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[4\] " "Info: Pin all_on_result\[4\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[5\] " "Info: Pin all_on_result\[5\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[6\] " "Info: Pin all_on_result\[6\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "all_on_result\[7\] " "Info: Pin all_on_result\[7\] not assigned to an exact location on the device" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~445 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~445" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~445 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~445 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1828 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1828" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1828 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1828 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1829 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1829" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1829 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1829 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1830 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1830" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1830 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1830 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1831 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1831" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1831 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1831 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1832 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1832" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1832 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1832 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1833 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1833" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1833 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1833 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1834 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1834" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1834 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1834 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1835 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1835" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1835 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1835 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1836 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1836" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1836 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1836 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1837 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|_~1837" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1837 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1837 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 405 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[1\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1211 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable~103 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable~103" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1091 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~103 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~103 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\]" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|IRSR_D\[2\]~457 " "Info: Destination node sld_hub:sld_hub_inst\|IRSR_D\[2\]~457" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 344 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|IRSR_D[2]~457 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|IRSR_D[2]~457 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq~91 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq~91" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1137 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~91 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~91 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena~185 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena~185" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1521 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena~185 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena~185 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.30 0 64 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.30 VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 39 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 8 29 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 40 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 37 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 11 25 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 2 38 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 2 41 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.019 ns register memory " "Info: Estimated most critical path is register to memory delay of 5.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] 1 REG LAB_X37_Y12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y12; Fanout = 23; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X37_Y12 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X37_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X37_Y12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X37_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X37_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.454 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X37_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.454 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.534 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X37_Y12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.534 ns; Loc. = LAB_X37_Y12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.992 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16 9 COMB LAB_X37_Y12 3 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.992 ns; Loc. = LAB_X37_Y12; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 2.667 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109 10 COMB LAB_X37_Y12 3 " "Info: 10: + IC(0.154 ns) + CELL(0.521 ns) = 2.667 ns; Loc. = LAB_X37_Y12; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 3.342 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43 11 COMB LAB_X37_Y12 152 " "Info: 11: + IC(0.131 ns) + CELL(0.544 ns) = 3.342 ns; Loc. = LAB_X37_Y12; Fanout = 152; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.706 ns) 5.019 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 12 MEM M4K_X41_Y12 1 " "Info: 12: + IC(0.971 ns) + CELL(0.706 ns) = 5.019 ns; Loc. = M4K_X41_Y12; Fanout = 1; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 64.28 % ) " "Info: Total cell delay = 3.226 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.793 ns ( 35.72 % ) " "Info: Total interconnect delay = 1.793 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Warning: Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[0\] 0 " "Info: Pin \"Numout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[1\] 0 " "Info: Pin \"Numout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[2\] 0 " "Info: Pin \"Numout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[3\] 0 " "Info: Pin \"Numout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[4\] 0 " "Info: Pin \"Numout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[5\] 0 " "Info: Pin \"Numout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[6\] 0 " "Info: Pin \"Numout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Numout\[7\] 0 " "Info: Pin \"Numout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[0\] 0 " "Info: Pin \"add_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[1\] 0 " "Info: Pin \"add_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[2\] 0 " "Info: Pin \"add_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[3\] 0 " "Info: Pin \"add_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[4\] 0 " "Info: Pin \"add_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[5\] 0 " "Info: Pin \"add_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[6\] 0 " "Info: Pin \"add_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_result\[7\] 0 " "Info: Pin \"add_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[0\] 0 " "Info: Pin \"sub_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[1\] 0 " "Info: Pin \"sub_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[2\] 0 " "Info: Pin \"sub_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[3\] 0 " "Info: Pin \"sub_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[4\] 0 " "Info: Pin \"sub_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[5\] 0 " "Info: Pin \"sub_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[6\] 0 " "Info: Pin \"sub_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub_result\[7\] 0 " "Info: Pin \"sub_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[0\] 0 " "Info: Pin \"mul_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[1\] 0 " "Info: Pin \"mul_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[2\] 0 " "Info: Pin \"mul_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[3\] 0 " "Info: Pin \"mul_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[4\] 0 " "Info: Pin \"mul_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[5\] 0 " "Info: Pin \"mul_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[6\] 0 " "Info: Pin \"mul_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mul_result\[7\] 0 " "Info: Pin \"mul_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[0\] 0 " "Info: Pin \"div_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[1\] 0 " "Info: Pin \"div_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[2\] 0 " "Info: Pin \"div_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[3\] 0 " "Info: Pin \"div_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[4\] 0 " "Info: Pin \"div_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[5\] 0 " "Info: Pin \"div_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[6\] 0 " "Info: Pin \"div_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_result\[7\] 0 " "Info: Pin \"div_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[0\] 0 " "Info: Pin \"min_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[1\] 0 " "Info: Pin \"min_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[2\] 0 " "Info: Pin \"min_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[3\] 0 " "Info: Pin \"min_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[4\] 0 " "Info: Pin \"min_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[5\] 0 " "Info: Pin \"min_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[6\] 0 " "Info: Pin \"min_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_result\[7\] 0 " "Info: Pin \"min_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[0\] 0 " "Info: Pin \"max_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[1\] 0 " "Info: Pin \"max_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[2\] 0 " "Info: Pin \"max_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[3\] 0 " "Info: Pin \"max_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[4\] 0 " "Info: Pin \"max_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[5\] 0 " "Info: Pin \"max_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[6\] 0 " "Info: Pin \"max_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_result\[7\] 0 " "Info: Pin \"max_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[0\] 0 " "Info: Pin \"ave_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[1\] 0 " "Info: Pin \"ave_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[2\] 0 " "Info: Pin \"ave_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[3\] 0 " "Info: Pin \"ave_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[4\] 0 " "Info: Pin \"ave_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[5\] 0 " "Info: Pin \"ave_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[6\] 0 " "Info: Pin \"ave_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ave_result\[7\] 0 " "Info: Pin \"ave_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[0\] 0 " "Info: Pin \"all_on_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[1\] 0 " "Info: Pin \"all_on_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[2\] 0 " "Info: Pin \"all_on_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[3\] 0 " "Info: Pin \"all_on_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[4\] 0 " "Info: Pin \"all_on_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[5\] 0 " "Info: Pin \"all_on_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[6\] 0 " "Info: Pin \"all_on_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "all_on_result\[7\] 0 " "Info: Pin \"all_on_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Info: Node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_6\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_6\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_12\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_12\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\|dffs\[4\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\|dffs\[4\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\|dffs\[3\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\|dffs\[3\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_12\|dffs\[1\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_12\|dffs\[1\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_4\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_4\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_2\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_kgu:auto_generated\|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1\|lpm_shiftreg:config_shiftreg_2\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kgu:auto_generated|sld_reserved_Lab2_auto_signaltap_0_1_6338:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 691 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1091 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1521 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[0\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[0\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1137 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[12\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[12\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[1\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[1\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[9\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[9\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[8\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[8\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[11\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[11\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[7\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[7\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "27 " "Warning: Following 27 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "add_result\[5\] GND " "Info: Pin add_result\[5\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "add_result\[6\] GND " "Info: Pin add_result\[6\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "add_result\[7\] GND " "Info: Pin add_result\[7\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "div_result\[4\] GND " "Info: Pin div_result\[4\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "div_result\[5\] GND " "Info: Pin div_result\[5\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "div_result\[6\] GND " "Info: Pin div_result\[6\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "div_result\[7\] GND " "Info: Pin div_result\[7\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 9 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "min_result\[4\] GND " "Info: Pin min_result\[4\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "min_result\[5\] GND " "Info: Pin min_result\[5\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "min_result\[6\] GND " "Info: Pin min_result\[6\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "min_result\[7\] GND " "Info: Pin min_result\[7\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "max_result\[4\] GND " "Info: Pin max_result\[4\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "max_result\[5\] GND " "Info: Pin max_result\[5\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "max_result\[6\] GND " "Info: Pin max_result\[6\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "max_result\[7\] GND " "Info: Pin max_result\[7\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ave_result\[4\] GND " "Info: Pin ave_result\[4\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ave_result\[5\] GND " "Info: Pin ave_result\[5\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ave_result\[6\] GND " "Info: Pin ave_result\[6\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ave_result\[7\] GND " "Info: Pin ave_result\[7\] has GND driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ave_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[0\] VCC " "Info: Pin all_on_result\[0\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[1\] VCC " "Info: Pin all_on_result\[1\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[2\] VCC " "Info: Pin all_on_result\[2\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[3\] VCC " "Info: Pin all_on_result\[3\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[4\] VCC " "Info: Pin all_on_result\[4\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[5\] VCC " "Info: Pin all_on_result\[5\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[6\] VCC " "Info: Pin all_on_result\[6\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "all_on_result\[7\] VCC " "Info: Pin all_on_result\[7\] has VCC driving its datain port" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 10 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_on_result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Digital ProgrammingLab2/Lab2.fit.smsg " "Info: Generated suppressed messages file H:/Digital ProgrammingLab2/Lab2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Info: Allocated 363 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:06:09 2019 " "Info: Processing ended: Thu Oct 17 17:06:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:06:11 2019 " "Info: Processing started: Thu Oct 17 17:06:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Allocated 282 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:06:15 2019 " "Info: Processing ended: Thu Oct 17 17:06:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:06:17 2019 " "Info: Processing started: Thu Oct 17 17:06:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] register sld_hub:sld_hub_inst\|hub_tdo_reg 143.55 MHz 6.966 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 143.55 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.966 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.243 ns + Longest register register " "Info: + Longest register to register delay is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 1 REG LCFF_X33_Y13_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.458 ns) 1.341 ns sld_hub:sld_hub_inst\|hub_tdo_reg~757 2 COMB LCCOMB_X32_Y13_N6 1 " "Info: 2: + IC(0.883 ns) + CELL(0.458 ns) = 1.341 ns; Loc. = LCCOMB_X32_Y13_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~757'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 2.203 ns sld_hub:sld_hub_inst\|hub_tdo_reg~760 3 COMB LCCOMB_X32_Y13_N12 1 " "Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 2.203 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~760'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 2.674 ns sld_hub:sld_hub_inst\|hub_tdo_reg~762 4 COMB LCCOMB_X32_Y13_N10 1 " "Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~762'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.147 ns sld_hub:sld_hub_inst\|hub_tdo_reg~763 5 COMB LCCOMB_X32_Y13_N28 1 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 3.147 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~763'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.243 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X32_Y13_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.243 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 44.87 % ) " "Info: Total cell delay = 1.455 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.788 ns ( 55.13 % ) " "Info: Total interconnect delay = 1.788 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.883ns 0.317ns 0.293ns 0.295ns 0.000ns } { 0.000ns 0.458ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.772 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.772 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X32_Y13_N29 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 5.772 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.170 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.773 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.773 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 3 REG LCFF_X33_Y13_N3 11 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 5.773 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.171 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.171 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.883ns 0.317ns 0.293ns 0.295ns 0.000ns } { 0.000ns 0.458ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 195.01 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 195.01 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.517 ns + Longest register memory " "Info: + Longest register to memory delay is 4.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] 1 REG LCFF_X37_Y12_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.495 ns) 0.872 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X37_Y12_N4 2 " "Info: 2: + IC(0.377 ns) + CELL(0.495 ns) = 0.872 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.952 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X37_Y12_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.952 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.032 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X37_Y12_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.032 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.112 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X37_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.112 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.192 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X37_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.192 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.366 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X37_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 1.366 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.446 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X37_Y12_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.446 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.904 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16 9 COMB LCCOMB_X37_Y12_N18 3 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.904 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 2.387 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109 10 COMB LCCOMB_X37_Y12_N22 3 " "Info: 10: + IC(0.305 ns) + CELL(0.178 ns) = 2.387 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 2.869 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43 11 COMB LCCOMB_X37_Y12_N2 26 " "Info: 11: + IC(0.304 ns) + CELL(0.178 ns) = 2.869 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 26; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.706 ns) 4.517 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 12 MEM M4K_X41_Y12 1 " "Info: 12: + IC(0.942 ns) + CELL(0.706 ns) = 4.517 ns; Loc. = M4K_X41_Y12; Fanout = 1; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 57.32 % ) " "Info: Total cell delay = 2.589 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.928 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 0.304ns 0.942ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.706ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.078 ns - Smallest " "Info: - Smallest clock skew is 0.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.942 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.746 ns) 2.942 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X41_Y12 1 " "Info: 3: + IC(0.932 ns) + CELL(0.746 ns) = 2.942 ns; Loc. = M4K_X41_Y12; Fanout = 1; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.23 % ) " "Info: Total cell delay = 1.772 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.170 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] 3 REG LCFF_X37_Y12_N5 5 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 0.304ns 0.942ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.706ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } {  } {  } "" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] A\[0\] clock 7.563 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]\" (data pin = \"A\[0\]\", clock pin = \"clock\") is 7.563 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.452 ns + Longest pin register " "Info: + Longest pin to register delay is 10.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns A\[0\] 1 PIN PIN_U11 18 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 18; PIN Node = 'A\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(3.049 ns) 5.916 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT2 2 COMB DSPMULT_X28_Y11_N0 1 " "Info: 2: + IC(1.861 ns) + CELL(3.049 ns) = 5.916 ns; Loc. = DSPMULT_X28_Y11_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT2'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 6.220 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[2\] 3 COMB DSPOUT_X28_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 6.220 ns; Loc. = DSPOUT_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.545 ns) 7.904 ns Mux5~30 4 COMB LCCOMB_X27_Y10_N18 1 " "Info: 4: + IC(1.139 ns) + CELL(0.545 ns) = 7.904 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'Mux5~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 8.725 ns Mux5~31 5 COMB LCCOMB_X27_Y10_N30 1 " "Info: 5: + IC(0.300 ns) + CELL(0.521 ns) = 8.725 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Mux5~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Mux5~30 Mux5~31 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 9.540 ns Mux5~32 6 COMB LCCOMB_X27_Y10_N26 1 " "Info: 6: + IC(0.294 ns) + CELL(0.521 ns) = 9.540 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 1; COMB Node = 'Mux5~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Mux5~31 Mux5~32 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 10.356 ns Mux5~33 7 COMB LCCOMB_X27_Y10_N12 2 " "Info: 7: + IC(0.295 ns) + CELL(0.521 ns) = 10.356 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 2; COMB Node = 'Mux5~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux5~32 Mux5~33 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.452 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] 8 REG LCFF_X27_Y10_N13 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.452 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.563 ns ( 62.79 % ) " "Info: Total cell delay = 6.563 ns ( 62.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 37.21 % ) " "Info: Total interconnect delay = 3.889 ns ( 37.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.452 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "10.452 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.139ns 0.300ns 0.294ns 0.295ns 0.000ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] 3 REG LCFF_X27_Y10_N13 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.452 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "10.452 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.139ns 0.300ns 0.294ns 0.295ns 0.000ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.521ns 0.521ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] Numout\[3\] 15.676 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"Numout\[3\]\" is 15.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns A\[0\] 1 PIN PIN_U11 18 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 18; PIN Node = 'A\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(3.049 ns) 5.916 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT3 2 COMB DSPMULT_X28_Y11_N0 1 " "Info: 2: + IC(1.861 ns) + CELL(3.049 ns) = 5.916 ns; Loc. = DSPMULT_X28_Y11_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 6.220 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[3\] 3 COMB DSPOUT_X28_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 6.220 ns; Loc. = DSPOUT_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.545 ns) 8.282 ns Mux4~31 4 COMB LCCOMB_X26_Y10_N4 1 " "Info: 4: + IC(1.517 ns) + CELL(0.545 ns) = 8.282 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'Mux4~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.521 ns) 9.375 ns Mux4~32 5 COMB LCCOMB_X27_Y10_N20 1 " "Info: 5: + IC(0.572 ns) + CELL(0.521 ns) = 9.375 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Mux4~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Mux4~31 Mux4~32 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 10.232 ns Mux4~33 6 COMB LCCOMB_X27_Y10_N24 2 " "Info: 6: + IC(0.312 ns) + CELL(0.545 ns) = 10.232 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 2; COMB Node = 'Mux4~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { Mux4~32 Mux4~33 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(2.850 ns) 15.676 ns Numout\[3\] 7 PIN PIN_V21 0 " "Info: 7: + IC(2.594 ns) + CELL(2.850 ns) = 15.676 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'Numout\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { Mux4~33 Numout[3] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.820 ns ( 56.26 % ) " "Info: Total cell delay = 8.820 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.856 ns ( 43.74 % ) " "Info: Total interconnect delay = 6.856 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.676 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 Mux4~32 Mux4~33 Numout[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "15.676 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 Mux4~32 Mux4~33 Numout[3] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.517ns 0.572ns 0.312ns 2.594ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.545ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.482 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.771 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 5.771 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] 3 REG LCFF_X30_Y13_N23 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 5.771 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.169 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 4.179ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y14_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.178 ns) 3.479 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~17 2 COMB LCCOMB_X30_Y13_N22 1 " "Info: 2: + IC(3.301 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.575 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] 3 REG LCFF_X30_Y13_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.575 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 7.66 % ) " "Info: Total cell delay = 0.274 ns ( 7.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 92.34 % ) " "Info: Total interconnect delay = 3.301 ns ( 92.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 3.301ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 4.179ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 3.301ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Allocated 236 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:06:18 2019 " "Info: Processing ended: Thu Oct 17 17:06:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
