# SV_Junction
This repository contains a comprehensive collection of circuits synthesized in System Verilog(also me practicing everything from scratch :P)
Checkout my EDA playground links 
### Logic Gates
- [OR Gate](https://edaplayground.com/x/ckvr)
- [AND Gate](https://edaplayground.com/x/ZXsc)
- [NOR Gate](https://edaplayground.com/x/mR_7)
- [NOT Gate](https://edaplayground.com/x/Wqyg)
- [NAND Gate](https://edaplayground.com/x/ScrF)
- [XOR Gate](https://edaplayground.com/x/XHYa)
- [XNOR Gate](https://edaplayground.com/x/Sgmd)

### Arithmetic Blocks
- [Half Adder](https://edaplayground.com/x/YN7M)
- [Full Adder](https://edaplayground.com/x/wW3B)
- [Half Subtractor](https://edaplayground.com/x/h4dy)
- [Full Subtractor](https://edaplayground.com/x/Fj8G)
- [4-bit Ripple Carry Adder](https://edaplayground.com/x/Cz9u)
- [32-bit Ripple Carry Adder](https://edaplayground.com/x/Pmic)
- [4-bit Binary Multiplier](https://edaplayground.com/x/Bub8)

### Data Selection Blocks
- [4:1 MUX](https://edaplayground.com/x/SkSJ)
- [1:4 DEMUX](https://edaplayground.com/x/aNR9)
- [Parameterized N:1 MUX](https://edaplayground.com/x/MuRq)
- [2:4 Decoder](https://edaplayground.com/x/grkm)
- [4:2 Encoder](https://edaplayground.com/x/Rixy)
- [3:8 Decoder](https://edaplayground.com/x/iXBN)
- [8:3 Encoder](https://edaplayground.com/x/mkrg)
- [Parameterized N:N^2 Decoder](https://edaplayground.com/x/b5jP)
- [Priority Encoder](https://edaplayground.com/x/thQw)

### Parity Blocks
- [Odd Parity Generator](https://edaplayground.com/x/ptXp)
- [Odd Parity Checker](https://edaplayground.com/x/MyAH)
- [Even Parity Generator](https://edaplayground.com/x/kdsV)
- [Even Parity Checker](https://edaplayground.com/x/ujYH)

### Sequential Blocks
- [D-Flip Flop - Asynchronous Reset](https://edaplayground.com/x/V3Mj)
- [D-Flip Flop - Synchronous Reset](https://edaplayground.com/x/BDf_)
