

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'
================================================================
* Date:           Sun Sep 15 03:31:46 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_4  |       27|       27|        22|          2|          2|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 25 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln74_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_17"   --->   Operation 26 'read' 'sext_ln74_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln74_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_16"   --->   Operation 27 'read' 'sext_ln74_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln74_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_15"   --->   Operation 28 'read' 'sext_ln74_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln74_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_14"   --->   Operation 29 'read' 'sext_ln74_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln74_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_13"   --->   Operation 30 'read' 'sext_ln74_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln74_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_12"   --->   Operation 31 'read' 'sext_ln74_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln74_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_11"   --->   Operation 32 'read' 'sext_ln74_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln74_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_10"   --->   Operation 33 'read' 'sext_ln74_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln74_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_9"   --->   Operation 34 'read' 'sext_ln74_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln74_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_8"   --->   Operation 35 'read' 'sext_ln74_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln74_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_7"   --->   Operation 36 'read' 'sext_ln74_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln74_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_6"   --->   Operation 37 'read' 'sext_ln74_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln74_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_5"   --->   Operation 38 'read' 'sext_ln74_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln74_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_4"   --->   Operation 39 'read' 'sext_ln74_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln74_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_3"   --->   Operation 40 'read' 'sext_ln74_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln74_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_2"   --->   Operation 41 'read' 'sext_ln74_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln74_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_1"   --->   Operation 42 'read' 'sext_ln74_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74"   --->   Operation 43 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tile_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tile"   --->   Operation 44 'read' 'tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln74_17_cast = sext i16 %sext_ln74_17_read"   --->   Operation 45 'sext' 'sext_ln74_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln74_16_cast = sext i16 %sext_ln74_16_read"   --->   Operation 46 'sext' 'sext_ln74_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln74_15_cast = sext i16 %sext_ln74_15_read"   --->   Operation 47 'sext' 'sext_ln74_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln74_14_cast = sext i16 %sext_ln74_14_read"   --->   Operation 48 'sext' 'sext_ln74_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln74_13_cast = sext i16 %sext_ln74_13_read"   --->   Operation 49 'sext' 'sext_ln74_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln74_12_cast = sext i16 %sext_ln74_12_read"   --->   Operation 50 'sext' 'sext_ln74_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln74_11_cast = sext i16 %sext_ln74_11_read"   --->   Operation 51 'sext' 'sext_ln74_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln74_10_cast = sext i16 %sext_ln74_10_read"   --->   Operation 52 'sext' 'sext_ln74_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln74_9_cast = sext i16 %sext_ln74_9_read"   --->   Operation 53 'sext' 'sext_ln74_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln74_8_cast = sext i16 %sext_ln74_8_read"   --->   Operation 54 'sext' 'sext_ln74_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln74_7_cast = sext i16 %sext_ln74_7_read"   --->   Operation 55 'sext' 'sext_ln74_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln74_6_cast = sext i16 %sext_ln74_6_read"   --->   Operation 56 'sext' 'sext_ln74_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln74_5_cast = sext i16 %sext_ln74_5_read"   --->   Operation 57 'sext' 'sext_ln74_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln74_4_cast = sext i16 %sext_ln74_4_read"   --->   Operation 58 'sext' 'sext_ln74_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln74_3_cast = sext i16 %sext_ln74_3_read"   --->   Operation 59 'sext' 'sext_ln74_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln74_2_cast = sext i16 %sext_ln74_2_read"   --->   Operation 60 'sext' 'sext_ln74_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln74_1_cast = sext i16 %sext_ln74_1_read"   --->   Operation 61 'sext' 'sext_ln74_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i16 %sext_ln74_read"   --->   Operation 62 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond56"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [nn.cpp:70]   --->   Operation 65 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i3 %i" [nn.cpp:70]   --->   Operation 66 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.68ns)   --->   "%icmp_ln70 = icmp_eq  i3 %i, i3 4" [nn.cpp:70]   --->   Operation 67 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.68ns)   --->   "%add_ln70_1 = add i3 %i, i3 1" [nn.cpp:70]   --->   Operation 69 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body68, void %for.inc89.exitStub" [nn.cpp:70]   --->   Operation 70 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %i" [nn.cpp:70]   --->   Operation 71 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i12 %layer1_weight_tile, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 72 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 73 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i12 %layer1_weight_tile_1, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 74 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 75 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i12 %layer1_weight_tile_2, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 76 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 77 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 78 [1/1] (1.84ns)   --->   "%switch_ln77 = switch i2 %trunc_ln70, void %arrayidx85.case.3, i2 0, void %arrayidx85.case.0, i2 1, void %arrayidx85.case.1, i2 2, void %arrayidx85.case.2" [nn.cpp:77]   --->   Operation 78 'switch' 'switch_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 79 [1/1] (1.61ns)   --->   "%store_ln70 = store i3 %add_ln70_1, i3 %i_1" [nn.cpp:70]   --->   Operation 79 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond56" [nn.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 81 [1/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 81 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 82 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln74_19 = sext i12 %layer1_weight_tile_1_load" [nn.cpp:74]   --->   Operation 83 'sext' 'sext_ln74_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 84 [3/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 84 'mul' 'mul_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 85 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln74_18 = sext i12 %layer1_weight_tile_load" [nn.cpp:74]   --->   Operation 86 'sext' 'sext_ln74_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (5.57ns)   --->   "%mul_ln74 = mul i24 %sext_ln74_18, i24 %sext_ln74_cast" [nn.cpp:74]   --->   Operation 87 'mul' 'mul_ln74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [2/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 88 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 89 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln74_20 = sext i12 %layer1_weight_tile_2_load" [nn.cpp:74]   --->   Operation 90 'sext' 'sext_ln74_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 91 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i12 %layer1_weight_tile_3, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 92 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 93 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i12 %layer1_weight_tile_4, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 94 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 95 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 96 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:74]   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 98 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 99 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 100 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln74_21 = sext i12 %layer1_weight_tile_3_load" [nn.cpp:74]   --->   Operation 101 'sext' 'sext_ln74_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 102 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 103 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 104 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 105 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln74_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:74]   --->   Operation 107 'bitconcatenate' 'shl_ln74_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 108 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 109 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln74_22 = sext i12 %layer1_weight_tile_4_load" [nn.cpp:74]   --->   Operation 110 'sext' 'sext_ln74_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 111 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i12 %layer1_weight_tile_5, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 112 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 113 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i12 %layer1_weight_tile_6, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 114 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 115 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 116 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 117 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_1, i32 8, i32 23" [nn.cpp:74]   --->   Operation 118 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln74_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:74]   --->   Operation 119 'bitconcatenate' 'shl_ln74_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 120 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 121 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 122 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln74_23 = sext i12 %layer1_weight_tile_5_load" [nn.cpp:74]   --->   Operation 123 'sext' 'sext_ln74_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 124 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 125 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 126 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 126 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 127 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 23" [nn.cpp:74]   --->   Operation 128 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln74_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:74]   --->   Operation 129 'bitconcatenate' 'shl_ln74_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 130 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 131 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln74_24 = sext i12 %layer1_weight_tile_6_load" [nn.cpp:74]   --->   Operation 132 'sext' 'sext_ln74_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 133 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i12 %layer1_weight_tile_7, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 134 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 135 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i12 %layer1_weight_tile_8, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 136 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 137 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 138 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 139 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_3, i32 8, i32 23" [nn.cpp:74]   --->   Operation 140 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln74_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:74]   --->   Operation 141 'bitconcatenate' 'shl_ln74_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 142 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 143 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 144 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln74_25 = sext i12 %layer1_weight_tile_7_load" [nn.cpp:74]   --->   Operation 145 'sext' 'sext_ln74_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 146 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 147 [1/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 147 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 148 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 148 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 149 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_4, i32 8, i32 23" [nn.cpp:74]   --->   Operation 150 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln74_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:74]   --->   Operation 151 'bitconcatenate' 'shl_ln74_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 152 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 153 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 153 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln74_26 = sext i12 %layer1_weight_tile_8_load" [nn.cpp:74]   --->   Operation 154 'sext' 'sext_ln74_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 155 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i12 %layer1_weight_tile_9, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 156 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [2/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 157 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i12 %layer1_weight_tile_10, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 158 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 159 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 160 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 161 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_5, i32 8, i32 23" [nn.cpp:74]   --->   Operation 162 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln74_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:74]   --->   Operation 163 'bitconcatenate' 'shl_ln74_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 164 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 165 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 166 [1/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 166 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln74_27 = sext i12 %layer1_weight_tile_9_load" [nn.cpp:74]   --->   Operation 167 'sext' 'sext_ln74_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 168 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 169 [1/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 169 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 170 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 171 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_6, i32 8, i32 23" [nn.cpp:74]   --->   Operation 172 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln74_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:74]   --->   Operation 173 'bitconcatenate' 'shl_ln74_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 174 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 175 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 175 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln74_28 = sext i12 %layer1_weight_tile_10_load" [nn.cpp:74]   --->   Operation 176 'sext' 'sext_ln74_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 177 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i12 %layer1_weight_tile_11, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 178 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 179 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i12 %layer1_weight_tile_12, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 180 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [2/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 181 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 182 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 182 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 183 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_7, i32 8, i32 23" [nn.cpp:74]   --->   Operation 184 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln74_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:74]   --->   Operation 185 'bitconcatenate' 'shl_ln74_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 186 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 187 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 188 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln74_29 = sext i12 %layer1_weight_tile_11_load" [nn.cpp:74]   --->   Operation 189 'sext' 'sext_ln74_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 190 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 191 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 192 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 193 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_8, i32 8, i32 23" [nn.cpp:74]   --->   Operation 194 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln74_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:74]   --->   Operation 195 'bitconcatenate' 'shl_ln74_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 196 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 197 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln74_30 = sext i12 %layer1_weight_tile_12_load" [nn.cpp:74]   --->   Operation 198 'sext' 'sext_ln74_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 199 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i12 %layer1_weight_tile_13, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 200 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [2/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 201 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i12 %layer1_weight_tile_14, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 202 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 203 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 204 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 205 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_9, i32 8, i32 23" [nn.cpp:74]   --->   Operation 206 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln74_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:74]   --->   Operation 207 'bitconcatenate' 'shl_ln74_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 208 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 209 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 209 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 210 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln74_31 = sext i12 %layer1_weight_tile_13_load" [nn.cpp:74]   --->   Operation 211 'sext' 'sext_ln74_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 212 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 213 [1/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 213 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 214 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 215 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_10, i32 8, i32 23" [nn.cpp:74]   --->   Operation 216 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln74_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:74]   --->   Operation 217 'bitconcatenate' 'shl_ln74_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 218 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 219 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 219 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln74_32 = sext i12 %layer1_weight_tile_14_load" [nn.cpp:74]   --->   Operation 220 'sext' 'sext_ln74_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 221 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i12 %layer1_weight_tile_15, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 222 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [2/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 223 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i12 %layer1_weight_tile_16, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 224 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [2/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 225 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 226 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 227 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_11, i32 8, i32 23" [nn.cpp:74]   --->   Operation 228 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln74_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:74]   --->   Operation 229 'bitconcatenate' 'shl_ln74_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 230 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 231 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 231 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 232 [1/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 232 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln74_33 = sext i12 %layer1_weight_tile_15_load" [nn.cpp:74]   --->   Operation 233 'sext' 'sext_ln74_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 234 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 235 [1/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 235 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 236 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 237 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 237 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_12, i32 8, i32 23" [nn.cpp:74]   --->   Operation 238 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln74_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:74]   --->   Operation 239 'bitconcatenate' 'shl_ln74_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 240 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 241 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 241 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln74_34 = sext i12 %layer1_weight_tile_16_load" [nn.cpp:74]   --->   Operation 242 'sext' 'sext_ln74_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 243 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i12 %layer1_weight_tile_17, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 244 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 245 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 246 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 246 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 247 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_13, i32 8, i32 23" [nn.cpp:74]   --->   Operation 248 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln74_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:74]   --->   Operation 249 'bitconcatenate' 'shl_ln74_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 250 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 251 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 251 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 252 [1/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 252 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln74_35 = sext i12 %layer1_weight_tile_17_load" [nn.cpp:74]   --->   Operation 253 'sext' 'sext_ln74_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 254 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i3 %i" [nn.cpp:70]   --->   Operation 255 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (1.86ns)   --->   "%add_ln70 = add i5 %zext_ln70_3, i5 %tile_read" [nn.cpp:70]   --->   Operation 256 'add' 'add_ln70' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %add_ln70" [nn.cpp:70]   --->   Operation 257 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln70, i32 2, i32 4" [nn.cpp:70]   --->   Operation 258 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 259 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 260 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_14, i32 8, i32 23" [nn.cpp:74]   --->   Operation 261 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln74_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:74]   --->   Operation 262 'bitconcatenate' 'shl_ln74_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 263 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 264 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 264 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i10 %layer1_bias, i64 0, i64 %zext_ln70" [nn.cpp:76]   --->   Operation 265 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 266 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 267 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 268 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_15, i32 8, i32 23" [nn.cpp:74]   --->   Operation 269 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln74_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:74]   --->   Operation 270 'bitconcatenate' 'shl_ln74_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 271 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 272 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 272 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 297 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.39>
ST_21 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 273 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 23" [nn.cpp:74]   --->   Operation 274 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i10 %layer1_bias_load" [nn.cpp:76]   --->   Operation 275 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 22" [nn.cpp:76]   --->   Operation 276 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i10 %layer1_bias_load" [nn.cpp:76]   --->   Operation 277 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (2.14ns)   --->   "%sum_2 = add i16 %sext_ln76, i16 %sum" [nn.cpp:76]   --->   Operation 278 'add' 'sum_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (2.14ns)   --->   "%add_ln72 = add i15 %sext_ln76_1, i15 %trunc_ln1" [nn.cpp:72]   --->   Operation 279 'add' 'add_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_2, i16 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 280 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.14>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %lshr_ln" [nn.cpp:70]   --->   Operation 281 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [nn.cpp:71]   --->   Operation 282 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [nn.cpp:70]   --->   Operation 283 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln72, i15 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 284 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 285 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 286 'getelementptr' 'layer1_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 287 'getelementptr' 'layer1_output_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 288 'getelementptr' 'layer1_output_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_2_addr" [nn.cpp:77]   --->   Operation 289 'store' 'store_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 290 'br' 'br_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_1_addr" [nn.cpp:77]   --->   Operation 291 'store' 'store_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 292 'br' 'br_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_addr" [nn.cpp:77]   --->   Operation 293 'store' 'store_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 294 'br' 'br_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_3_addr" [nn.cpp:77]   --->   Operation 295 'store' 'store_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 296 'br' 'br_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca           ) [ 01000000000000000000000]
sext_ln74_17_read          (read             ) [ 00000000000000000000000]
sext_ln74_16_read          (read             ) [ 00000000000000000000000]
sext_ln74_15_read          (read             ) [ 00000000000000000000000]
sext_ln74_14_read          (read             ) [ 00000000000000000000000]
sext_ln74_13_read          (read             ) [ 00000000000000000000000]
sext_ln74_12_read          (read             ) [ 00000000000000000000000]
sext_ln74_11_read          (read             ) [ 00000000000000000000000]
sext_ln74_10_read          (read             ) [ 00000000000000000000000]
sext_ln74_9_read           (read             ) [ 00000000000000000000000]
sext_ln74_8_read           (read             ) [ 00000000000000000000000]
sext_ln74_7_read           (read             ) [ 00000000000000000000000]
sext_ln74_6_read           (read             ) [ 00000000000000000000000]
sext_ln74_5_read           (read             ) [ 00000000000000000000000]
sext_ln74_4_read           (read             ) [ 00000000000000000000000]
sext_ln74_3_read           (read             ) [ 00000000000000000000000]
sext_ln74_2_read           (read             ) [ 00000000000000000000000]
sext_ln74_1_read           (read             ) [ 00000000000000000000000]
sext_ln74_read             (read             ) [ 00000000000000000000000]
tile_read                  (read             ) [ 01111111111111111111000]
sext_ln74_17_cast          (sext             ) [ 01111111111111111111100]
sext_ln74_16_cast          (sext             ) [ 01111111111111111111000]
sext_ln74_15_cast          (sext             ) [ 01111111111111111110000]
sext_ln74_14_cast          (sext             ) [ 01111111111111111100000]
sext_ln74_13_cast          (sext             ) [ 01111111111111111000000]
sext_ln74_12_cast          (sext             ) [ 01111111111111110000000]
sext_ln74_11_cast          (sext             ) [ 01111111111111100000000]
sext_ln74_10_cast          (sext             ) [ 01111111111111000000000]
sext_ln74_9_cast           (sext             ) [ 01111111111110000000000]
sext_ln74_8_cast           (sext             ) [ 01111111111100000000000]
sext_ln74_7_cast           (sext             ) [ 01111111111000000000000]
sext_ln74_6_cast           (sext             ) [ 01111111110000000000000]
sext_ln74_5_cast           (sext             ) [ 01111111100000000000000]
sext_ln74_4_cast           (sext             ) [ 01111111000000000000000]
sext_ln74_3_cast           (sext             ) [ 01111110000000000000000]
sext_ln74_2_cast           (sext             ) [ 01111100000000000000000]
sext_ln74_1_cast           (sext             ) [ 01111000000000000000000]
sext_ln74_cast             (sext             ) [ 01110000000000000000000]
store_ln0                  (store            ) [ 00000000000000000000000]
br_ln0                     (br               ) [ 00000000000000000000000]
i                          (load             ) [ 01111111111111111111000]
zext_ln70_2                (zext             ) [ 01111111111111111100000]
icmp_ln70                  (icmp             ) [ 01111111111111111111100]
speclooptripcount_ln0      (speclooptripcount) [ 00000000000000000000000]
add_ln70_1                 (add              ) [ 00000000000000000000000]
br_ln70                    (br               ) [ 00000000000000000000000]
trunc_ln70                 (trunc            ) [ 01111111111111111111111]
layer1_weight_tile_addr    (getelementptr    ) [ 00100000000000000000000]
layer1_weight_tile_1_addr  (getelementptr    ) [ 00100000000000000000000]
layer1_weight_tile_2_addr  (getelementptr    ) [ 00100000000000000000000]
switch_ln77                (switch           ) [ 00000000000000000000000]
store_ln70                 (store            ) [ 00000000000000000000000]
br_ln70                    (br               ) [ 00000000000000000000000]
layer1_weight_tile_load    (load             ) [ 01010000000000000000000]
layer1_weight_tile_1_load  (load             ) [ 00000000000000000000000]
sext_ln74_19               (sext             ) [ 01111000000000000000000]
layer1_weight_tile_2_load  (load             ) [ 01010000000000000000000]
sext_ln74_18               (sext             ) [ 00000000000000000000000]
mul_ln74                   (mul              ) [ 00000000000000000000000]
tmp_9                      (partselect       ) [ 00101000000000000000000]
sext_ln74_20               (sext             ) [ 01101100000000000000000]
layer1_weight_tile_3_addr  (getelementptr    ) [ 00101000000000000000000]
layer1_weight_tile_4_addr  (getelementptr    ) [ 00101000000000000000000]
mul_ln74_1                 (mul              ) [ 01000100000000000000000]
shl_ln                     (bitconcatenate   ) [ 01000100000000000000000]
layer1_weight_tile_3_load  (load             ) [ 00000000000000000000000]
sext_ln74_21               (sext             ) [ 01100110000000000000000]
layer1_weight_tile_4_load  (load             ) [ 01000100000000000000000]
add_ln74                   (add              ) [ 00000000000000000000000]
mul_ln74_2                 (mul              ) [ 00100010000000000000000]
tmp_s                      (partselect       ) [ 00000000000000000000000]
shl_ln74_1                 (bitconcatenate   ) [ 00100010000000000000000]
sext_ln74_22               (sext             ) [ 01100011000000000000000]
layer1_weight_tile_5_addr  (getelementptr    ) [ 00100010000000000000000]
layer1_weight_tile_6_addr  (getelementptr    ) [ 00100010000000000000000]
add_ln74_1                 (add              ) [ 00000000000000000000000]
mul_ln74_3                 (mul              ) [ 01000001000000000000000]
tmp_4                      (partselect       ) [ 00000000000000000000000]
shl_ln74_2                 (bitconcatenate   ) [ 01000001000000000000000]
layer1_weight_tile_5_load  (load             ) [ 00000000000000000000000]
sext_ln74_23               (sext             ) [ 01100001100000000000000]
layer1_weight_tile_6_load  (load             ) [ 01000001000000000000000]
add_ln74_2                 (add              ) [ 00000000000000000000000]
mul_ln74_4                 (mul              ) [ 00100000100000000000000]
tmp_5                      (partselect       ) [ 00000000000000000000000]
shl_ln74_3                 (bitconcatenate   ) [ 00100000100000000000000]
sext_ln74_24               (sext             ) [ 01100000110000000000000]
layer1_weight_tile_7_addr  (getelementptr    ) [ 00100000100000000000000]
layer1_weight_tile_8_addr  (getelementptr    ) [ 00100000100000000000000]
add_ln74_3                 (add              ) [ 00000000000000000000000]
mul_ln74_5                 (mul              ) [ 01000000010000000000000]
tmp_6                      (partselect       ) [ 00000000000000000000000]
shl_ln74_4                 (bitconcatenate   ) [ 01000000010000000000000]
layer1_weight_tile_7_load  (load             ) [ 00000000000000000000000]
sext_ln74_25               (sext             ) [ 01100000011000000000000]
layer1_weight_tile_8_load  (load             ) [ 01000000010000000000000]
add_ln74_4                 (add              ) [ 00000000000000000000000]
mul_ln74_6                 (mul              ) [ 00100000001000000000000]
tmp_7                      (partselect       ) [ 00000000000000000000000]
shl_ln74_5                 (bitconcatenate   ) [ 00100000001000000000000]
sext_ln74_26               (sext             ) [ 01100000001100000000000]
layer1_weight_tile_9_addr  (getelementptr    ) [ 00100000001000000000000]
layer1_weight_tile_10_addr (getelementptr    ) [ 00100000001000000000000]
add_ln74_5                 (add              ) [ 00000000000000000000000]
mul_ln74_7                 (mul              ) [ 01000000000100000000000]
tmp_8                      (partselect       ) [ 00000000000000000000000]
shl_ln74_6                 (bitconcatenate   ) [ 01000000000100000000000]
layer1_weight_tile_9_load  (load             ) [ 00000000000000000000000]
sext_ln74_27               (sext             ) [ 01100000000110000000000]
layer1_weight_tile_10_load (load             ) [ 01000000000100000000000]
add_ln74_6                 (add              ) [ 00000000000000000000000]
mul_ln74_8                 (mul              ) [ 00100000000010000000000]
tmp_10                     (partselect       ) [ 00000000000000000000000]
shl_ln74_7                 (bitconcatenate   ) [ 00100000000010000000000]
sext_ln74_28               (sext             ) [ 01100000000011000000000]
layer1_weight_tile_11_addr (getelementptr    ) [ 00100000000010000000000]
layer1_weight_tile_12_addr (getelementptr    ) [ 00100000000010000000000]
add_ln74_7                 (add              ) [ 00000000000000000000000]
mul_ln74_9                 (mul              ) [ 01000000000001000000000]
tmp_11                     (partselect       ) [ 00000000000000000000000]
shl_ln74_8                 (bitconcatenate   ) [ 01000000000001000000000]
layer1_weight_tile_11_load (load             ) [ 00000000000000000000000]
sext_ln74_29               (sext             ) [ 01100000000001100000000]
layer1_weight_tile_12_load (load             ) [ 01000000000001000000000]
add_ln74_8                 (add              ) [ 00000000000000000000000]
mul_ln74_10                (mul              ) [ 00100000000000100000000]
tmp_12                     (partselect       ) [ 00000000000000000000000]
shl_ln74_9                 (bitconcatenate   ) [ 00100000000000100000000]
sext_ln74_30               (sext             ) [ 01100000000000110000000]
layer1_weight_tile_13_addr (getelementptr    ) [ 00100000000000100000000]
layer1_weight_tile_14_addr (getelementptr    ) [ 00100000000000100000000]
add_ln74_9                 (add              ) [ 00000000000000000000000]
mul_ln74_11                (mul              ) [ 01000000000000010000000]
tmp_13                     (partselect       ) [ 00000000000000000000000]
shl_ln74_s                 (bitconcatenate   ) [ 01000000000000010000000]
layer1_weight_tile_13_load (load             ) [ 00000000000000000000000]
sext_ln74_31               (sext             ) [ 01100000000000011000000]
layer1_weight_tile_14_load (load             ) [ 01000000000000010000000]
add_ln74_10                (add              ) [ 00000000000000000000000]
mul_ln74_12                (mul              ) [ 00100000000000001000000]
tmp_14                     (partselect       ) [ 00000000000000000000000]
shl_ln74_10                (bitconcatenate   ) [ 00100000000000001000000]
sext_ln74_32               (sext             ) [ 01100000000000001100000]
layer1_weight_tile_15_addr (getelementptr    ) [ 00100000000000001000000]
layer1_weight_tile_16_addr (getelementptr    ) [ 00100000000000001000000]
add_ln74_11                (add              ) [ 00000000000000000000000]
mul_ln74_13                (mul              ) [ 01000000000000000100000]
tmp_15                     (partselect       ) [ 00000000000000000000000]
shl_ln74_11                (bitconcatenate   ) [ 01000000000000000100000]
layer1_weight_tile_15_load (load             ) [ 00000000000000000000000]
sext_ln74_33               (sext             ) [ 01100000000000000110000]
layer1_weight_tile_16_load (load             ) [ 01000000000000000100000]
add_ln74_12                (add              ) [ 00000000000000000000000]
mul_ln74_14                (mul              ) [ 00100000000000000010000]
tmp_16                     (partselect       ) [ 00000000000000000000000]
shl_ln74_12                (bitconcatenate   ) [ 00100000000000000010000]
sext_ln74_34               (sext             ) [ 01100000000000000011000]
layer1_weight_tile_17_addr (getelementptr    ) [ 00100000000000000010000]
add_ln74_13                (add              ) [ 00000000000000000000000]
mul_ln74_15                (mul              ) [ 01000000000000000001000]
tmp_17                     (partselect       ) [ 00000000000000000000000]
shl_ln74_13                (bitconcatenate   ) [ 01000000000000000001000]
layer1_weight_tile_17_load (load             ) [ 00000000000000000000000]
sext_ln74_35               (sext             ) [ 01100000000000000001100]
zext_ln70_3                (zext             ) [ 00000000000000000000000]
add_ln70                   (add              ) [ 00000000000000000000000]
zext_ln70                  (zext             ) [ 00000000000000000000000]
lshr_ln                    (partselect       ) [ 01100000000000000000111]
add_ln74_14                (add              ) [ 00000000000000000000000]
mul_ln74_16                (mul              ) [ 00100000000000000000100]
tmp_18                     (partselect       ) [ 00000000000000000000000]
shl_ln74_14                (bitconcatenate   ) [ 00100000000000000000100]
layer1_bias_addr           (getelementptr    ) [ 00100000000000000000100]
add_ln74_15                (add              ) [ 00000000000000000000000]
mul_ln74_17                (mul              ) [ 01000000000000000000010]
tmp_19                     (partselect       ) [ 00000000000000000000000]
shl_ln74_15                (bitconcatenate   ) [ 01000000000000000000010]
layer1_bias_load           (load             ) [ 01000000000000000000010]
add_ln74_16                (add              ) [ 00000000000000000000000]
sum                        (partselect       ) [ 00000000000000000000000]
sext_ln76                  (sext             ) [ 00000000000000000000000]
trunc_ln1                  (partselect       ) [ 00000000000000000000000]
sext_ln76_1                (sext             ) [ 00000000000000000000000]
sum_2                      (add              ) [ 00000000000000000000000]
add_ln72                   (add              ) [ 00100000000000000000001]
icmp_ln14                  (icmp             ) [ 00100000000000000000001]
zext_ln70_1                (zext             ) [ 00000000000000000000000]
specpipeline_ln71          (specpipeline     ) [ 00000000000000000000000]
specloopname_ln70          (specloopname     ) [ 00000000000000000000000]
select_ln14                (select           ) [ 00000000000000000000000]
layer1_output_addr         (getelementptr    ) [ 00000000000000000000000]
layer1_output_1_addr       (getelementptr    ) [ 00000000000000000000000]
layer1_output_2_addr       (getelementptr    ) [ 00000000000000000000000]
layer1_output_3_addr       (getelementptr    ) [ 00000000000000000000000]
store_ln77                 (store            ) [ 00000000000000000000000]
br_ln77                    (br               ) [ 00000000000000000000000]
store_ln77                 (store            ) [ 00000000000000000000000]
br_ln77                    (br               ) [ 00000000000000000000000]
store_ln77                 (store            ) [ 00000000000000000000000]
br_ln77                    (br               ) [ 00000000000000000000000]
store_ln77                 (store            ) [ 00000000000000000000000]
br_ln77                    (br               ) [ 00000000000000000000000]
ret_ln0                    (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_output_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_output_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_output_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tile">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weight_tile">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln74">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weight_tile_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sext_ln74_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weight_tile_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sext_ln74_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weight_tile_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sext_ln74_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_weight_tile_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sext_ln74_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer1_weight_tile_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sext_ln74_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer1_weight_tile_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sext_ln74_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer1_weight_tile_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sext_ln74_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer1_weight_tile_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sext_ln74_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer1_weight_tile_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sext_ln74_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer1_weight_tile_10">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sext_ln74_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer1_weight_tile_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sext_ln74_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer1_weight_tile_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="sext_ln74_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer1_weight_tile_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sext_ln74_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer1_weight_tile_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="sext_ln74_14">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer1_weight_tile_15">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sext_ln74_15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer1_weight_tile_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sext_ln74_16">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer1_weight_tile_17">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sext_ln74_17">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer1_bias">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln74_17_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_17_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln74_16_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_16_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln74_15_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_15_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln74_14_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_14_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln74_13_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_13_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln74_12_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_12_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln74_11_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_11_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln74_10_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_10_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln74_9_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_9_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln74_8_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_8_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln74_7_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_7_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln74_6_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_6_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln74_5_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_5_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln74_4_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_4_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln74_3_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_3_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln74_2_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_2_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln74_1_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_1_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln74_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tile_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer1_weight_tile_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="layer1_weight_tile_1_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_1_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_1_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="layer1_weight_tile_2_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_2_addr/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_2_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="layer1_weight_tile_3_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="2"/>
<pin id="303" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_3_addr/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_3_load/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="layer1_weight_tile_4_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="2"/>
<pin id="316" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_4_addr/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_4_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="layer1_weight_tile_5_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="4"/>
<pin id="329" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_5_addr/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_5_load/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="layer1_weight_tile_6_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="4"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_6_addr/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_6_load/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="layer1_weight_tile_7_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="6"/>
<pin id="355" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_7_addr/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_7_load/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="layer1_weight_tile_8_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="6"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_8_addr/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_8_load/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="layer1_weight_tile_9_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="8"/>
<pin id="381" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_9_addr/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_9_load/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="layer1_weight_tile_10_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="8"/>
<pin id="394" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_10_addr/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_10_load/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="layer1_weight_tile_11_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="3" slack="10"/>
<pin id="407" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_11_addr/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_11_load/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="layer1_weight_tile_12_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="10"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_12_addr/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_12_load/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="layer1_weight_tile_13_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="12"/>
<pin id="433" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_13_addr/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_13_load/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="layer1_weight_tile_14_addr_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="12"/>
<pin id="446" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_14_addr/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_14_load/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="layer1_weight_tile_15_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="14"/>
<pin id="459" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_15_addr/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_15_load/15 "/>
</bind>
</comp>

<comp id="468" class="1004" name="layer1_weight_tile_16_addr_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="3" slack="14"/>
<pin id="472" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_16_addr/15 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_16_load/15 "/>
</bind>
</comp>

<comp id="481" class="1004" name="layer1_weight_tile_17_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="16"/>
<pin id="485" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_17_addr/17 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_17_load/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="layer1_bias_addr_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_bias_addr/19 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_access_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_bias_load/19 "/>
</bind>
</comp>

<comp id="507" class="1004" name="layer1_output_addr_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="layer1_output_1_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_1_addr/22 "/>
</bind>
</comp>

<comp id="521" class="1004" name="layer1_output_2_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="3" slack="0"/>
<pin id="525" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_2_addr/22 "/>
</bind>
</comp>

<comp id="528" class="1004" name="layer1_output_3_addr_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_3_addr/22 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln77_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="15" slack="0"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/22 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln77_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="15" slack="0"/>
<pin id="544" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/22 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln77_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="15" slack="0"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/22 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln77_access_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="15" slack="0"/>
<pin id="556" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/22 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sext_ln74_17_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="1" index="1" bw="24" slack="17"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_17_cast/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln74_16_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_16_cast/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln74_15_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="24" slack="15"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_15_cast/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln74_14_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_14_cast/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln74_13_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_13_cast/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln74_12_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_12_cast/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln74_11_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_11_cast/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln74_10_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_10_cast/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln74_9_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="24" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_9_cast/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln74_8_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_8_cast/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln74_7_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_7_cast/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln74_6_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_6_cast/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln74_5_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_5_cast/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln74_4_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_4_cast/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln74_3_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_3_cast/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln74_2_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_2_cast/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln74_1_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_1_cast/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln74_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln0_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="3" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln70_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln70_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln70_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln70_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="1" index="1" bw="2" slack="21"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln70_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln74_19_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_19/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln74_18_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="1"/>
<pin id="673" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_18/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="mul_ln74_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="2"/>
<pin id="677" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_9_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="24" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="0"/>
<pin id="683" dir="0" index="3" bw="6" slack="0"/>
<pin id="684" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln74_20_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="1"/>
<pin id="691" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_20/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="1"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln74_21_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="0"/>
<pin id="701" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_21/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_s_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="24" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="shl_ln74_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="24" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_1/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln74_22_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="1"/>
<pin id="722" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_22/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="0" index="1" bw="24" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="shl_ln74_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="24" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_2/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln74_23_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_23/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="24" slack="0"/>
<pin id="747" dir="0" index="2" bw="5" slack="0"/>
<pin id="748" dir="0" index="3" bw="6" slack="0"/>
<pin id="749" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="shl_ln74_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="24" slack="0"/>
<pin id="755" dir="0" index="1" bw="16" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_3/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln74_24_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="1"/>
<pin id="763" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_24/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="24" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="shl_ln74_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="24" slack="0"/>
<pin id="775" dir="0" index="1" bw="16" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_4/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sext_ln74_25_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="0"/>
<pin id="783" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_25/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="0" index="1" bw="24" slack="0"/>
<pin id="788" dir="0" index="2" bw="5" slack="0"/>
<pin id="789" dir="0" index="3" bw="6" slack="0"/>
<pin id="790" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="shl_ln74_5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="24" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_5/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln74_26_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="1"/>
<pin id="804" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_26/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_8_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="24" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="6" slack="0"/>
<pin id="810" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln74_6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="24" slack="0"/>
<pin id="816" dir="0" index="1" bw="16" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_6/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln74_27_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_27/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_10_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="24" slack="0"/>
<pin id="829" dir="0" index="2" bw="5" slack="0"/>
<pin id="830" dir="0" index="3" bw="6" slack="0"/>
<pin id="831" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="shl_ln74_7_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="24" slack="0"/>
<pin id="837" dir="0" index="1" bw="16" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_7/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln74_28_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="1"/>
<pin id="845" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_28/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_11_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="0" index="1" bw="24" slack="0"/>
<pin id="849" dir="0" index="2" bw="5" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln74_8_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="24" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_8/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sext_ln74_29_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="0"/>
<pin id="865" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_29/12 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_12_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="0" index="1" bw="24" slack="0"/>
<pin id="870" dir="0" index="2" bw="5" slack="0"/>
<pin id="871" dir="0" index="3" bw="6" slack="0"/>
<pin id="872" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="876" class="1004" name="shl_ln74_9_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="24" slack="0"/>
<pin id="878" dir="0" index="1" bw="16" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_9/13 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln74_30_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="1"/>
<pin id="886" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_30/13 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_13_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="0" index="1" bw="24" slack="0"/>
<pin id="890" dir="0" index="2" bw="5" slack="0"/>
<pin id="891" dir="0" index="3" bw="6" slack="0"/>
<pin id="892" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="shl_ln74_s_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="24" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_s/14 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln74_31_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="12" slack="0"/>
<pin id="906" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_31/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_14_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="24" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="0" index="3" bw="6" slack="0"/>
<pin id="913" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shl_ln74_10_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="24" slack="0"/>
<pin id="919" dir="0" index="1" bw="16" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_10/15 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln74_32_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="12" slack="1"/>
<pin id="927" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_32/15 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_15_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="0" index="1" bw="24" slack="0"/>
<pin id="931" dir="0" index="2" bw="5" slack="0"/>
<pin id="932" dir="0" index="3" bw="6" slack="0"/>
<pin id="933" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="937" class="1004" name="shl_ln74_11_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="24" slack="0"/>
<pin id="939" dir="0" index="1" bw="16" slack="0"/>
<pin id="940" dir="0" index="2" bw="1" slack="0"/>
<pin id="941" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_11/16 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln74_33_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="0"/>
<pin id="947" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_33/16 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_16_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="24" slack="0"/>
<pin id="952" dir="0" index="2" bw="5" slack="0"/>
<pin id="953" dir="0" index="3" bw="6" slack="0"/>
<pin id="954" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="958" class="1004" name="shl_ln74_12_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="24" slack="0"/>
<pin id="960" dir="0" index="1" bw="16" slack="0"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_12/17 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln74_34_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="1"/>
<pin id="968" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_34/17 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_17_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="0"/>
<pin id="971" dir="0" index="1" bw="24" slack="0"/>
<pin id="972" dir="0" index="2" bw="5" slack="0"/>
<pin id="973" dir="0" index="3" bw="6" slack="0"/>
<pin id="974" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="978" class="1004" name="shl_ln74_13_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="24" slack="0"/>
<pin id="980" dir="0" index="1" bw="16" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_13/18 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln74_35_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="12" slack="0"/>
<pin id="988" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_35/18 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln70_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="18"/>
<pin id="992" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/19 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln70_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="0" index="1" bw="5" slack="18"/>
<pin id="996" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/19 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln70_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/19 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="lshr_ln_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="0"/>
<pin id="1005" dir="0" index="1" bw="5" slack="0"/>
<pin id="1006" dir="0" index="2" bw="3" slack="0"/>
<pin id="1007" dir="0" index="3" bw="4" slack="0"/>
<pin id="1008" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/19 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_18_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="24" slack="0"/>
<pin id="1016" dir="0" index="2" bw="5" slack="0"/>
<pin id="1017" dir="0" index="3" bw="6" slack="0"/>
<pin id="1018" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="shl_ln74_14_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="24" slack="0"/>
<pin id="1024" dir="0" index="1" bw="16" slack="0"/>
<pin id="1025" dir="0" index="2" bw="1" slack="0"/>
<pin id="1026" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_14/19 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_19_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="0"/>
<pin id="1032" dir="0" index="1" bw="24" slack="0"/>
<pin id="1033" dir="0" index="2" bw="5" slack="0"/>
<pin id="1034" dir="0" index="3" bw="6" slack="0"/>
<pin id="1035" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/20 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="shl_ln74_15_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="24" slack="0"/>
<pin id="1041" dir="0" index="1" bw="16" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_15/20 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sum_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="0"/>
<pin id="1049" dir="0" index="1" bw="24" slack="0"/>
<pin id="1050" dir="0" index="2" bw="5" slack="0"/>
<pin id="1051" dir="0" index="3" bw="6" slack="0"/>
<pin id="1052" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/21 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln76_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/21 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="15" slack="0"/>
<pin id="1061" dir="0" index="1" bw="24" slack="0"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="0" index="3" bw="6" slack="0"/>
<pin id="1064" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/21 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln76_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="10" slack="1"/>
<pin id="1070" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_1/21 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sum_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="0"/>
<pin id="1073" dir="0" index="1" bw="16" slack="0"/>
<pin id="1074" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/21 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="add_ln72_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="10" slack="0"/>
<pin id="1079" dir="0" index="1" bw="15" slack="0"/>
<pin id="1080" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/21 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln14_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/21 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln70_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="3"/>
<pin id="1091" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/22 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="select_ln14_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="0" index="1" bw="15" slack="1"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/22 "/>
</bind>
</comp>

<comp id="1106" class="1007" name="grp_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="1"/>
<pin id="1109" dir="0" index="2" bw="24" slack="0"/>
<pin id="1110" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_1/2 add_ln74/4 "/>
</bind>
</comp>

<comp id="1114" class="1007" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="0"/>
<pin id="1116" dir="0" index="1" bw="16" slack="2"/>
<pin id="1117" dir="0" index="2" bw="24" slack="0"/>
<pin id="1118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_2/3 add_ln74_1/5 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="grp_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="12" slack="0"/>
<pin id="1124" dir="0" index="1" bw="16" slack="3"/>
<pin id="1125" dir="0" index="2" bw="24" slack="0"/>
<pin id="1126" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_3/4 add_ln74_2/6 "/>
</bind>
</comp>

<comp id="1130" class="1007" name="grp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="0"/>
<pin id="1132" dir="0" index="1" bw="16" slack="4"/>
<pin id="1133" dir="0" index="2" bw="24" slack="0"/>
<pin id="1134" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_4/5 add_ln74_3/7 "/>
</bind>
</comp>

<comp id="1138" class="1007" name="grp_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="12" slack="0"/>
<pin id="1140" dir="0" index="1" bw="16" slack="5"/>
<pin id="1141" dir="0" index="2" bw="24" slack="0"/>
<pin id="1142" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_5/6 add_ln74_4/8 "/>
</bind>
</comp>

<comp id="1146" class="1007" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="12" slack="0"/>
<pin id="1148" dir="0" index="1" bw="16" slack="6"/>
<pin id="1149" dir="0" index="2" bw="24" slack="0"/>
<pin id="1150" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_6/7 add_ln74_5/9 "/>
</bind>
</comp>

<comp id="1154" class="1007" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="12" slack="0"/>
<pin id="1156" dir="0" index="1" bw="16" slack="7"/>
<pin id="1157" dir="0" index="2" bw="24" slack="0"/>
<pin id="1158" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_7/8 add_ln74_6/10 "/>
</bind>
</comp>

<comp id="1162" class="1007" name="grp_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="12" slack="0"/>
<pin id="1164" dir="0" index="1" bw="16" slack="8"/>
<pin id="1165" dir="0" index="2" bw="24" slack="0"/>
<pin id="1166" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_8/9 add_ln74_7/11 "/>
</bind>
</comp>

<comp id="1170" class="1007" name="grp_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="12" slack="0"/>
<pin id="1172" dir="0" index="1" bw="16" slack="9"/>
<pin id="1173" dir="0" index="2" bw="24" slack="0"/>
<pin id="1174" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_9/10 add_ln74_8/12 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="grp_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="12" slack="0"/>
<pin id="1180" dir="0" index="1" bw="16" slack="10"/>
<pin id="1181" dir="0" index="2" bw="24" slack="0"/>
<pin id="1182" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_10/11 add_ln74_9/13 "/>
</bind>
</comp>

<comp id="1186" class="1007" name="grp_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="12" slack="0"/>
<pin id="1188" dir="0" index="1" bw="16" slack="11"/>
<pin id="1189" dir="0" index="2" bw="24" slack="0"/>
<pin id="1190" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_11/12 add_ln74_10/14 "/>
</bind>
</comp>

<comp id="1194" class="1007" name="grp_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="12" slack="0"/>
<pin id="1196" dir="0" index="1" bw="16" slack="12"/>
<pin id="1197" dir="0" index="2" bw="24" slack="0"/>
<pin id="1198" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_12/13 add_ln74_11/15 "/>
</bind>
</comp>

<comp id="1202" class="1007" name="grp_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="12" slack="0"/>
<pin id="1204" dir="0" index="1" bw="16" slack="13"/>
<pin id="1205" dir="0" index="2" bw="24" slack="0"/>
<pin id="1206" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_13/14 add_ln74_12/16 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="grp_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="12" slack="0"/>
<pin id="1212" dir="0" index="1" bw="16" slack="14"/>
<pin id="1213" dir="0" index="2" bw="24" slack="0"/>
<pin id="1214" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_14/15 add_ln74_13/17 "/>
</bind>
</comp>

<comp id="1218" class="1007" name="grp_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="12" slack="0"/>
<pin id="1220" dir="0" index="1" bw="16" slack="15"/>
<pin id="1221" dir="0" index="2" bw="24" slack="0"/>
<pin id="1222" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_15/16 add_ln74_14/18 "/>
</bind>
</comp>

<comp id="1226" class="1007" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="12" slack="0"/>
<pin id="1228" dir="0" index="1" bw="16" slack="16"/>
<pin id="1229" dir="0" index="2" bw="24" slack="0"/>
<pin id="1230" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_16/17 add_ln74_15/19 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="grp_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="12" slack="0"/>
<pin id="1236" dir="0" index="1" bw="16" slack="17"/>
<pin id="1237" dir="0" index="2" bw="24" slack="0"/>
<pin id="1238" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_17/18 add_ln74_16/20 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="i_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="3" slack="0"/>
<pin id="1245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tile_read_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="18"/>
<pin id="1252" dir="1" index="1" bw="5" slack="18"/>
</pin_list>
<bind>
<opset="tile_read "/>
</bind>
</comp>

<comp id="1255" class="1005" name="sext_ln74_17_cast_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="24" slack="17"/>
<pin id="1257" dir="1" index="1" bw="24" slack="17"/>
</pin_list>
<bind>
<opset="sext_ln74_17_cast "/>
</bind>
</comp>

<comp id="1260" class="1005" name="sext_ln74_16_cast_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="24" slack="16"/>
<pin id="1262" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln74_16_cast "/>
</bind>
</comp>

<comp id="1265" class="1005" name="sext_ln74_15_cast_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="24" slack="15"/>
<pin id="1267" dir="1" index="1" bw="24" slack="15"/>
</pin_list>
<bind>
<opset="sext_ln74_15_cast "/>
</bind>
</comp>

<comp id="1270" class="1005" name="sext_ln74_14_cast_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="24" slack="14"/>
<pin id="1272" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opset="sext_ln74_14_cast "/>
</bind>
</comp>

<comp id="1275" class="1005" name="sext_ln74_13_cast_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="24" slack="13"/>
<pin id="1277" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opset="sext_ln74_13_cast "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sext_ln74_12_cast_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="24" slack="12"/>
<pin id="1282" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opset="sext_ln74_12_cast "/>
</bind>
</comp>

<comp id="1285" class="1005" name="sext_ln74_11_cast_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="24" slack="11"/>
<pin id="1287" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="sext_ln74_11_cast "/>
</bind>
</comp>

<comp id="1290" class="1005" name="sext_ln74_10_cast_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="24" slack="10"/>
<pin id="1292" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln74_10_cast "/>
</bind>
</comp>

<comp id="1295" class="1005" name="sext_ln74_9_cast_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="24" slack="9"/>
<pin id="1297" dir="1" index="1" bw="24" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln74_9_cast "/>
</bind>
</comp>

<comp id="1300" class="1005" name="sext_ln74_8_cast_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="24" slack="8"/>
<pin id="1302" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln74_8_cast "/>
</bind>
</comp>

<comp id="1305" class="1005" name="sext_ln74_7_cast_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="24" slack="7"/>
<pin id="1307" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln74_7_cast "/>
</bind>
</comp>

<comp id="1310" class="1005" name="sext_ln74_6_cast_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="24" slack="6"/>
<pin id="1312" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln74_6_cast "/>
</bind>
</comp>

<comp id="1315" class="1005" name="sext_ln74_5_cast_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="24" slack="5"/>
<pin id="1317" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln74_5_cast "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sext_ln74_4_cast_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="24" slack="4"/>
<pin id="1322" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln74_4_cast "/>
</bind>
</comp>

<comp id="1325" class="1005" name="sext_ln74_3_cast_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="24" slack="3"/>
<pin id="1327" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln74_3_cast "/>
</bind>
</comp>

<comp id="1330" class="1005" name="sext_ln74_2_cast_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="24" slack="2"/>
<pin id="1332" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln74_2_cast "/>
</bind>
</comp>

<comp id="1335" class="1005" name="sext_ln74_1_cast_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="24" slack="1"/>
<pin id="1337" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_1_cast "/>
</bind>
</comp>

<comp id="1340" class="1005" name="sext_ln74_cast_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="24" slack="2"/>
<pin id="1342" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln74_cast "/>
</bind>
</comp>

<comp id="1345" class="1005" name="i_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="3" slack="18"/>
<pin id="1347" dir="1" index="1" bw="3" slack="18"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1350" class="1005" name="zext_ln70_2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="64" slack="2"/>
<pin id="1352" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70_2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="icmp_ln70_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="trunc_ln70_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="2" slack="21"/>
<pin id="1375" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="layer1_weight_tile_addr_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="2" slack="1"/>
<pin id="1379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_addr "/>
</bind>
</comp>

<comp id="1382" class="1005" name="layer1_weight_tile_1_addr_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="2" slack="1"/>
<pin id="1384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_1_addr "/>
</bind>
</comp>

<comp id="1387" class="1005" name="layer1_weight_tile_2_addr_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="2" slack="1"/>
<pin id="1389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_2_addr "/>
</bind>
</comp>

<comp id="1392" class="1005" name="layer1_weight_tile_load_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="12" slack="1"/>
<pin id="1394" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_load "/>
</bind>
</comp>

<comp id="1397" class="1005" name="sext_ln74_19_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="24" slack="1"/>
<pin id="1399" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_19 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="layer1_weight_tile_2_load_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="1"/>
<pin id="1404" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_2_load "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_9_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="1"/>
<pin id="1409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="sext_ln74_20_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="24" slack="1"/>
<pin id="1414" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_20 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="layer1_weight_tile_3_addr_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="2" slack="1"/>
<pin id="1419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_3_addr "/>
</bind>
</comp>

<comp id="1422" class="1005" name="layer1_weight_tile_4_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="1"/>
<pin id="1424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_4_addr "/>
</bind>
</comp>

<comp id="1427" class="1005" name="shl_ln_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="24" slack="1"/>
<pin id="1429" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1432" class="1005" name="sext_ln74_21_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="24" slack="1"/>
<pin id="1434" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_21 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="layer1_weight_tile_4_load_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="1"/>
<pin id="1439" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_4_load "/>
</bind>
</comp>

<comp id="1442" class="1005" name="shl_ln74_1_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="24" slack="1"/>
<pin id="1444" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sext_ln74_22_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="24" slack="1"/>
<pin id="1449" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_22 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="layer1_weight_tile_5_addr_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="2" slack="1"/>
<pin id="1454" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_5_addr "/>
</bind>
</comp>

<comp id="1457" class="1005" name="layer1_weight_tile_6_addr_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="2" slack="1"/>
<pin id="1459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_6_addr "/>
</bind>
</comp>

<comp id="1462" class="1005" name="shl_ln74_2_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="24" slack="1"/>
<pin id="1464" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_2 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="sext_ln74_23_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="24" slack="1"/>
<pin id="1469" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_23 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="layer1_weight_tile_6_load_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="12" slack="1"/>
<pin id="1474" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_6_load "/>
</bind>
</comp>

<comp id="1477" class="1005" name="shl_ln74_3_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="24" slack="1"/>
<pin id="1479" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_3 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="sext_ln74_24_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="24" slack="1"/>
<pin id="1484" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_24 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="layer1_weight_tile_7_addr_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="2" slack="1"/>
<pin id="1489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_7_addr "/>
</bind>
</comp>

<comp id="1492" class="1005" name="layer1_weight_tile_8_addr_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="2" slack="1"/>
<pin id="1494" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_8_addr "/>
</bind>
</comp>

<comp id="1497" class="1005" name="shl_ln74_4_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="24" slack="1"/>
<pin id="1499" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_4 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="sext_ln74_25_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="24" slack="1"/>
<pin id="1504" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_25 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="layer1_weight_tile_8_load_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="12" slack="1"/>
<pin id="1509" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_8_load "/>
</bind>
</comp>

<comp id="1512" class="1005" name="shl_ln74_5_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="24" slack="1"/>
<pin id="1514" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_5 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="sext_ln74_26_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="24" slack="1"/>
<pin id="1519" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_26 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="layer1_weight_tile_9_addr_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="2" slack="1"/>
<pin id="1524" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_9_addr "/>
</bind>
</comp>

<comp id="1527" class="1005" name="layer1_weight_tile_10_addr_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="2" slack="1"/>
<pin id="1529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_10_addr "/>
</bind>
</comp>

<comp id="1532" class="1005" name="shl_ln74_6_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="24" slack="1"/>
<pin id="1534" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_6 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="sext_ln74_27_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="24" slack="1"/>
<pin id="1539" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_27 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="layer1_weight_tile_10_load_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="12" slack="1"/>
<pin id="1544" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_10_load "/>
</bind>
</comp>

<comp id="1547" class="1005" name="shl_ln74_7_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="24" slack="1"/>
<pin id="1549" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_7 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="sext_ln74_28_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="24" slack="1"/>
<pin id="1554" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_28 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="layer1_weight_tile_11_addr_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="2" slack="1"/>
<pin id="1559" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_11_addr "/>
</bind>
</comp>

<comp id="1562" class="1005" name="layer1_weight_tile_12_addr_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="2" slack="1"/>
<pin id="1564" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_12_addr "/>
</bind>
</comp>

<comp id="1567" class="1005" name="shl_ln74_8_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="24" slack="1"/>
<pin id="1569" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_8 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="sext_ln74_29_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="24" slack="1"/>
<pin id="1574" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_29 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="layer1_weight_tile_12_load_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="12" slack="1"/>
<pin id="1579" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_12_load "/>
</bind>
</comp>

<comp id="1582" class="1005" name="shl_ln74_9_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="24" slack="1"/>
<pin id="1584" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_9 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sext_ln74_30_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="24" slack="1"/>
<pin id="1589" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_30 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="layer1_weight_tile_13_addr_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="2" slack="1"/>
<pin id="1594" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_13_addr "/>
</bind>
</comp>

<comp id="1597" class="1005" name="layer1_weight_tile_14_addr_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="2" slack="1"/>
<pin id="1599" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_14_addr "/>
</bind>
</comp>

<comp id="1602" class="1005" name="shl_ln74_s_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="24" slack="1"/>
<pin id="1604" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_s "/>
</bind>
</comp>

<comp id="1607" class="1005" name="sext_ln74_31_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="24" slack="1"/>
<pin id="1609" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_31 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="layer1_weight_tile_14_load_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="12" slack="1"/>
<pin id="1614" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_14_load "/>
</bind>
</comp>

<comp id="1617" class="1005" name="shl_ln74_10_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="24" slack="1"/>
<pin id="1619" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_10 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="sext_ln74_32_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="24" slack="1"/>
<pin id="1624" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_32 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="layer1_weight_tile_15_addr_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="2" slack="1"/>
<pin id="1629" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_15_addr "/>
</bind>
</comp>

<comp id="1632" class="1005" name="layer1_weight_tile_16_addr_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="2" slack="1"/>
<pin id="1634" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_16_addr "/>
</bind>
</comp>

<comp id="1637" class="1005" name="shl_ln74_11_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="24" slack="1"/>
<pin id="1639" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_11 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="sext_ln74_33_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="24" slack="1"/>
<pin id="1644" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_33 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="layer1_weight_tile_16_load_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="12" slack="1"/>
<pin id="1649" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_16_load "/>
</bind>
</comp>

<comp id="1652" class="1005" name="shl_ln74_12_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="24" slack="1"/>
<pin id="1654" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_12 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="sext_ln74_34_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="24" slack="1"/>
<pin id="1659" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_34 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="layer1_weight_tile_17_addr_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="2" slack="1"/>
<pin id="1664" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_17_addr "/>
</bind>
</comp>

<comp id="1667" class="1005" name="shl_ln74_13_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="24" slack="1"/>
<pin id="1669" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_13 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="sext_ln74_35_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="24" slack="1"/>
<pin id="1674" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_35 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="lshr_ln_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="3" slack="3"/>
<pin id="1679" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1682" class="1005" name="shl_ln74_14_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="24" slack="1"/>
<pin id="1684" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_14 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="layer1_bias_addr_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="5" slack="1"/>
<pin id="1689" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_addr "/>
</bind>
</comp>

<comp id="1692" class="1005" name="shl_ln74_15_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="24" slack="1"/>
<pin id="1694" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_15 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="layer1_bias_load_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="10" slack="1"/>
<pin id="1699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_load "/>
</bind>
</comp>

<comp id="1703" class="1005" name="add_ln72_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="15" slack="1"/>
<pin id="1705" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="icmp_ln14_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="1"/>
<pin id="1710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="86" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="86" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="86" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="86" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="86" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="86" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="88" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="100" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="100" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="100" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="100" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="100" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="100" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="100" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="100" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="100" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="100" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="100" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="100" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="100" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="6" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="100" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="4" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="2" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="0" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="521" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="514" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="507" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="528" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="146" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="152" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="158" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="164" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="170" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="176" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="182" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="188" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="194" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="200" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="206" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="212" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="218" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="224" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="230" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="236" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="242" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="248" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="90" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="650"><net_src comp="636" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="92" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="636" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="98" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="636" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="652" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="280" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="108" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="110" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="306" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="108" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="110" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="711"><net_src comp="112" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="717"><net_src comp="114" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="703" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="116" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="110" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="112" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="737"><net_src comp="114" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="723" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="116" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="332" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="108" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="110" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="112" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="758"><net_src comp="114" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="744" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="116" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="770"><net_src comp="108" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="110" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="112" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="778"><net_src comp="114" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="764" pin="4"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="116" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="358" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="791"><net_src comp="108" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="110" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="799"><net_src comp="114" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="785" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="116" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="811"><net_src comp="108" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="110" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="813"><net_src comp="112" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="819"><net_src comp="114" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="805" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="116" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="384" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="832"><net_src comp="108" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="110" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="834"><net_src comp="112" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="114" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="826" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="116" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="852"><net_src comp="108" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="110" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="112" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="860"><net_src comp="114" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="846" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="116" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="866"><net_src comp="410" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="873"><net_src comp="108" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="110" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="875"><net_src comp="112" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="881"><net_src comp="114" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="867" pin="4"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="116" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="893"><net_src comp="108" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="110" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="112" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="901"><net_src comp="114" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="887" pin="4"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="116" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="436" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="914"><net_src comp="108" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="110" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="916"><net_src comp="112" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="922"><net_src comp="114" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="908" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="116" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="934"><net_src comp="108" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="110" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="936"><net_src comp="112" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="942"><net_src comp="114" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="928" pin="4"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="116" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="462" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="955"><net_src comp="108" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="110" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="957"><net_src comp="112" pin="0"/><net_sink comp="949" pin=3"/></net>

<net id="963"><net_src comp="114" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="949" pin="4"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="116" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="975"><net_src comp="108" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="110" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="977"><net_src comp="112" pin="0"/><net_sink comp="969" pin=3"/></net>

<net id="983"><net_src comp="114" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="969" pin="4"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="116" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="488" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="997"><net_src comp="990" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1009"><net_src comp="118" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="993" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1011"><net_src comp="120" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1012"><net_src comp="122" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1019"><net_src comp="108" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="110" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1021"><net_src comp="112" pin="0"/><net_sink comp="1013" pin=3"/></net>

<net id="1027"><net_src comp="114" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1013" pin="4"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="116" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1036"><net_src comp="108" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="110" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1038"><net_src comp="112" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1044"><net_src comp="114" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1030" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="116" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1053"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="110" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1055"><net_src comp="112" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1065"><net_src comp="124" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="110" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1067"><net_src comp="126" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1075"><net_src comp="1056" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1047" pin="4"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1068" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1059" pin="4"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1071" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="128" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1089" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1101"><net_src comp="140" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1102"><net_src comp="1096" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="1103"><net_src comp="1096" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="1111"><net_src comp="667" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="692" pin="3"/><net_sink comp="1106" pin=2"/></net>

<net id="1113"><net_src comp="1106" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="1119"><net_src comp="689" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="712" pin="3"/><net_sink comp="1114" pin=2"/></net>

<net id="1121"><net_src comp="1114" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="1127"><net_src comp="699" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="732" pin="3"/><net_sink comp="1122" pin=2"/></net>

<net id="1129"><net_src comp="1122" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="1135"><net_src comp="720" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="753" pin="3"/><net_sink comp="1130" pin=2"/></net>

<net id="1137"><net_src comp="1130" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="1143"><net_src comp="740" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="773" pin="3"/><net_sink comp="1138" pin=2"/></net>

<net id="1145"><net_src comp="1138" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="1151"><net_src comp="761" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="794" pin="3"/><net_sink comp="1146" pin=2"/></net>

<net id="1153"><net_src comp="1146" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="1159"><net_src comp="781" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="814" pin="3"/><net_sink comp="1154" pin=2"/></net>

<net id="1161"><net_src comp="1154" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="1167"><net_src comp="802" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="835" pin="3"/><net_sink comp="1162" pin=2"/></net>

<net id="1169"><net_src comp="1162" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="1175"><net_src comp="822" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="855" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1177"><net_src comp="1170" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="1183"><net_src comp="843" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="876" pin="3"/><net_sink comp="1178" pin=2"/></net>

<net id="1185"><net_src comp="1178" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="1191"><net_src comp="863" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="896" pin="3"/><net_sink comp="1186" pin=2"/></net>

<net id="1193"><net_src comp="1186" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="1199"><net_src comp="884" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="917" pin="3"/><net_sink comp="1194" pin=2"/></net>

<net id="1201"><net_src comp="1194" pin="3"/><net_sink comp="928" pin=1"/></net>

<net id="1207"><net_src comp="904" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="937" pin="3"/><net_sink comp="1202" pin=2"/></net>

<net id="1209"><net_src comp="1202" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="1215"><net_src comp="925" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="958" pin="3"/><net_sink comp="1210" pin=2"/></net>

<net id="1217"><net_src comp="1210" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="1223"><net_src comp="945" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="978" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1225"><net_src comp="1218" pin="3"/><net_sink comp="1013" pin=1"/></net>

<net id="1231"><net_src comp="966" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1022" pin="3"/><net_sink comp="1226" pin=2"/></net>

<net id="1233"><net_src comp="1226" pin="3"/><net_sink comp="1030" pin=1"/></net>

<net id="1239"><net_src comp="986" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1039" pin="3"/><net_sink comp="1234" pin=2"/></net>

<net id="1241"><net_src comp="1234" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1242"><net_src comp="1234" pin="3"/><net_sink comp="1059" pin=1"/></net>

<net id="1246"><net_src comp="142" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1253"><net_src comp="254" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1258"><net_src comp="559" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1263"><net_src comp="563" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1268"><net_src comp="567" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1273"><net_src comp="571" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1278"><net_src comp="575" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1283"><net_src comp="579" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1288"><net_src comp="583" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1293"><net_src comp="587" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1298"><net_src comp="591" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1303"><net_src comp="595" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1308"><net_src comp="599" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1313"><net_src comp="603" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1318"><net_src comp="607" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1323"><net_src comp="611" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1328"><net_src comp="615" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1333"><net_src comp="619" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1338"><net_src comp="623" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1343"><net_src comp="627" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1348"><net_src comp="636" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1353"><net_src comp="639" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1356"><net_src comp="1350" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1357"><net_src comp="1350" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1358"><net_src comp="1350" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1359"><net_src comp="1350" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1360"><net_src comp="1350" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1361"><net_src comp="1350" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1362"><net_src comp="1350" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1363"><net_src comp="1350" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1364"><net_src comp="1350" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1365"><net_src comp="1350" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1366"><net_src comp="1350" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1367"><net_src comp="1350" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1368"><net_src comp="1350" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1372"><net_src comp="646" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="658" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="260" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1385"><net_src comp="273" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1390"><net_src comp="286" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1395"><net_src comp="267" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1400"><net_src comp="667" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1405"><net_src comp="293" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1410"><net_src comp="679" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1415"><net_src comp="689" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1420"><net_src comp="299" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1425"><net_src comp="312" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1430"><net_src comp="692" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1435"><net_src comp="699" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1440"><net_src comp="319" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1445"><net_src comp="712" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1450"><net_src comp="720" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1455"><net_src comp="325" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1460"><net_src comp="338" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1465"><net_src comp="732" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1470"><net_src comp="740" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1475"><net_src comp="345" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1480"><net_src comp="753" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1485"><net_src comp="761" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1490"><net_src comp="351" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1495"><net_src comp="364" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1500"><net_src comp="773" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1505"><net_src comp="781" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1510"><net_src comp="371" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1515"><net_src comp="794" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1520"><net_src comp="802" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1525"><net_src comp="377" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1530"><net_src comp="390" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1535"><net_src comp="814" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1540"><net_src comp="822" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1545"><net_src comp="397" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1550"><net_src comp="835" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1555"><net_src comp="843" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1560"><net_src comp="403" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1565"><net_src comp="416" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1570"><net_src comp="855" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1575"><net_src comp="863" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1580"><net_src comp="423" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1585"><net_src comp="876" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1590"><net_src comp="884" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1595"><net_src comp="429" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1600"><net_src comp="442" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1605"><net_src comp="896" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1610"><net_src comp="904" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1615"><net_src comp="449" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1620"><net_src comp="917" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1625"><net_src comp="925" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1630"><net_src comp="455" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1635"><net_src comp="468" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1640"><net_src comp="937" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1645"><net_src comp="945" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1650"><net_src comp="475" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1655"><net_src comp="958" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1660"><net_src comp="966" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1665"><net_src comp="481" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1670"><net_src comp="978" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1675"><net_src comp="986" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1680"><net_src comp="1003" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1685"><net_src comp="1022" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1690"><net_src comp="494" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1695"><net_src comp="1039" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1700"><net_src comp="501" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1706"><net_src comp="1077" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1711"><net_src comp="1083" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1096" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_output_3 | {22 }
	Port: layer1_output_2 | {22 }
	Port: layer1_output_1 | {22 }
	Port: layer1_output | {22 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : tile | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_3 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_4 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_4 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_5 | {5 6 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_5 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_6 | {5 6 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_6 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_7 | {7 8 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_7 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_8 | {7 8 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_9 | {9 10 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_9 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_10 | {9 10 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_10 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_11 | {11 12 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_11 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_12 | {11 12 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_12 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_13 | {13 14 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_13 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_14 | {13 14 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_14 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_15 | {15 16 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_15 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_16 | {15 16 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_16 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_17 | {17 18 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_17 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_bias | {19 20 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		zext_ln70_2 : 2
		icmp_ln70 : 2
		add_ln70_1 : 2
		br_ln70 : 3
		trunc_ln70 : 2
		layer1_weight_tile_addr : 3
		layer1_weight_tile_load : 4
		layer1_weight_tile_1_addr : 3
		layer1_weight_tile_1_load : 4
		layer1_weight_tile_2_addr : 3
		layer1_weight_tile_2_load : 4
		switch_ln77 : 3
		store_ln70 : 3
	State 2
		sext_ln74_19 : 1
		mul_ln74_1 : 2
	State 3
		mul_ln74 : 1
		tmp_9 : 2
		mul_ln74_2 : 1
		layer1_weight_tile_3_load : 1
		layer1_weight_tile_4_load : 1
	State 4
		add_ln74 : 1
		sext_ln74_21 : 1
		mul_ln74_3 : 2
	State 5
		tmp_s : 1
		shl_ln74_1 : 2
		add_ln74_1 : 3
		mul_ln74_4 : 1
		layer1_weight_tile_5_load : 1
		layer1_weight_tile_6_load : 1
	State 6
		tmp_4 : 1
		shl_ln74_2 : 2
		add_ln74_2 : 3
		sext_ln74_23 : 1
		mul_ln74_5 : 2
	State 7
		tmp_5 : 1
		shl_ln74_3 : 2
		add_ln74_3 : 3
		mul_ln74_6 : 1
		layer1_weight_tile_7_load : 1
		layer1_weight_tile_8_load : 1
	State 8
		tmp_6 : 1
		shl_ln74_4 : 2
		add_ln74_4 : 3
		sext_ln74_25 : 1
		mul_ln74_7 : 2
	State 9
		tmp_7 : 1
		shl_ln74_5 : 2
		add_ln74_5 : 3
		mul_ln74_8 : 1
		layer1_weight_tile_9_load : 1
		layer1_weight_tile_10_load : 1
	State 10
		tmp_8 : 1
		shl_ln74_6 : 2
		add_ln74_6 : 3
		sext_ln74_27 : 1
		mul_ln74_9 : 2
	State 11
		tmp_10 : 1
		shl_ln74_7 : 2
		add_ln74_7 : 3
		mul_ln74_10 : 1
		layer1_weight_tile_11_load : 1
		layer1_weight_tile_12_load : 1
	State 12
		tmp_11 : 1
		shl_ln74_8 : 2
		add_ln74_8 : 3
		sext_ln74_29 : 1
		mul_ln74_11 : 2
	State 13
		tmp_12 : 1
		shl_ln74_9 : 2
		add_ln74_9 : 3
		mul_ln74_12 : 1
		layer1_weight_tile_13_load : 1
		layer1_weight_tile_14_load : 1
	State 14
		tmp_13 : 1
		shl_ln74_s : 2
		add_ln74_10 : 3
		sext_ln74_31 : 1
		mul_ln74_13 : 2
	State 15
		tmp_14 : 1
		shl_ln74_10 : 2
		add_ln74_11 : 3
		mul_ln74_14 : 1
		layer1_weight_tile_15_load : 1
		layer1_weight_tile_16_load : 1
	State 16
		tmp_15 : 1
		shl_ln74_11 : 2
		add_ln74_12 : 3
		sext_ln74_33 : 1
		mul_ln74_15 : 2
	State 17
		tmp_16 : 1
		shl_ln74_12 : 2
		add_ln74_13 : 3
		mul_ln74_16 : 1
		layer1_weight_tile_17_load : 1
	State 18
		tmp_17 : 1
		shl_ln74_13 : 2
		add_ln74_14 : 3
		sext_ln74_35 : 1
		mul_ln74_17 : 2
	State 19
		add_ln70 : 1
		zext_ln70 : 2
		lshr_ln : 2
		tmp_18 : 1
		shl_ln74_14 : 2
		add_ln74_15 : 3
		layer1_bias_addr : 3
		layer1_bias_load : 4
	State 20
		tmp_19 : 1
		shl_ln74_15 : 2
		add_ln74_16 : 3
	State 21
		sum : 1
		trunc_ln1 : 1
		sum_2 : 2
		add_ln72 : 2
		icmp_ln14 : 3
	State 22
		layer1_output_addr : 1
		layer1_output_1_addr : 1
		layer1_output_2_addr : 1
		layer1_output_3_addr : 1
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln70_1_fu_652       |    0    |    0    |    11   |
|    add   |        add_ln70_fu_993        |    0    |    0    |    13   |
|          |         sum_2_fu_1071         |    0    |    0    |    23   |
|          |        add_ln72_fu_1077       |    0    |    0    |    22   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln70_fu_646       |    0    |    0    |    11   |
|          |       icmp_ln14_fu_1083       |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |          grp_fu_1106          |    1    |    0    |    0    |
|          |          grp_fu_1114          |    1    |    0    |    0    |
|          |          grp_fu_1122          |    1    |    0    |    0    |
|          |          grp_fu_1130          |    1    |    0    |    0    |
|          |          grp_fu_1138          |    1    |    0    |    0    |
|          |          grp_fu_1146          |    1    |    0    |    0    |
|          |          grp_fu_1154          |    1    |    0    |    0    |
|          |          grp_fu_1162          |    1    |    0    |    0    |
|  muladd  |          grp_fu_1170          |    1    |    0    |    0    |
|          |          grp_fu_1178          |    1    |    0    |    0    |
|          |          grp_fu_1186          |    1    |    0    |    0    |
|          |          grp_fu_1194          |    1    |    0    |    0    |
|          |          grp_fu_1202          |    1    |    0    |    0    |
|          |          grp_fu_1210          |    1    |    0    |    0    |
|          |          grp_fu_1218          |    1    |    0    |    0    |
|          |          grp_fu_1226          |    1    |    0    |    0    |
|          |          grp_fu_1234          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln14_fu_1096      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln74_fu_674        |    1    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          | sext_ln74_17_read_read_fu_146 |    0    |    0    |    0    |
|          | sext_ln74_16_read_read_fu_152 |    0    |    0    |    0    |
|          | sext_ln74_15_read_read_fu_158 |    0    |    0    |    0    |
|          | sext_ln74_14_read_read_fu_164 |    0    |    0    |    0    |
|          | sext_ln74_13_read_read_fu_170 |    0    |    0    |    0    |
|          | sext_ln74_12_read_read_fu_176 |    0    |    0    |    0    |
|          | sext_ln74_11_read_read_fu_182 |    0    |    0    |    0    |
|          | sext_ln74_10_read_read_fu_188 |    0    |    0    |    0    |
|          |  sext_ln74_9_read_read_fu_194 |    0    |    0    |    0    |
|   read   |  sext_ln74_8_read_read_fu_200 |    0    |    0    |    0    |
|          |  sext_ln74_7_read_read_fu_206 |    0    |    0    |    0    |
|          |  sext_ln74_6_read_read_fu_212 |    0    |    0    |    0    |
|          |  sext_ln74_5_read_read_fu_218 |    0    |    0    |    0    |
|          |  sext_ln74_4_read_read_fu_224 |    0    |    0    |    0    |
|          |  sext_ln74_3_read_read_fu_230 |    0    |    0    |    0    |
|          |  sext_ln74_2_read_read_fu_236 |    0    |    0    |    0    |
|          |  sext_ln74_1_read_read_fu_242 |    0    |    0    |    0    |
|          |   sext_ln74_read_read_fu_248  |    0    |    0    |    0    |
|          |     tile_read_read_fu_254     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    sext_ln74_17_cast_fu_559   |    0    |    0    |    0    |
|          |    sext_ln74_16_cast_fu_563   |    0    |    0    |    0    |
|          |    sext_ln74_15_cast_fu_567   |    0    |    0    |    0    |
|          |    sext_ln74_14_cast_fu_571   |    0    |    0    |    0    |
|          |    sext_ln74_13_cast_fu_575   |    0    |    0    |    0    |
|          |    sext_ln74_12_cast_fu_579   |    0    |    0    |    0    |
|          |    sext_ln74_11_cast_fu_583   |    0    |    0    |    0    |
|          |    sext_ln74_10_cast_fu_587   |    0    |    0    |    0    |
|          |    sext_ln74_9_cast_fu_591    |    0    |    0    |    0    |
|          |    sext_ln74_8_cast_fu_595    |    0    |    0    |    0    |
|          |    sext_ln74_7_cast_fu_599    |    0    |    0    |    0    |
|          |    sext_ln74_6_cast_fu_603    |    0    |    0    |    0    |
|          |    sext_ln74_5_cast_fu_607    |    0    |    0    |    0    |
|          |    sext_ln74_4_cast_fu_611    |    0    |    0    |    0    |
|          |    sext_ln74_3_cast_fu_615    |    0    |    0    |    0    |
|          |    sext_ln74_2_cast_fu_619    |    0    |    0    |    0    |
|          |    sext_ln74_1_cast_fu_623    |    0    |    0    |    0    |
|          |     sext_ln74_cast_fu_627     |    0    |    0    |    0    |
|   sext   |      sext_ln74_19_fu_667      |    0    |    0    |    0    |
|          |      sext_ln74_18_fu_671      |    0    |    0    |    0    |
|          |      sext_ln74_20_fu_689      |    0    |    0    |    0    |
|          |      sext_ln74_21_fu_699      |    0    |    0    |    0    |
|          |      sext_ln74_22_fu_720      |    0    |    0    |    0    |
|          |      sext_ln74_23_fu_740      |    0    |    0    |    0    |
|          |      sext_ln74_24_fu_761      |    0    |    0    |    0    |
|          |      sext_ln74_25_fu_781      |    0    |    0    |    0    |
|          |      sext_ln74_26_fu_802      |    0    |    0    |    0    |
|          |      sext_ln74_27_fu_822      |    0    |    0    |    0    |
|          |      sext_ln74_28_fu_843      |    0    |    0    |    0    |
|          |      sext_ln74_29_fu_863      |    0    |    0    |    0    |
|          |      sext_ln74_30_fu_884      |    0    |    0    |    0    |
|          |      sext_ln74_31_fu_904      |    0    |    0    |    0    |
|          |      sext_ln74_32_fu_925      |    0    |    0    |    0    |
|          |      sext_ln74_33_fu_945      |    0    |    0    |    0    |
|          |      sext_ln74_34_fu_966      |    0    |    0    |    0    |
|          |      sext_ln74_35_fu_986      |    0    |    0    |    0    |
|          |       sext_ln76_fu_1056       |    0    |    0    |    0    |
|          |      sext_ln76_1_fu_1068      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln70_2_fu_639      |    0    |    0    |    0    |
|   zext   |       zext_ln70_3_fu_990      |    0    |    0    |    0    |
|          |        zext_ln70_fu_998       |    0    |    0    |    0    |
|          |      zext_ln70_1_fu_1089      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln70_fu_658       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_679         |    0    |    0    |    0    |
|          |          tmp_s_fu_703         |    0    |    0    |    0    |
|          |          tmp_4_fu_723         |    0    |    0    |    0    |
|          |          tmp_5_fu_744         |    0    |    0    |    0    |
|          |          tmp_6_fu_764         |    0    |    0    |    0    |
|          |          tmp_7_fu_785         |    0    |    0    |    0    |
|          |          tmp_8_fu_805         |    0    |    0    |    0    |
|          |         tmp_10_fu_826         |    0    |    0    |    0    |
|          |         tmp_11_fu_846         |    0    |    0    |    0    |
|partselect|         tmp_12_fu_867         |    0    |    0    |    0    |
|          |         tmp_13_fu_887         |    0    |    0    |    0    |
|          |         tmp_14_fu_908         |    0    |    0    |    0    |
|          |         tmp_15_fu_928         |    0    |    0    |    0    |
|          |         tmp_16_fu_949         |    0    |    0    |    0    |
|          |         tmp_17_fu_969         |    0    |    0    |    0    |
|          |        lshr_ln_fu_1003        |    0    |    0    |    0    |
|          |         tmp_18_fu_1013        |    0    |    0    |    0    |
|          |         tmp_19_fu_1030        |    0    |    0    |    0    |
|          |          sum_fu_1047          |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1059       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_692         |    0    |    0    |    0    |
|          |       shl_ln74_1_fu_712       |    0    |    0    |    0    |
|          |       shl_ln74_2_fu_732       |    0    |    0    |    0    |
|          |       shl_ln74_3_fu_753       |    0    |    0    |    0    |
|          |       shl_ln74_4_fu_773       |    0    |    0    |    0    |
|          |       shl_ln74_5_fu_794       |    0    |    0    |    0    |
|          |       shl_ln74_6_fu_814       |    0    |    0    |    0    |
|          |       shl_ln74_7_fu_835       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln74_8_fu_855       |    0    |    0    |    0    |
|          |       shl_ln74_9_fu_876       |    0    |    0    |    0    |
|          |       shl_ln74_s_fu_896       |    0    |    0    |    0    |
|          |       shl_ln74_10_fu_917      |    0    |    0    |    0    |
|          |       shl_ln74_11_fu_937      |    0    |    0    |    0    |
|          |       shl_ln74_12_fu_958      |    0    |    0    |    0    |
|          |       shl_ln74_13_fu_978      |    0    |    0    |    0    |
|          |      shl_ln74_14_fu_1022      |    0    |    0    |    0    |
|          |      shl_ln74_15_fu_1039      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    18   |    0    |   124   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln72_reg_1703         |   15   |
|            i_1_reg_1243           |    3   |
|             i_reg_1345            |    3   |
|         icmp_ln14_reg_1708        |    1   |
|         icmp_ln70_reg_1369        |    1   |
|     layer1_bias_addr_reg_1687     |    5   |
|     layer1_bias_load_reg_1697     |   10   |
|layer1_weight_tile_10_addr_reg_1527|    2   |
|layer1_weight_tile_10_load_reg_1542|   12   |
|layer1_weight_tile_11_addr_reg_1557|    2   |
|layer1_weight_tile_12_addr_reg_1562|    2   |
|layer1_weight_tile_12_load_reg_1577|   12   |
|layer1_weight_tile_13_addr_reg_1592|    2   |
|layer1_weight_tile_14_addr_reg_1597|    2   |
|layer1_weight_tile_14_load_reg_1612|   12   |
|layer1_weight_tile_15_addr_reg_1627|    2   |
|layer1_weight_tile_16_addr_reg_1632|    2   |
|layer1_weight_tile_16_load_reg_1647|   12   |
|layer1_weight_tile_17_addr_reg_1662|    2   |
| layer1_weight_tile_1_addr_reg_1382|    2   |
| layer1_weight_tile_2_addr_reg_1387|    2   |
| layer1_weight_tile_2_load_reg_1402|   12   |
| layer1_weight_tile_3_addr_reg_1417|    2   |
| layer1_weight_tile_4_addr_reg_1422|    2   |
| layer1_weight_tile_4_load_reg_1437|   12   |
| layer1_weight_tile_5_addr_reg_1452|    2   |
| layer1_weight_tile_6_addr_reg_1457|    2   |
| layer1_weight_tile_6_load_reg_1472|   12   |
| layer1_weight_tile_7_addr_reg_1487|    2   |
| layer1_weight_tile_8_addr_reg_1492|    2   |
| layer1_weight_tile_8_load_reg_1507|   12   |
| layer1_weight_tile_9_addr_reg_1522|    2   |
|  layer1_weight_tile_addr_reg_1377 |    2   |
|  layer1_weight_tile_load_reg_1392 |   12   |
|          lshr_ln_reg_1677         |    3   |
|     sext_ln74_10_cast_reg_1290    |   24   |
|     sext_ln74_11_cast_reg_1285    |   24   |
|     sext_ln74_12_cast_reg_1280    |   24   |
|     sext_ln74_13_cast_reg_1275    |   24   |
|     sext_ln74_14_cast_reg_1270    |   24   |
|     sext_ln74_15_cast_reg_1265    |   24   |
|     sext_ln74_16_cast_reg_1260    |   24   |
|     sext_ln74_17_cast_reg_1255    |   24   |
|       sext_ln74_19_reg_1397       |   24   |
|     sext_ln74_1_cast_reg_1335     |   24   |
|       sext_ln74_20_reg_1412       |   24   |
|       sext_ln74_21_reg_1432       |   24   |
|       sext_ln74_22_reg_1447       |   24   |
|       sext_ln74_23_reg_1467       |   24   |
|       sext_ln74_24_reg_1482       |   24   |
|       sext_ln74_25_reg_1502       |   24   |
|       sext_ln74_26_reg_1517       |   24   |
|       sext_ln74_27_reg_1537       |   24   |
|       sext_ln74_28_reg_1552       |   24   |
|       sext_ln74_29_reg_1572       |   24   |
|     sext_ln74_2_cast_reg_1330     |   24   |
|       sext_ln74_30_reg_1587       |   24   |
|       sext_ln74_31_reg_1607       |   24   |
|       sext_ln74_32_reg_1622       |   24   |
|       sext_ln74_33_reg_1642       |   24   |
|       sext_ln74_34_reg_1657       |   24   |
|       sext_ln74_35_reg_1672       |   24   |
|     sext_ln74_3_cast_reg_1325     |   24   |
|     sext_ln74_4_cast_reg_1320     |   24   |
|     sext_ln74_5_cast_reg_1315     |   24   |
|     sext_ln74_6_cast_reg_1310     |   24   |
|     sext_ln74_7_cast_reg_1305     |   24   |
|     sext_ln74_8_cast_reg_1300     |   24   |
|     sext_ln74_9_cast_reg_1295     |   24   |
|      sext_ln74_cast_reg_1340      |   24   |
|        shl_ln74_10_reg_1617       |   24   |
|        shl_ln74_11_reg_1637       |   24   |
|        shl_ln74_12_reg_1652       |   24   |
|        shl_ln74_13_reg_1667       |   24   |
|        shl_ln74_14_reg_1682       |   24   |
|        shl_ln74_15_reg_1692       |   24   |
|        shl_ln74_1_reg_1442        |   24   |
|        shl_ln74_2_reg_1462        |   24   |
|        shl_ln74_3_reg_1477        |   24   |
|        shl_ln74_4_reg_1497        |   24   |
|        shl_ln74_5_reg_1512        |   24   |
|        shl_ln74_6_reg_1532        |   24   |
|        shl_ln74_7_reg_1547        |   24   |
|        shl_ln74_8_reg_1567        |   24   |
|        shl_ln74_9_reg_1582        |   24   |
|        shl_ln74_s_reg_1602        |   24   |
|          shl_ln_reg_1427          |   24   |
|         tile_read_reg_1250        |    5   |
|           tmp_9_reg_1407          |   16   |
|        trunc_ln70_reg_1373        |    2   |
|        zext_ln70_2_reg_1350       |   64   |
+-----------------------------------+--------+
|               Total               |  1520  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_267 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_293 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_332 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_345 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_371 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_397 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_410 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_423 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_436 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_449 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_462 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_475 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_488 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_501 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1106    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1114    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1122    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1130    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1138    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1146    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1154    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1162    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1170    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1178    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1186    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1194    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1202    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1210    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1218    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1226    |  p0  |   3  |  12  |   36   ||    13   |
|    grp_fu_1234    |  p0  |   3  |  12  |   36   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   694  || 58.5113 ||   392   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   58   |    -   |   392  |
|  Register |    -   |    -   |  1520  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   58   |  1520  |   516  |
+-----------+--------+--------+--------+--------+
