Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 18:37:28 2023
| Host         : LAPTOP-S2JGJMUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_wrap_timing_summary_routed.rpt -pb Top_wrap_timing_summary_routed.pb -rpx Top_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_wrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       216         
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1477)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (587)
5. checking no_input_delay (18)
6. checking no_output_delay (46)
7. checking multiple_clock (78)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1477)
---------------------------
 There are 202 register/latch pins with no clock driven by root clock pin: BTC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: BTU (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: SWs[13] (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: SWs[14] (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: SWs[15] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/aquire_f.lock_reg/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: divider_100Hz_clk/clk_out_reg/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: divider_10Hz_clk/clk_out_reg/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: divider_2Hz_clk/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: divider_7seg_disp_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (587)
--------------------------------------------------
 There are 587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (78)
-------------------------------
 There are 78 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.772        0.000                      0                  152        0.146        0.000                      0                  152        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_100MHz                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz    {0.000 5.000}        10.000          100.000         
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz         95.772        0.000                      0                  152        0.263        0.000                      0                  152       49.500        0.000                       0                    80  
  clkfbout_clk_wiz_10MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz_1       95.776        0.000                      0                  152        0.263        0.000                      0                  152       49.500        0.000                       0                    80  
  clkfbout_clk_wiz_10MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_10MHz_1  clk_out1_clk_wiz_10MHz         95.772        0.000                      0                  152        0.146        0.000                      0                  152  
clk_out1_clk_wiz_10MHz    clk_out1_clk_wiz_10MHz_1       95.772        0.000                      0                  152        0.146        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_out1_clk_wiz_10MHz                              
(none)                    clk_out1_clk_wiz_10MHz_1                            
(none)                    clkfbout_clk_wiz_10MHz                              
(none)                    clkfbout_clk_wiz_10MHz_1                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       95.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.274ns (33.943%)  route 2.479ns (66.057%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.252     2.849    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 95.772    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.058ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.274ns (36.751%)  route 2.193ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.965     2.562    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    98.496    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
                         clock pessimism              0.576    99.072    
                         clock uncertainty           -0.118    98.955    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.335    98.620    divider_100Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                         98.620    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                 96.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.337    divider_100Hz_clk/value_reg[7]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837    -0.836    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.492    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[15]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.105    -0.491    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.566    -0.598    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.337    divider_100Hz_clk/value_reg[3]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[0]_i_1__0_n_4
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.836    -0.837    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105    -0.493    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.338ns (82.969%)  route 0.069ns (17.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.069    -0.386    divider_100Hz_clk/value_reg[10]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.341 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.341    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.189 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.000    -0.189    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.130    -0.453    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.307    divider_2Hz_clk/value_reg[6]
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[4]_i_1__2_n_5
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.306    divider_2Hz_clk/value_reg[10]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[8]_i_1__2_n_5
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[14]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[12]_i_1__2_n_5
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[18]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[16]_i_1__1_n_5
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_2Hz_clk/value_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.307    divider_2Hz_clk/value_reg[2]
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[0]_i_1__2_n_5
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134    -0.463    divider_2Hz_clk/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_2Hz_clk/value_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    divider_2Hz_clk/value_reg[22]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  divider_2Hz_clk/value_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    divider_2Hz_clk/value_reg[20]_i_1_n_5
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134    -0.461    divider_2Hz_clk/value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  clkfbout_clk_wiz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.776ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.274ns (33.943%)  route 2.479ns (66.057%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.252     2.849    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.114    98.959    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.335    98.624    divider_100Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.624    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 95.776    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.114    98.959    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.624    divider_100Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.624    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.114    98.959    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.624    divider_100Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.624    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.114    98.959    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.624    divider_100Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.624    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.114    98.959    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.624    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.624    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.114    98.960    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.282    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.282    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.114    98.960    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.282    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.282    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.114    98.960    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.282    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.282    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.114    98.960    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.282    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.282    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.062ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.274ns (36.751%)  route 2.193ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.965     2.562    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    98.496    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
                         clock pessimism              0.576    99.072    
                         clock uncertainty           -0.114    98.958    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.335    98.623    divider_100Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                         98.623    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                 96.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.337    divider_100Hz_clk/value_reg[7]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837    -0.836    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.492    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[15]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.105    -0.491    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.566    -0.598    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.337    divider_100Hz_clk/value_reg[3]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[0]_i_1__0_n_4
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.836    -0.837    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105    -0.493    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.338ns (82.969%)  route 0.069ns (17.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.069    -0.386    divider_100Hz_clk/value_reg[10]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.341 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.341    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.189 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.000    -0.189    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.130    -0.453    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.307    divider_2Hz_clk/value_reg[6]
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[4]_i_1__2_n_5
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.306    divider_2Hz_clk/value_reg[10]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[8]_i_1__2_n_5
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[14]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[12]_i_1__2_n_5
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[18]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[16]_i_1__1_n_5
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.134    -0.462    divider_2Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_2Hz_clk/value_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.307    divider_2Hz_clk/value_reg[2]
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[0]_i_1__2_n_5
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134    -0.463    divider_2Hz_clk/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_2Hz_clk/value_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    divider_2Hz_clk/value_reg[22]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  divider_2Hz_clk/value_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    divider_2Hz_clk/value_reg[20]_i_1_n_5
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134    -0.461    divider_2Hz_clk/value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y89     divider_100Hz_clk/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y88     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y86     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y88     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y89     divider_100Hz_clk/value_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  clkfbout_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       95.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.274ns (33.943%)  route 2.479ns (66.057%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.252     2.849    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 95.772    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.058ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.274ns (36.751%)  route 2.193ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.965     2.562    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    98.496    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
                         clock pessimism              0.576    99.072    
                         clock uncertainty           -0.118    98.955    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.335    98.620    divider_100Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                         98.620    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                 96.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.337    divider_100Hz_clk/value_reg[7]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837    -0.836    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.118    -0.480    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.375    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[15]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.105    -0.374    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.566    -0.598    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.337    divider_100Hz_clk/value_reg[3]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[0]_i_1__0_n_4
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.836    -0.837    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.118    -0.481    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105    -0.376    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.338ns (82.969%)  route 0.069ns (17.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.069    -0.386    divider_100Hz_clk/value_reg[10]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.341 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.341    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.189 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.000    -0.189    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.118    -0.466    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.130    -0.336    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.307    divider_2Hz_clk/value_reg[6]
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[4]_i_1__2_n_5
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.306    divider_2Hz_clk/value_reg[10]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[8]_i_1__2_n_5
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[14]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[12]_i_1__2_n_5
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[18]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[16]_i_1__1_n_5
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_2Hz_clk/value_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.307    divider_2Hz_clk/value_reg[2]
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[0]_i_1__2_n_5
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.118    -0.480    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134    -0.346    divider_2Hz_clk/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_2Hz_clk/value_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    divider_2Hz_clk/value_reg[22]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  divider_2Hz_clk/value_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    divider_2Hz_clk/value_reg[20]_i_1_n_5
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134    -0.344    divider_2Hz_clk/value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.274ns (33.943%)  route 2.479ns (66.057%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.252     2.849    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y90         FDRE                                         r  divider_100Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 95.772    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.274ns (35.243%)  route 2.341ns (64.757%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.114     2.710    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    98.497    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.073    
                         clock uncertainty           -0.118    98.956    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.335    98.621    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 95.911    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.567ns (49.464%)  route 1.601ns (50.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.902    divider_10Hz_clk/clk_out1
    SLICE_X40Y92         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.331     0.455    divider_10Hz_clk/geqOp_carry_i_1__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.035 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.442 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=21, routed)          0.824     2.266    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    98.498    divider_10Hz_clk/clk_out1
    SLICE_X40Y95         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.074    
                         clock uncertainty           -0.118    98.957    
    SLICE_X40Y95         FDRE (Setup_fdre_C_R)       -0.678    98.279    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.058ns  (required time - arrival time)
  Source:                 divider_100Hz_clk/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.274ns (36.751%)  route 2.193ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.635    -0.905    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  divider_100Hz_clk/value_reg[0]/Q
                         net (fo=2, routed)           0.681     0.232    divider_100Hz_clk/value_reg[0]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.356 r  divider_100Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.546     0.902    divider_100Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.482 r  divider_100Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.482    divider_100Hz_clk/geqOp_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.596 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.965     2.562    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    98.496    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
                         clock pessimism              0.576    99.072    
                         clock uncertainty           -0.118    98.955    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.335    98.620    divider_100Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                         98.620    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                 96.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.337    divider_100Hz_clk/value_reg[7]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837    -0.836    divider_100Hz_clk/clk_out1
    SLICE_X37Y87         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.118    -0.480    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.375    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[15]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X37Y89         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.105    -0.374    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.566    -0.598    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.337    divider_100Hz_clk/value_reg[3]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  divider_100Hz_clk/value_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.229    divider_100Hz_clk/value_reg[0]_i_1__0_n_4
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.836    -0.837    divider_100Hz_clk/clk_out1
    SLICE_X37Y86         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.118    -0.481    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105    -0.376    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.338ns (82.969%)  route 0.069ns (17.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X37Y88         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.069    -0.386    divider_100Hz_clk/value_reg[10]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.341 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.341    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.189 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          0.000    -0.189    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.118    -0.466    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.130    -0.336    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.307    divider_2Hz_clk/value_reg[6]
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[4]_i_1__2_n_5
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y93         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.306    divider_2Hz_clk/value_reg[10]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[8]_i_1__2_n_5
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y94         FDRE                                         r  divider_2Hz_clk/value_reg[10]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[14]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[12]_i_1__2_n_5
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y95         FDRE                                         r  divider_2Hz_clk/value_reg[14]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  divider_2Hz_clk/value_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.306    divider_2Hz_clk/value_reg[18]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  divider_2Hz_clk/value_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.196    divider_2Hz_clk/value_reg[16]_i_1__1_n_5
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_2Hz_clk/clk_out1
    SLICE_X38Y96         FDRE                                         r  divider_2Hz_clk/value_reg[18]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.134    -0.345    divider_2Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_2Hz_clk/value_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.307    divider_2Hz_clk/value_reg[2]
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  divider_2Hz_clk/value_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.197    divider_2Hz_clk/value_reg[0]_i_1__2_n_5
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.839    -0.834    divider_2Hz_clk/clk_out1
    SLICE_X38Y92         FDRE                                         r  divider_2Hz_clk/value_reg[2]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.118    -0.480    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134    -0.346    divider_2Hz_clk/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_2Hz_clk/value_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    divider_2Hz_clk/value_reg[22]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  divider_2Hz_clk/value_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    divider_2Hz_clk/value_reg[20]_i_1_n_5
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_2Hz_clk/clk_out1
    SLICE_X38Y97         FDRE                                         r  divider_2Hz_clk/value_reg[22]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134    -0.344    divider_2Hz_clk/value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.149    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           633 Endpoints
Min Delay           633 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.322ns  (logic 6.380ns (47.892%)  route 6.942ns (52.108%))
  Logic Levels:           5  (LUT5=1 LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.499     3.953    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2_0[2]
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.077 r  Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           1.030     5.107    Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_3_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.231 r  Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.445     5.676    Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_2_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.800 r  Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_1/O
                         net (fo=26, routed)          3.968     9.768    LEDs_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.322 r  LEDs_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.322    LEDs[13]
    V14                                                               r  LEDs[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.262ns  (logic 6.643ns (50.091%)  route 6.619ns (49.909%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.222     3.676    Top_inst/Kontroler_0/douta[1]
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.800 r  Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           1.138     4.938    Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_4_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I0_O)        0.124     5.062 r  Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.062    Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_2_n_0
    SLICE_X36Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     5.274 r  Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_1/O
                         net (fo=25, routed)          4.259     9.533    LEDs_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.729    13.262 r  LEDs_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.262    LEDs[9]
    T15                                                               r  LEDs[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.965ns  (logic 6.254ns (48.237%)  route 6.711ns (51.763%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.446     3.900    Top_inst/ALU_inst/douta[2]
    SLICE_X52Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.024 r  Top_inst/ALU_inst/LEDs_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.930     4.954    Top_inst/Kontroler_0/JA_IOBUF[4]_inst_i_1
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  Top_inst/Kontroler_0/LEDs_OBUF[12]_inst_i_2/O
                         net (fo=22, routed)          4.335     9.413    LEDs_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.965 r  LEDs_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.965    LEDs[12]
    V15                                                               r  LEDs[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.878ns  (logic 6.233ns (48.404%)  route 6.644ns (51.596%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.290     3.744    Top_inst/ALU_inst/LEDs_OBUF[12]_inst_i_2_1[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I4_O)        0.124     3.868 r  Top_inst/ALU_inst/LEDs_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           1.155     5.023    Top_inst/Kontroler_0/result_reg[3]_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.147 r  Top_inst/Kontroler_0/LEDs_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          4.199     9.346    LEDs_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.878 r  LEDs_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.878    LEDs[11]
    T16                                                               r  LEDs[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 6.254ns (48.731%)  route 6.580ns (51.269%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.135     3.589    Top_inst/ALU_inst/LEDs_OBUF[12]_inst_i_2_1[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  Top_inst/ALU_inst/LEDs_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           1.490     5.203    Top_inst/Kontroler_0/storage_reg[2]
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  Top_inst/Kontroler_0/LEDs_OBUF[10]_inst_i_2/O
                         net (fo=21, routed)          3.955     9.282    LEDs_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.834 r  LEDs_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.834    LEDs[10]
    U14                                                               r  LEDs[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.831ns  (logic 5.265ns (41.035%)  route 7.566ns (58.965%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=2, routed)           3.970     5.494    divider_100Hz_clk/SWs_IBUF[2]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.618 r  divider_100Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     6.198    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.294 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=182, routed)         3.015     9.310    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.831 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.831    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.824ns  (logic 6.654ns (51.888%)  route 6.170ns (48.112%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.436     3.890    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2_0[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.014 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           1.181     5.195    Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_4_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.319 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.319    Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_2_n_0
    SLICE_X34Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     5.528 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_1/O
                         net (fo=26, routed)          3.553     9.081    LEDs_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.743    12.824 r  LEDs_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.824    LEDs[14]
    V12                                                               r  LEDs[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.622ns  (logic 6.637ns (52.579%)  route 5.985ns (47.421%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.443     3.897    Top_inst/Kontroler_0/douta[0]
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.021 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.794     4.815    Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_4_n_0
    SLICE_X37Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.939 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.939    Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_2_n_0
    SLICE_X37Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     5.151 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_1/O
                         net (fo=23, routed)          3.748     8.899    LEDs_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.723    12.622 r  LEDs_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.622    LEDs[8]
    V16                                                               r  LEDs[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.365ns  (logic 6.658ns (53.844%)  route 5.707ns (46.156%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.554     4.008    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2_0[4]
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.930     5.062    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_4_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.186 r  Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.186    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2_n_0
    SLICE_X33Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     5.398 r  Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_1/O
                         net (fo=25, routed)          3.223     8.621    LEDs_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.744    12.365 r  LEDs_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.365    LEDs[15]
    V11                                                               r  LEDs[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 4.130ns (33.778%)  route 8.097ns (66.222%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y33         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.436     3.890    Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_2_0[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.014 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           1.181     5.195    Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_4_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.319 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.319    Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_2_n_0
    SLICE_X34Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     5.528 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_1/O
                         net (fo=26, routed)          2.112     7.640    Top_inst/Kontroler_0/source_reg[2]_0[6]
    SLICE_X45Y83         LUT5 (Prop_lut5_I1_O)        0.297     7.937 r  Top_inst/Kontroler_0/flags[2]_i_11/O
                         net (fo=1, routed)           0.000     7.937    Top_inst/Register_A/result[4]_i_3[1]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.185 f  Top_inst/Register_A/flags_reg[2]_i_6/O[2]
                         net (fo=1, routed)           0.549     8.734    Top_inst/Kontroler_0/c0[5]
    SLICE_X45Y84         LUT5 (Prop_lut5_I0_O)        0.302     9.036 f  Top_inst/Kontroler_0/result[6]_i_3/O
                         net (fo=2, routed)           0.750     9.786    Top_inst/Kontroler_0/result[6]_i_3_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.910 f  Top_inst/Kontroler_0/flags[2]_i_9/O
                         net (fo=1, routed)           0.433    10.343    Top_inst/Kontroler_0/flags[2]_i_9_n_0
    SLICE_X45Y85         LUT4 (Prop_lut4_I2_O)        0.124    10.467 f  Top_inst/Kontroler_0/flags[2]_i_5/O
                         net (fo=1, routed)           0.741    11.208    Top_inst/Kontroler_0/flags[2]_i_5_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.332 r  Top_inst/Kontroler_0/flags[2]_i_1/O
                         net (fo=2, routed)           0.894    12.227    Top_inst/ALU_inst/D[2]
    SLICE_X44Y84         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=11, routed)          0.135     0.263    Top_inst/Register_inst/E[0]
    SLICE_X40Y80         FDCE                                         r  Top_inst/Register_inst/storage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=11, routed)          0.135     0.263    Top_inst/Register_inst/E[0]
    SLICE_X40Y80         FDCE                                         r  Top_inst/Register_inst/storage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=11, routed)          0.135     0.263    Top_inst/Register_inst/E[0]
    SLICE_X40Y80         FDCE                                         r  Top_inst/Register_inst/storage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/flags_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.219%)  route 0.133ns (44.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=15, routed)          0.133     0.297    Top_inst/ALU_inst/E[0]
    SLICE_X45Y82         FDRE                                         r  Top_inst/ALU_inst/flags_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/flags_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.219%)  route 0.133ns (44.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=15, routed)          0.133     0.297    Top_inst/ALU_inst/E[0]
    SLICE_X45Y82         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/result_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.219%)  route 0.133ns (44.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=15, routed)          0.133     0.297    Top_inst/ALU_inst/E[0]
    SLICE_X44Y82         FDRE                                         r  Top_inst/ALU_inst/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_logic_0/enabled_pr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[5]/C
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/enabled_pr_reg[5]/Q
                         net (fo=4, routed)           0.124     0.265    Top_inst/Kontroler_0/enabled_pr_reg[7]_2[5]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.310 r  Top_inst/Kontroler_0/enabled_pr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Top_inst/IO_logic_0/enabled_pr_reg[7]_0[5]
    SLICE_X29Y88         FDCE                                         r  Top_inst/IO_logic_0/enabled_pr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/input_logic_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/input_logic_0/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  Top_inst/input_logic_0/FSM_onehot_state_reg[2]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/input_logic_0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.091     0.219    Top_inst/input_logic_0/lock__0
    SLICE_X32Y81         LUT2 (Prop_lut2_I0_O)        0.099     0.318 r  Top_inst/input_logic_0/ready_i_1/O
                         net (fo=1, routed)           0.000     0.318    Top_inst/input_logic_0/ready_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  Top_inst/input_logic_0/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.128ns (39.833%)  route 0.193ns (60.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=11, routed)          0.193     0.321    Top_inst/Register_inst/E[0]
    SLICE_X34Y81         FDCE                                         r  Top_inst/Register_inst/storage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.128ns (39.833%)  route 0.193ns (60.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=11, routed)          0.193     0.321    Top_inst/Register_inst/E[0]
    SLICE_X34Y81         FDCE                                         r  Top_inst/Register_inst/storage_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_10Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.321ns (43.311%)  route 5.656ns (56.689%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X41Y95         FDRE                                         r  divider_10Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           1.040     0.596    divider_100Hz_clk/target_reg[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.124     0.720 f  divider_100Hz_clk/target[2]_i_7/O
                         net (fo=2, routed)           1.020     1.740    divider_100Hz_clk/target[2]_i_7_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.864 r  divider_100Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     2.444    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.540 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=182, routed)         3.015     5.555    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521     9.076 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.076    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_100Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.479ns (47.228%)  route 1.653ns (52.772%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           0.282    -0.173    divider_100Hz_clk/clk_out_reg_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.128 f  divider_100Hz_clk/target[2]_i_7/O
                         net (fo=2, routed)           0.410     0.282    divider_100Hz_clk/target[2]_i_7_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.327 r  divider_100Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     0.539    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.565 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=182, routed)         0.748     1.313    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.535 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     2.535    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_10Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.321ns (43.311%)  route 5.656ns (56.689%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X41Y95         FDRE                                         r  divider_10Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           1.040     0.596    divider_100Hz_clk/target_reg[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.124     0.720 f  divider_100Hz_clk/target[2]_i_7/O
                         net (fo=2, routed)           1.020     1.740    divider_100Hz_clk/target[2]_i_7_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.864 r  divider_100Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     2.444    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.540 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=182, routed)         3.015     5.555    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521     9.076 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.076    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_100Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.479ns (47.228%)  route 1.653ns (52.772%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X36Y88         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           0.282    -0.173    divider_100Hz_clk/clk_out_reg_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.128 f  divider_100Hz_clk/target[2]_i_7/O
                         net (fo=2, routed)           0.410     0.282    divider_100Hz_clk/target[2]_i_7_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.327 r  divider_100Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     0.539    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.565 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=182, routed)         0.748     1.313    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.535 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     2.535    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





