ðŸ“Œ 1. Title
      4 Bit ALU Physical Design Project using Synopsys Tools
________________________________________
ðŸ“Œ 2. Introduction
      â€¢	What is this project about?
      â€¢	Why did you choose RISC-V and PD?
      â€¢	What's unique or interesting about your implementation?
________________________________________
ðŸ“Œ 3. Tools Used
      â€¢	Design Compiler
      â€¢	ICC2
      â€¢	.lib, .sdc, .tcl files
      â€¢	Your machine setup (Linux, server, etc.)
________________________________________
ðŸ“Œ 4. Flow Summary
    â€¢	RTL to GDS flow steps you followed:
      o	RTL
      o	Synthesis
      o	Floor-planning
      o	Power-planning
      o	Placement
      o	CTS
      o	Routing
      o	Signoff
________________________________________
ðŸ“Œ 5. Key Commands / Scripts
      â€¢	Mentioned in DC & ICC2 folder
________________________________________
ðŸ“Œ 6. Results
      â€¢	Reports are in reports folder & screen-shorts in results folder
________________________________________
ðŸ“Œ 7. Challenges & Learnings
      â€¢	What didn't work at first?
      â€¢	What did you fix or figure out on your own?
________________________________________
ðŸ“Œ 8. Final Thoughts
      â€¢	How this project helped you grow
      â€¢	What's next? (e.g., integrating with SoC, more automation)
________________________________________

