set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[68:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[68:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[73:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem[79:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem[71:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem[13:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem[72:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem[9:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem[37:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem[11:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem[36:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem[11:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/BYTE_CNT_RAM/LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/CONFIG_RAM/LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/DEST_ADDR_RAM/LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/SRC_ADDR_RAM/LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache0/ram_cache}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache1/ram_cache}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {SRAM_AXI_0}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
