-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxGaussian3x3 is
port (
    src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_empty_n : IN STD_LOGIC;
    src_V_pixel_0_read : OUT STD_LOGIC;
    src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_empty_n : IN STD_LOGIC;
    src_V_pixel_1_read : OUT STD_LOGIC;
    src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_empty_n : IN STD_LOGIC;
    src_V_pixel_2_read : OUT STD_LOGIC;
    src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_empty_n : IN STD_LOGIC;
    src_V_pixel_3_read : OUT STD_LOGIC;
    src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_empty_n : IN STD_LOGIC;
    src_V_pixel_4_read : OUT STD_LOGIC;
    src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_empty_n : IN STD_LOGIC;
    src_V_pixel_5_read : OUT STD_LOGIC;
    src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_empty_n : IN STD_LOGIC;
    src_V_pixel_6_read : OUT STD_LOGIC;
    src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_empty_n : IN STD_LOGIC;
    src_V_pixel_7_read : OUT STD_LOGIC;
    src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_empty_n : IN STD_LOGIC;
    src_V_pixel_8_read : OUT STD_LOGIC;
    src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_empty_n : IN STD_LOGIC;
    src_V_pixel_9_read : OUT STD_LOGIC;
    src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_empty_n : IN STD_LOGIC;
    src_V_pixel_10_read : OUT STD_LOGIC;
    src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_empty_n : IN STD_LOGIC;
    src_V_pixel_11_read : OUT STD_LOGIC;
    src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_empty_n : IN STD_LOGIC;
    src_V_pixel_12_read : OUT STD_LOGIC;
    src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_empty_n : IN STD_LOGIC;
    src_V_pixel_13_read : OUT STD_LOGIC;
    src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_empty_n : IN STD_LOGIC;
    src_V_pixel_14_read : OUT STD_LOGIC;
    src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_empty_n : IN STD_LOGIC;
    src_V_pixel_15_read : OUT STD_LOGIC;
    src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_empty_n : IN STD_LOGIC;
    src_V_pixel_16_read : OUT STD_LOGIC;
    src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_empty_n : IN STD_LOGIC;
    src_V_pixel_17_read : OUT STD_LOGIC;
    src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_empty_n : IN STD_LOGIC;
    src_V_pixel_18_read : OUT STD_LOGIC;
    src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_empty_n : IN STD_LOGIC;
    src_V_pixel_19_read : OUT STD_LOGIC;
    src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_empty_n : IN STD_LOGIC;
    src_V_pixel_20_read : OUT STD_LOGIC;
    src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_empty_n : IN STD_LOGIC;
    src_V_pixel_21_read : OUT STD_LOGIC;
    src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_empty_n : IN STD_LOGIC;
    src_V_pixel_22_read : OUT STD_LOGIC;
    src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_empty_n : IN STD_LOGIC;
    src_V_pixel_23_read : OUT STD_LOGIC;
    src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_empty_n : IN STD_LOGIC;
    src_V_pixel_24_read : OUT STD_LOGIC;
    src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_empty_n : IN STD_LOGIC;
    src_V_pixel_25_read : OUT STD_LOGIC;
    src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_empty_n : IN STD_LOGIC;
    src_V_pixel_26_read : OUT STD_LOGIC;
    src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_empty_n : IN STD_LOGIC;
    src_V_pixel_27_read : OUT STD_LOGIC;
    src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_empty_n : IN STD_LOGIC;
    src_V_pixel_28_read : OUT STD_LOGIC;
    src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_empty_n : IN STD_LOGIC;
    src_V_pixel_29_read : OUT STD_LOGIC;
    src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_empty_n : IN STD_LOGIC;
    src_V_pixel_30_read : OUT STD_LOGIC;
    src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_empty_n : IN STD_LOGIC;
    src_V_pixel_31_read : OUT STD_LOGIC;
    src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_empty_n : IN STD_LOGIC;
    src_V_pixel_32_read : OUT STD_LOGIC;
    src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_empty_n : IN STD_LOGIC;
    src_V_pixel_33_read : OUT STD_LOGIC;
    src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_empty_n : IN STD_LOGIC;
    src_V_pixel_34_read : OUT STD_LOGIC;
    src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_empty_n : IN STD_LOGIC;
    src_V_pixel_35_read : OUT STD_LOGIC;
    src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_empty_n : IN STD_LOGIC;
    src_V_pixel_36_read : OUT STD_LOGIC;
    src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_empty_n : IN STD_LOGIC;
    src_V_pixel_37_read : OUT STD_LOGIC;
    src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_empty_n : IN STD_LOGIC;
    src_V_pixel_38_read : OUT STD_LOGIC;
    src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_empty_n : IN STD_LOGIC;
    src_V_pixel_39_read : OUT STD_LOGIC;
    src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_empty_n : IN STD_LOGIC;
    src_V_pixel_40_read : OUT STD_LOGIC;
    src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_empty_n : IN STD_LOGIC;
    src_V_pixel_41_read : OUT STD_LOGIC;
    src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_42_empty_n : IN STD_LOGIC;
    src_V_pixel_42_read : OUT STD_LOGIC;
    src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_43_empty_n : IN STD_LOGIC;
    src_V_pixel_43_read : OUT STD_LOGIC;
    src_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_44_empty_n : IN STD_LOGIC;
    src_V_pixel_44_read : OUT STD_LOGIC;
    src_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_45_empty_n : IN STD_LOGIC;
    src_V_pixel_45_read : OUT STD_LOGIC;
    src_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_46_empty_n : IN STD_LOGIC;
    src_V_pixel_46_read : OUT STD_LOGIC;
    src_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_47_empty_n : IN STD_LOGIC;
    src_V_pixel_47_read : OUT STD_LOGIC;
    src_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_48_empty_n : IN STD_LOGIC;
    src_V_pixel_48_read : OUT STD_LOGIC;
    src_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_49_empty_n : IN STD_LOGIC;
    src_V_pixel_49_read : OUT STD_LOGIC;
    src_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_50_empty_n : IN STD_LOGIC;
    src_V_pixel_50_read : OUT STD_LOGIC;
    src_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_51_empty_n : IN STD_LOGIC;
    src_V_pixel_51_read : OUT STD_LOGIC;
    src_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_52_empty_n : IN STD_LOGIC;
    src_V_pixel_52_read : OUT STD_LOGIC;
    src_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_53_empty_n : IN STD_LOGIC;
    src_V_pixel_53_read : OUT STD_LOGIC;
    src_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_54_empty_n : IN STD_LOGIC;
    src_V_pixel_54_read : OUT STD_LOGIC;
    src_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_55_empty_n : IN STD_LOGIC;
    src_V_pixel_55_read : OUT STD_LOGIC;
    src_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_56_empty_n : IN STD_LOGIC;
    src_V_pixel_56_read : OUT STD_LOGIC;
    src_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_57_empty_n : IN STD_LOGIC;
    src_V_pixel_57_read : OUT STD_LOGIC;
    src_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_58_empty_n : IN STD_LOGIC;
    src_V_pixel_58_read : OUT STD_LOGIC;
    src_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_59_empty_n : IN STD_LOGIC;
    src_V_pixel_59_read : OUT STD_LOGIC;
    src_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_60_empty_n : IN STD_LOGIC;
    src_V_pixel_60_read : OUT STD_LOGIC;
    src_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_61_empty_n : IN STD_LOGIC;
    src_V_pixel_61_read : OUT STD_LOGIC;
    src_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_62_empty_n : IN STD_LOGIC;
    src_V_pixel_62_read : OUT STD_LOGIC;
    src_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_63_empty_n : IN STD_LOGIC;
    src_V_pixel_63_read : OUT STD_LOGIC;
    src_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_64_empty_n : IN STD_LOGIC;
    src_V_pixel_64_read : OUT STD_LOGIC;
    src_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_65_empty_n : IN STD_LOGIC;
    src_V_pixel_65_read : OUT STD_LOGIC;
    src_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_66_empty_n : IN STD_LOGIC;
    src_V_pixel_66_read : OUT STD_LOGIC;
    src_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_67_empty_n : IN STD_LOGIC;
    src_V_pixel_67_read : OUT STD_LOGIC;
    src_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_68_empty_n : IN STD_LOGIC;
    src_V_pixel_68_read : OUT STD_LOGIC;
    src_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_69_empty_n : IN STD_LOGIC;
    src_V_pixel_69_read : OUT STD_LOGIC;
    src_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_70_empty_n : IN STD_LOGIC;
    src_V_pixel_70_read : OUT STD_LOGIC;
    src_V_pixel_71_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_71_empty_n : IN STD_LOGIC;
    src_V_pixel_71_read : OUT STD_LOGIC;
    src_V_pixel_72_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_72_empty_n : IN STD_LOGIC;
    src_V_pixel_72_read : OUT STD_LOGIC;
    dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_0_full_n : IN STD_LOGIC;
    dst_V_pixel_0_write : OUT STD_LOGIC;
    dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_1_full_n : IN STD_LOGIC;
    dst_V_pixel_1_write : OUT STD_LOGIC;
    dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_2_full_n : IN STD_LOGIC;
    dst_V_pixel_2_write : OUT STD_LOGIC;
    dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_3_full_n : IN STD_LOGIC;
    dst_V_pixel_3_write : OUT STD_LOGIC;
    dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_4_full_n : IN STD_LOGIC;
    dst_V_pixel_4_write : OUT STD_LOGIC;
    dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_5_full_n : IN STD_LOGIC;
    dst_V_pixel_5_write : OUT STD_LOGIC;
    dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_6_full_n : IN STD_LOGIC;
    dst_V_pixel_6_write : OUT STD_LOGIC;
    dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_7_full_n : IN STD_LOGIC;
    dst_V_pixel_7_write : OUT STD_LOGIC;
    dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_8_full_n : IN STD_LOGIC;
    dst_V_pixel_8_write : OUT STD_LOGIC;
    dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_9_full_n : IN STD_LOGIC;
    dst_V_pixel_9_write : OUT STD_LOGIC;
    dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_10_full_n : IN STD_LOGIC;
    dst_V_pixel_10_write : OUT STD_LOGIC;
    dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_11_full_n : IN STD_LOGIC;
    dst_V_pixel_11_write : OUT STD_LOGIC;
    dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_12_full_n : IN STD_LOGIC;
    dst_V_pixel_12_write : OUT STD_LOGIC;
    dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_13_full_n : IN STD_LOGIC;
    dst_V_pixel_13_write : OUT STD_LOGIC;
    dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_14_full_n : IN STD_LOGIC;
    dst_V_pixel_14_write : OUT STD_LOGIC;
    dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_15_full_n : IN STD_LOGIC;
    dst_V_pixel_15_write : OUT STD_LOGIC;
    dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_16_full_n : IN STD_LOGIC;
    dst_V_pixel_16_write : OUT STD_LOGIC;
    dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_17_full_n : IN STD_LOGIC;
    dst_V_pixel_17_write : OUT STD_LOGIC;
    dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_18_full_n : IN STD_LOGIC;
    dst_V_pixel_18_write : OUT STD_LOGIC;
    dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_19_full_n : IN STD_LOGIC;
    dst_V_pixel_19_write : OUT STD_LOGIC;
    dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_20_full_n : IN STD_LOGIC;
    dst_V_pixel_20_write : OUT STD_LOGIC;
    dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_21_full_n : IN STD_LOGIC;
    dst_V_pixel_21_write : OUT STD_LOGIC;
    dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_22_full_n : IN STD_LOGIC;
    dst_V_pixel_22_write : OUT STD_LOGIC;
    dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_23_full_n : IN STD_LOGIC;
    dst_V_pixel_23_write : OUT STD_LOGIC;
    dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_24_full_n : IN STD_LOGIC;
    dst_V_pixel_24_write : OUT STD_LOGIC;
    dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_25_full_n : IN STD_LOGIC;
    dst_V_pixel_25_write : OUT STD_LOGIC;
    dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_26_full_n : IN STD_LOGIC;
    dst_V_pixel_26_write : OUT STD_LOGIC;
    dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_27_full_n : IN STD_LOGIC;
    dst_V_pixel_27_write : OUT STD_LOGIC;
    dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_28_full_n : IN STD_LOGIC;
    dst_V_pixel_28_write : OUT STD_LOGIC;
    dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_29_full_n : IN STD_LOGIC;
    dst_V_pixel_29_write : OUT STD_LOGIC;
    dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_30_full_n : IN STD_LOGIC;
    dst_V_pixel_30_write : OUT STD_LOGIC;
    dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_31_full_n : IN STD_LOGIC;
    dst_V_pixel_31_write : OUT STD_LOGIC;
    dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_32_full_n : IN STD_LOGIC;
    dst_V_pixel_32_write : OUT STD_LOGIC;
    dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_33_full_n : IN STD_LOGIC;
    dst_V_pixel_33_write : OUT STD_LOGIC;
    dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_34_full_n : IN STD_LOGIC;
    dst_V_pixel_34_write : OUT STD_LOGIC;
    dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_35_full_n : IN STD_LOGIC;
    dst_V_pixel_35_write : OUT STD_LOGIC;
    dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_36_full_n : IN STD_LOGIC;
    dst_V_pixel_36_write : OUT STD_LOGIC;
    dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_37_full_n : IN STD_LOGIC;
    dst_V_pixel_37_write : OUT STD_LOGIC;
    dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_38_full_n : IN STD_LOGIC;
    dst_V_pixel_38_write : OUT STD_LOGIC;
    dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_39_full_n : IN STD_LOGIC;
    dst_V_pixel_39_write : OUT STD_LOGIC;
    dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_40_full_n : IN STD_LOGIC;
    dst_V_pixel_40_write : OUT STD_LOGIC;
    dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_41_full_n : IN STD_LOGIC;
    dst_V_pixel_41_write : OUT STD_LOGIC;
    dst_V_pixel_42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_42_full_n : IN STD_LOGIC;
    dst_V_pixel_42_write : OUT STD_LOGIC;
    dst_V_pixel_43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_43_full_n : IN STD_LOGIC;
    dst_V_pixel_43_write : OUT STD_LOGIC;
    dst_V_pixel_44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_44_full_n : IN STD_LOGIC;
    dst_V_pixel_44_write : OUT STD_LOGIC;
    dst_V_pixel_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_45_full_n : IN STD_LOGIC;
    dst_V_pixel_45_write : OUT STD_LOGIC;
    dst_V_pixel_46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_46_full_n : IN STD_LOGIC;
    dst_V_pixel_46_write : OUT STD_LOGIC;
    dst_V_pixel_47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_47_full_n : IN STD_LOGIC;
    dst_V_pixel_47_write : OUT STD_LOGIC;
    dst_V_pixel_48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_48_full_n : IN STD_LOGIC;
    dst_V_pixel_48_write : OUT STD_LOGIC;
    dst_V_pixel_49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_49_full_n : IN STD_LOGIC;
    dst_V_pixel_49_write : OUT STD_LOGIC;
    dst_V_pixel_50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_50_full_n : IN STD_LOGIC;
    dst_V_pixel_50_write : OUT STD_LOGIC;
    dst_V_pixel_51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_51_full_n : IN STD_LOGIC;
    dst_V_pixel_51_write : OUT STD_LOGIC;
    dst_V_pixel_52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_52_full_n : IN STD_LOGIC;
    dst_V_pixel_52_write : OUT STD_LOGIC;
    dst_V_pixel_53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_53_full_n : IN STD_LOGIC;
    dst_V_pixel_53_write : OUT STD_LOGIC;
    dst_V_pixel_54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_54_full_n : IN STD_LOGIC;
    dst_V_pixel_54_write : OUT STD_LOGIC;
    dst_V_pixel_55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_55_full_n : IN STD_LOGIC;
    dst_V_pixel_55_write : OUT STD_LOGIC;
    dst_V_pixel_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_56_full_n : IN STD_LOGIC;
    dst_V_pixel_56_write : OUT STD_LOGIC;
    dst_V_pixel_57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_57_full_n : IN STD_LOGIC;
    dst_V_pixel_57_write : OUT STD_LOGIC;
    dst_V_pixel_58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_58_full_n : IN STD_LOGIC;
    dst_V_pixel_58_write : OUT STD_LOGIC;
    dst_V_pixel_59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_59_full_n : IN STD_LOGIC;
    dst_V_pixel_59_write : OUT STD_LOGIC;
    dst_V_pixel_60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_60_full_n : IN STD_LOGIC;
    dst_V_pixel_60_write : OUT STD_LOGIC;
    dst_V_pixel_61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_61_full_n : IN STD_LOGIC;
    dst_V_pixel_61_write : OUT STD_LOGIC;
    dst_V_pixel_62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_62_full_n : IN STD_LOGIC;
    dst_V_pixel_62_write : OUT STD_LOGIC;
    dst_V_pixel_63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_63_full_n : IN STD_LOGIC;
    dst_V_pixel_63_write : OUT STD_LOGIC;
    dst_V_pixel_64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_64_full_n : IN STD_LOGIC;
    dst_V_pixel_64_write : OUT STD_LOGIC;
    dst_V_pixel_65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_65_full_n : IN STD_LOGIC;
    dst_V_pixel_65_write : OUT STD_LOGIC;
    dst_V_pixel_66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_66_full_n : IN STD_LOGIC;
    dst_V_pixel_66_write : OUT STD_LOGIC;
    dst_V_pixel_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_67_full_n : IN STD_LOGIC;
    dst_V_pixel_67_write : OUT STD_LOGIC;
    dst_V_pixel_68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_68_full_n : IN STD_LOGIC;
    dst_V_pixel_68_write : OUT STD_LOGIC;
    dst_V_pixel_69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_69_full_n : IN STD_LOGIC;
    dst_V_pixel_69_write : OUT STD_LOGIC;
    dst_V_pixel_70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_70_full_n : IN STD_LOGIC;
    dst_V_pixel_70_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxGaussian3x3 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal Sobel_upstrm2downstrm_input_array103_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel71_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel72_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_conv3x3_tile_strm104_U0_ap_done : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_ap_continue : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_ap_idle : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_ap_ready : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel71_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_src_V_pixel72_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_downstrm2upstrm_output_array10_1_U0_ap_done : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_ap_continue : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_ap_idle : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_ap_ready : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_write : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_42_full_n : STD_LOGIC;
    signal strm_in_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_42_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_43_full_n : STD_LOGIC;
    signal strm_in_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_43_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_44_full_n : STD_LOGIC;
    signal strm_in_V_pixel_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_44_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_45_full_n : STD_LOGIC;
    signal strm_in_V_pixel_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_45_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_46_full_n : STD_LOGIC;
    signal strm_in_V_pixel_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_46_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_47_full_n : STD_LOGIC;
    signal strm_in_V_pixel_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_47_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_48_full_n : STD_LOGIC;
    signal strm_in_V_pixel_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_48_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_49_full_n : STD_LOGIC;
    signal strm_in_V_pixel_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_49_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_50_full_n : STD_LOGIC;
    signal strm_in_V_pixel_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_50_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_51_full_n : STD_LOGIC;
    signal strm_in_V_pixel_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_51_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_52_full_n : STD_LOGIC;
    signal strm_in_V_pixel_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_52_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_53_full_n : STD_LOGIC;
    signal strm_in_V_pixel_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_53_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_54_full_n : STD_LOGIC;
    signal strm_in_V_pixel_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_54_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_55_full_n : STD_LOGIC;
    signal strm_in_V_pixel_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_55_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_56_full_n : STD_LOGIC;
    signal strm_in_V_pixel_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_56_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_57_full_n : STD_LOGIC;
    signal strm_in_V_pixel_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_57_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_58_full_n : STD_LOGIC;
    signal strm_in_V_pixel_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_58_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_59_full_n : STD_LOGIC;
    signal strm_in_V_pixel_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_59_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_60_full_n : STD_LOGIC;
    signal strm_in_V_pixel_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_60_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_61_full_n : STD_LOGIC;
    signal strm_in_V_pixel_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_61_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_62_full_n : STD_LOGIC;
    signal strm_in_V_pixel_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_62_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_63_full_n : STD_LOGIC;
    signal strm_in_V_pixel_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_63_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_64_full_n : STD_LOGIC;
    signal strm_in_V_pixel_64_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_64_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_65_full_n : STD_LOGIC;
    signal strm_in_V_pixel_65_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_65_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_66_full_n : STD_LOGIC;
    signal strm_in_V_pixel_66_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_66_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_67_full_n : STD_LOGIC;
    signal strm_in_V_pixel_67_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_67_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_68_full_n : STD_LOGIC;
    signal strm_in_V_pixel_68_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_68_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_69_full_n : STD_LOGIC;
    signal strm_in_V_pixel_69_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_69_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_70_full_n : STD_LOGIC;
    signal strm_in_V_pixel_70_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_70_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_71_full_n : STD_LOGIC;
    signal strm_in_V_pixel_71_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_71_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_72_full_n : STD_LOGIC;
    signal strm_in_V_pixel_72_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_72_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_0_full_n : STD_LOGIC;
    signal strm_out_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_1_full_n : STD_LOGIC;
    signal strm_out_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_2_full_n : STD_LOGIC;
    signal strm_out_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_3_full_n : STD_LOGIC;
    signal strm_out_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_4_full_n : STD_LOGIC;
    signal strm_out_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_5_full_n : STD_LOGIC;
    signal strm_out_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_6_full_n : STD_LOGIC;
    signal strm_out_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_7_full_n : STD_LOGIC;
    signal strm_out_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_8_full_n : STD_LOGIC;
    signal strm_out_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_9_full_n : STD_LOGIC;
    signal strm_out_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_10_full_n : STD_LOGIC;
    signal strm_out_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_11_full_n : STD_LOGIC;
    signal strm_out_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_12_full_n : STD_LOGIC;
    signal strm_out_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_13_full_n : STD_LOGIC;
    signal strm_out_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_14_full_n : STD_LOGIC;
    signal strm_out_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_15_full_n : STD_LOGIC;
    signal strm_out_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_16_full_n : STD_LOGIC;
    signal strm_out_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_17_full_n : STD_LOGIC;
    signal strm_out_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_18_full_n : STD_LOGIC;
    signal strm_out_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_19_full_n : STD_LOGIC;
    signal strm_out_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_20_full_n : STD_LOGIC;
    signal strm_out_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_21_full_n : STD_LOGIC;
    signal strm_out_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_22_full_n : STD_LOGIC;
    signal strm_out_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_23_full_n : STD_LOGIC;
    signal strm_out_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_24_full_n : STD_LOGIC;
    signal strm_out_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_25_full_n : STD_LOGIC;
    signal strm_out_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_26_full_n : STD_LOGIC;
    signal strm_out_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_27_full_n : STD_LOGIC;
    signal strm_out_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_28_full_n : STD_LOGIC;
    signal strm_out_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_29_full_n : STD_LOGIC;
    signal strm_out_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_30_full_n : STD_LOGIC;
    signal strm_out_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_31_full_n : STD_LOGIC;
    signal strm_out_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_32_full_n : STD_LOGIC;
    signal strm_out_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_33_full_n : STD_LOGIC;
    signal strm_out_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_34_full_n : STD_LOGIC;
    signal strm_out_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_35_full_n : STD_LOGIC;
    signal strm_out_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_36_full_n : STD_LOGIC;
    signal strm_out_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_37_full_n : STD_LOGIC;
    signal strm_out_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_38_full_n : STD_LOGIC;
    signal strm_out_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_39_full_n : STD_LOGIC;
    signal strm_out_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_40_full_n : STD_LOGIC;
    signal strm_out_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_41_full_n : STD_LOGIC;
    signal strm_out_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_42_full_n : STD_LOGIC;
    signal strm_out_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_42_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_43_full_n : STD_LOGIC;
    signal strm_out_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_43_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_44_full_n : STD_LOGIC;
    signal strm_out_V_pixel_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_44_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_45_full_n : STD_LOGIC;
    signal strm_out_V_pixel_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_45_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_46_full_n : STD_LOGIC;
    signal strm_out_V_pixel_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_46_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_47_full_n : STD_LOGIC;
    signal strm_out_V_pixel_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_47_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_48_full_n : STD_LOGIC;
    signal strm_out_V_pixel_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_48_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_49_full_n : STD_LOGIC;
    signal strm_out_V_pixel_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_49_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_50_full_n : STD_LOGIC;
    signal strm_out_V_pixel_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_50_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_51_full_n : STD_LOGIC;
    signal strm_out_V_pixel_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_51_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_52_full_n : STD_LOGIC;
    signal strm_out_V_pixel_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_52_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_53_full_n : STD_LOGIC;
    signal strm_out_V_pixel_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_53_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_54_full_n : STD_LOGIC;
    signal strm_out_V_pixel_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_54_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_55_full_n : STD_LOGIC;
    signal strm_out_V_pixel_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_55_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_56_full_n : STD_LOGIC;
    signal strm_out_V_pixel_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_56_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_57_full_n : STD_LOGIC;
    signal strm_out_V_pixel_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_57_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_58_full_n : STD_LOGIC;
    signal strm_out_V_pixel_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_58_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_59_full_n : STD_LOGIC;
    signal strm_out_V_pixel_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_59_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_60_full_n : STD_LOGIC;
    signal strm_out_V_pixel_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_60_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_61_full_n : STD_LOGIC;
    signal strm_out_V_pixel_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_61_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_62_full_n : STD_LOGIC;
    signal strm_out_V_pixel_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_62_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_63_full_n : STD_LOGIC;
    signal strm_out_V_pixel_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_63_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_64_full_n : STD_LOGIC;
    signal strm_out_V_pixel_64_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_64_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_65_full_n : STD_LOGIC;
    signal strm_out_V_pixel_65_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_65_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_66_full_n : STD_LOGIC;
    signal strm_out_V_pixel_66_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_66_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_67_full_n : STD_LOGIC;
    signal strm_out_V_pixel_67_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_67_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_68_full_n : STD_LOGIC;
    signal strm_out_V_pixel_68_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_68_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_69_full_n : STD_LOGIC;
    signal strm_out_V_pixel_69_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_69_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_70_full_n : STD_LOGIC;
    signal strm_out_V_pixel_70_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_70_empty_n : STD_LOGIC;
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_sig_hs_ready : STD_LOGIC;

    component Sobel_upstrm2downstrm_input_array103 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        src_V_pixel71_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel71_empty_n : IN STD_LOGIC;
        src_V_pixel71_read : OUT STD_LOGIC;
        src_V_pixel72_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel72_empty_n : IN STD_LOGIC;
        src_V_pixel72_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC;
        dst_V_pixel87_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_full_n : IN STD_LOGIC;
        dst_V_pixel87_write : OUT STD_LOGIC;
        dst_V_pixel88_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_full_n : IN STD_LOGIC;
        dst_V_pixel88_write : OUT STD_LOGIC;
        dst_V_pixel89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_full_n : IN STD_LOGIC;
        dst_V_pixel89_write : OUT STD_LOGIC;
        dst_V_pixel90_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_full_n : IN STD_LOGIC;
        dst_V_pixel90_write : OUT STD_LOGIC;
        dst_V_pixel91_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_full_n : IN STD_LOGIC;
        dst_V_pixel91_write : OUT STD_LOGIC;
        dst_V_pixel92_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_full_n : IN STD_LOGIC;
        dst_V_pixel92_write : OUT STD_LOGIC;
        dst_V_pixel93_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_full_n : IN STD_LOGIC;
        dst_V_pixel93_write : OUT STD_LOGIC;
        dst_V_pixel94_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_full_n : IN STD_LOGIC;
        dst_V_pixel94_write : OUT STD_LOGIC;
        dst_V_pixel95_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_full_n : IN STD_LOGIC;
        dst_V_pixel95_write : OUT STD_LOGIC;
        dst_V_pixel96_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_full_n : IN STD_LOGIC;
        dst_V_pixel96_write : OUT STD_LOGIC;
        dst_V_pixel97_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_full_n : IN STD_LOGIC;
        dst_V_pixel97_write : OUT STD_LOGIC;
        dst_V_pixel98_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_full_n : IN STD_LOGIC;
        dst_V_pixel98_write : OUT STD_LOGIC;
        dst_V_pixel99_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_full_n : IN STD_LOGIC;
        dst_V_pixel99_write : OUT STD_LOGIC;
        dst_V_pixel100_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_full_n : IN STD_LOGIC;
        dst_V_pixel100_write : OUT STD_LOGIC;
        dst_V_pixel101_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_full_n : IN STD_LOGIC;
        dst_V_pixel101_write : OUT STD_LOGIC;
        dst_V_pixel102_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_full_n : IN STD_LOGIC;
        dst_V_pixel102_write : OUT STD_LOGIC;
        dst_V_pixel103_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_full_n : IN STD_LOGIC;
        dst_V_pixel103_write : OUT STD_LOGIC;
        dst_V_pixel104_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_full_n : IN STD_LOGIC;
        dst_V_pixel104_write : OUT STD_LOGIC;
        dst_V_pixel105_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_full_n : IN STD_LOGIC;
        dst_V_pixel105_write : OUT STD_LOGIC;
        dst_V_pixel106_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_full_n : IN STD_LOGIC;
        dst_V_pixel106_write : OUT STD_LOGIC;
        dst_V_pixel107_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_full_n : IN STD_LOGIC;
        dst_V_pixel107_write : OUT STD_LOGIC;
        dst_V_pixel108_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_full_n : IN STD_LOGIC;
        dst_V_pixel108_write : OUT STD_LOGIC;
        dst_V_pixel109_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_full_n : IN STD_LOGIC;
        dst_V_pixel109_write : OUT STD_LOGIC;
        dst_V_pixel110_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_full_n : IN STD_LOGIC;
        dst_V_pixel110_write : OUT STD_LOGIC;
        dst_V_pixel111_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_full_n : IN STD_LOGIC;
        dst_V_pixel111_write : OUT STD_LOGIC;
        dst_V_pixel112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_full_n : IN STD_LOGIC;
        dst_V_pixel112_write : OUT STD_LOGIC;
        dst_V_pixel113_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_full_n : IN STD_LOGIC;
        dst_V_pixel113_write : OUT STD_LOGIC;
        dst_V_pixel114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_full_n : IN STD_LOGIC;
        dst_V_pixel114_write : OUT STD_LOGIC;
        dst_V_pixel115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_full_n : IN STD_LOGIC;
        dst_V_pixel115_write : OUT STD_LOGIC;
        dst_V_pixel116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_full_n : IN STD_LOGIC;
        dst_V_pixel116_write : OUT STD_LOGIC;
        dst_V_pixel117_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_full_n : IN STD_LOGIC;
        dst_V_pixel117_write : OUT STD_LOGIC;
        dst_V_pixel118_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_full_n : IN STD_LOGIC;
        dst_V_pixel118_write : OUT STD_LOGIC;
        dst_V_pixel119_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_full_n : IN STD_LOGIC;
        dst_V_pixel119_write : OUT STD_LOGIC;
        dst_V_pixel120_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_full_n : IN STD_LOGIC;
        dst_V_pixel120_write : OUT STD_LOGIC;
        dst_V_pixel121_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_full_n : IN STD_LOGIC;
        dst_V_pixel121_write : OUT STD_LOGIC;
        dst_V_pixel122_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_full_n : IN STD_LOGIC;
        dst_V_pixel122_write : OUT STD_LOGIC;
        dst_V_pixel123_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_full_n : IN STD_LOGIC;
        dst_V_pixel123_write : OUT STD_LOGIC;
        dst_V_pixel124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_full_n : IN STD_LOGIC;
        dst_V_pixel124_write : OUT STD_LOGIC;
        dst_V_pixel125_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_full_n : IN STD_LOGIC;
        dst_V_pixel125_write : OUT STD_LOGIC;
        dst_V_pixel126_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_full_n : IN STD_LOGIC;
        dst_V_pixel126_write : OUT STD_LOGIC;
        dst_V_pixel127_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_full_n : IN STD_LOGIC;
        dst_V_pixel127_write : OUT STD_LOGIC;
        dst_V_pixel128_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_full_n : IN STD_LOGIC;
        dst_V_pixel128_write : OUT STD_LOGIC;
        dst_V_pixel129_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_full_n : IN STD_LOGIC;
        dst_V_pixel129_write : OUT STD_LOGIC;
        dst_V_pixel130_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_full_n : IN STD_LOGIC;
        dst_V_pixel130_write : OUT STD_LOGIC;
        dst_V_pixel131_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_full_n : IN STD_LOGIC;
        dst_V_pixel131_write : OUT STD_LOGIC;
        dst_V_pixel132_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_full_n : IN STD_LOGIC;
        dst_V_pixel132_write : OUT STD_LOGIC;
        dst_V_pixel133_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_full_n : IN STD_LOGIC;
        dst_V_pixel133_write : OUT STD_LOGIC;
        dst_V_pixel134_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_full_n : IN STD_LOGIC;
        dst_V_pixel134_write : OUT STD_LOGIC;
        dst_V_pixel135_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_full_n : IN STD_LOGIC;
        dst_V_pixel135_write : OUT STD_LOGIC;
        dst_V_pixel136_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_full_n : IN STD_LOGIC;
        dst_V_pixel136_write : OUT STD_LOGIC;
        dst_V_pixel137_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_full_n : IN STD_LOGIC;
        dst_V_pixel137_write : OUT STD_LOGIC;
        dst_V_pixel138_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_full_n : IN STD_LOGIC;
        dst_V_pixel138_write : OUT STD_LOGIC;
        dst_V_pixel139_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_full_n : IN STD_LOGIC;
        dst_V_pixel139_write : OUT STD_LOGIC;
        dst_V_pixel140_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_full_n : IN STD_LOGIC;
        dst_V_pixel140_write : OUT STD_LOGIC;
        dst_V_pixel141_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel141_full_n : IN STD_LOGIC;
        dst_V_pixel141_write : OUT STD_LOGIC;
        dst_V_pixel142_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel142_full_n : IN STD_LOGIC;
        dst_V_pixel142_write : OUT STD_LOGIC;
        dst_V_pixel143_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel143_full_n : IN STD_LOGIC;
        dst_V_pixel143_write : OUT STD_LOGIC;
        dst_V_pixel144_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel144_full_n : IN STD_LOGIC;
        dst_V_pixel144_write : OUT STD_LOGIC );
    end component;


    component Sobel_conv3x3_tile_strm104 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        src_V_pixel71_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel71_empty_n : IN STD_LOGIC;
        src_V_pixel71_read : OUT STD_LOGIC;
        src_V_pixel72_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel72_empty_n : IN STD_LOGIC;
        src_V_pixel72_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC;
        dst_V_pixel87_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_full_n : IN STD_LOGIC;
        dst_V_pixel87_write : OUT STD_LOGIC;
        dst_V_pixel88_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_full_n : IN STD_LOGIC;
        dst_V_pixel88_write : OUT STD_LOGIC;
        dst_V_pixel89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_full_n : IN STD_LOGIC;
        dst_V_pixel89_write : OUT STD_LOGIC;
        dst_V_pixel90_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_full_n : IN STD_LOGIC;
        dst_V_pixel90_write : OUT STD_LOGIC;
        dst_V_pixel91_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_full_n : IN STD_LOGIC;
        dst_V_pixel91_write : OUT STD_LOGIC;
        dst_V_pixel92_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_full_n : IN STD_LOGIC;
        dst_V_pixel92_write : OUT STD_LOGIC;
        dst_V_pixel93_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_full_n : IN STD_LOGIC;
        dst_V_pixel93_write : OUT STD_LOGIC;
        dst_V_pixel94_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_full_n : IN STD_LOGIC;
        dst_V_pixel94_write : OUT STD_LOGIC;
        dst_V_pixel95_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_full_n : IN STD_LOGIC;
        dst_V_pixel95_write : OUT STD_LOGIC;
        dst_V_pixel96_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_full_n : IN STD_LOGIC;
        dst_V_pixel96_write : OUT STD_LOGIC;
        dst_V_pixel97_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_full_n : IN STD_LOGIC;
        dst_V_pixel97_write : OUT STD_LOGIC;
        dst_V_pixel98_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_full_n : IN STD_LOGIC;
        dst_V_pixel98_write : OUT STD_LOGIC;
        dst_V_pixel99_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_full_n : IN STD_LOGIC;
        dst_V_pixel99_write : OUT STD_LOGIC;
        dst_V_pixel100_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_full_n : IN STD_LOGIC;
        dst_V_pixel100_write : OUT STD_LOGIC;
        dst_V_pixel101_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_full_n : IN STD_LOGIC;
        dst_V_pixel101_write : OUT STD_LOGIC;
        dst_V_pixel102_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_full_n : IN STD_LOGIC;
        dst_V_pixel102_write : OUT STD_LOGIC;
        dst_V_pixel103_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_full_n : IN STD_LOGIC;
        dst_V_pixel103_write : OUT STD_LOGIC;
        dst_V_pixel104_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_full_n : IN STD_LOGIC;
        dst_V_pixel104_write : OUT STD_LOGIC;
        dst_V_pixel105_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_full_n : IN STD_LOGIC;
        dst_V_pixel105_write : OUT STD_LOGIC;
        dst_V_pixel106_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_full_n : IN STD_LOGIC;
        dst_V_pixel106_write : OUT STD_LOGIC;
        dst_V_pixel107_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_full_n : IN STD_LOGIC;
        dst_V_pixel107_write : OUT STD_LOGIC;
        dst_V_pixel108_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_full_n : IN STD_LOGIC;
        dst_V_pixel108_write : OUT STD_LOGIC;
        dst_V_pixel109_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_full_n : IN STD_LOGIC;
        dst_V_pixel109_write : OUT STD_LOGIC;
        dst_V_pixel110_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_full_n : IN STD_LOGIC;
        dst_V_pixel110_write : OUT STD_LOGIC;
        dst_V_pixel111_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_full_n : IN STD_LOGIC;
        dst_V_pixel111_write : OUT STD_LOGIC;
        dst_V_pixel112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_full_n : IN STD_LOGIC;
        dst_V_pixel112_write : OUT STD_LOGIC;
        dst_V_pixel113_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_full_n : IN STD_LOGIC;
        dst_V_pixel113_write : OUT STD_LOGIC;
        dst_V_pixel114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_full_n : IN STD_LOGIC;
        dst_V_pixel114_write : OUT STD_LOGIC;
        dst_V_pixel115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_full_n : IN STD_LOGIC;
        dst_V_pixel115_write : OUT STD_LOGIC;
        dst_V_pixel116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_full_n : IN STD_LOGIC;
        dst_V_pixel116_write : OUT STD_LOGIC;
        dst_V_pixel117_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_full_n : IN STD_LOGIC;
        dst_V_pixel117_write : OUT STD_LOGIC;
        dst_V_pixel118_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_full_n : IN STD_LOGIC;
        dst_V_pixel118_write : OUT STD_LOGIC;
        dst_V_pixel119_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_full_n : IN STD_LOGIC;
        dst_V_pixel119_write : OUT STD_LOGIC;
        dst_V_pixel120_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_full_n : IN STD_LOGIC;
        dst_V_pixel120_write : OUT STD_LOGIC;
        dst_V_pixel121_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_full_n : IN STD_LOGIC;
        dst_V_pixel121_write : OUT STD_LOGIC;
        dst_V_pixel122_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_full_n : IN STD_LOGIC;
        dst_V_pixel122_write : OUT STD_LOGIC;
        dst_V_pixel123_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_full_n : IN STD_LOGIC;
        dst_V_pixel123_write : OUT STD_LOGIC;
        dst_V_pixel124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_full_n : IN STD_LOGIC;
        dst_V_pixel124_write : OUT STD_LOGIC;
        dst_V_pixel125_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_full_n : IN STD_LOGIC;
        dst_V_pixel125_write : OUT STD_LOGIC;
        dst_V_pixel126_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_full_n : IN STD_LOGIC;
        dst_V_pixel126_write : OUT STD_LOGIC;
        dst_V_pixel127_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_full_n : IN STD_LOGIC;
        dst_V_pixel127_write : OUT STD_LOGIC;
        dst_V_pixel128_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_full_n : IN STD_LOGIC;
        dst_V_pixel128_write : OUT STD_LOGIC;
        dst_V_pixel129_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_full_n : IN STD_LOGIC;
        dst_V_pixel129_write : OUT STD_LOGIC;
        dst_V_pixel130_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_full_n : IN STD_LOGIC;
        dst_V_pixel130_write : OUT STD_LOGIC;
        dst_V_pixel131_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_full_n : IN STD_LOGIC;
        dst_V_pixel131_write : OUT STD_LOGIC;
        dst_V_pixel132_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_full_n : IN STD_LOGIC;
        dst_V_pixel132_write : OUT STD_LOGIC;
        dst_V_pixel133_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_full_n : IN STD_LOGIC;
        dst_V_pixel133_write : OUT STD_LOGIC;
        dst_V_pixel134_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_full_n : IN STD_LOGIC;
        dst_V_pixel134_write : OUT STD_LOGIC;
        dst_V_pixel135_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_full_n : IN STD_LOGIC;
        dst_V_pixel135_write : OUT STD_LOGIC;
        dst_V_pixel136_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_full_n : IN STD_LOGIC;
        dst_V_pixel136_write : OUT STD_LOGIC;
        dst_V_pixel137_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_full_n : IN STD_LOGIC;
        dst_V_pixel137_write : OUT STD_LOGIC;
        dst_V_pixel138_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_full_n : IN STD_LOGIC;
        dst_V_pixel138_write : OUT STD_LOGIC;
        dst_V_pixel139_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_full_n : IN STD_LOGIC;
        dst_V_pixel139_write : OUT STD_LOGIC;
        dst_V_pixel140_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_full_n : IN STD_LOGIC;
        dst_V_pixel140_write : OUT STD_LOGIC;
        dst_V_pixel141_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel141_full_n : IN STD_LOGIC;
        dst_V_pixel141_write : OUT STD_LOGIC;
        dst_V_pixel142_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel142_full_n : IN STD_LOGIC;
        dst_V_pixel142_write : OUT STD_LOGIC );
    end component;


    component Sobel_downstrm2upstrm_output_array10_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC;
        dst_V_pixel87_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_full_n : IN STD_LOGIC;
        dst_V_pixel87_write : OUT STD_LOGIC;
        dst_V_pixel88_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_full_n : IN STD_LOGIC;
        dst_V_pixel88_write : OUT STD_LOGIC;
        dst_V_pixel89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_full_n : IN STD_LOGIC;
        dst_V_pixel89_write : OUT STD_LOGIC;
        dst_V_pixel90_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_full_n : IN STD_LOGIC;
        dst_V_pixel90_write : OUT STD_LOGIC;
        dst_V_pixel91_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_full_n : IN STD_LOGIC;
        dst_V_pixel91_write : OUT STD_LOGIC;
        dst_V_pixel92_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_full_n : IN STD_LOGIC;
        dst_V_pixel92_write : OUT STD_LOGIC;
        dst_V_pixel93_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_full_n : IN STD_LOGIC;
        dst_V_pixel93_write : OUT STD_LOGIC;
        dst_V_pixel94_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_full_n : IN STD_LOGIC;
        dst_V_pixel94_write : OUT STD_LOGIC;
        dst_V_pixel95_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_full_n : IN STD_LOGIC;
        dst_V_pixel95_write : OUT STD_LOGIC;
        dst_V_pixel96_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_full_n : IN STD_LOGIC;
        dst_V_pixel96_write : OUT STD_LOGIC;
        dst_V_pixel97_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_full_n : IN STD_LOGIC;
        dst_V_pixel97_write : OUT STD_LOGIC;
        dst_V_pixel98_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_full_n : IN STD_LOGIC;
        dst_V_pixel98_write : OUT STD_LOGIC;
        dst_V_pixel99_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_full_n : IN STD_LOGIC;
        dst_V_pixel99_write : OUT STD_LOGIC;
        dst_V_pixel100_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_full_n : IN STD_LOGIC;
        dst_V_pixel100_write : OUT STD_LOGIC;
        dst_V_pixel101_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_full_n : IN STD_LOGIC;
        dst_V_pixel101_write : OUT STD_LOGIC;
        dst_V_pixel102_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_full_n : IN STD_LOGIC;
        dst_V_pixel102_write : OUT STD_LOGIC;
        dst_V_pixel103_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_full_n : IN STD_LOGIC;
        dst_V_pixel103_write : OUT STD_LOGIC;
        dst_V_pixel104_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_full_n : IN STD_LOGIC;
        dst_V_pixel104_write : OUT STD_LOGIC;
        dst_V_pixel105_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_full_n : IN STD_LOGIC;
        dst_V_pixel105_write : OUT STD_LOGIC;
        dst_V_pixel106_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_full_n : IN STD_LOGIC;
        dst_V_pixel106_write : OUT STD_LOGIC;
        dst_V_pixel107_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_full_n : IN STD_LOGIC;
        dst_V_pixel107_write : OUT STD_LOGIC;
        dst_V_pixel108_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_full_n : IN STD_LOGIC;
        dst_V_pixel108_write : OUT STD_LOGIC;
        dst_V_pixel109_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_full_n : IN STD_LOGIC;
        dst_V_pixel109_write : OUT STD_LOGIC;
        dst_V_pixel110_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_full_n : IN STD_LOGIC;
        dst_V_pixel110_write : OUT STD_LOGIC;
        dst_V_pixel111_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_full_n : IN STD_LOGIC;
        dst_V_pixel111_write : OUT STD_LOGIC;
        dst_V_pixel112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_full_n : IN STD_LOGIC;
        dst_V_pixel112_write : OUT STD_LOGIC;
        dst_V_pixel113_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_full_n : IN STD_LOGIC;
        dst_V_pixel113_write : OUT STD_LOGIC;
        dst_V_pixel114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_full_n : IN STD_LOGIC;
        dst_V_pixel114_write : OUT STD_LOGIC;
        dst_V_pixel115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_full_n : IN STD_LOGIC;
        dst_V_pixel115_write : OUT STD_LOGIC;
        dst_V_pixel116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_full_n : IN STD_LOGIC;
        dst_V_pixel116_write : OUT STD_LOGIC;
        dst_V_pixel117_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_full_n : IN STD_LOGIC;
        dst_V_pixel117_write : OUT STD_LOGIC;
        dst_V_pixel118_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_full_n : IN STD_LOGIC;
        dst_V_pixel118_write : OUT STD_LOGIC;
        dst_V_pixel119_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_full_n : IN STD_LOGIC;
        dst_V_pixel119_write : OUT STD_LOGIC;
        dst_V_pixel120_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_full_n : IN STD_LOGIC;
        dst_V_pixel120_write : OUT STD_LOGIC;
        dst_V_pixel121_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_full_n : IN STD_LOGIC;
        dst_V_pixel121_write : OUT STD_LOGIC;
        dst_V_pixel122_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_full_n : IN STD_LOGIC;
        dst_V_pixel122_write : OUT STD_LOGIC;
        dst_V_pixel123_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_full_n : IN STD_LOGIC;
        dst_V_pixel123_write : OUT STD_LOGIC;
        dst_V_pixel124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_full_n : IN STD_LOGIC;
        dst_V_pixel124_write : OUT STD_LOGIC;
        dst_V_pixel125_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_full_n : IN STD_LOGIC;
        dst_V_pixel125_write : OUT STD_LOGIC;
        dst_V_pixel126_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_full_n : IN STD_LOGIC;
        dst_V_pixel126_write : OUT STD_LOGIC;
        dst_V_pixel127_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_full_n : IN STD_LOGIC;
        dst_V_pixel127_write : OUT STD_LOGIC;
        dst_V_pixel128_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_full_n : IN STD_LOGIC;
        dst_V_pixel128_write : OUT STD_LOGIC;
        dst_V_pixel129_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_full_n : IN STD_LOGIC;
        dst_V_pixel129_write : OUT STD_LOGIC;
        dst_V_pixel130_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_full_n : IN STD_LOGIC;
        dst_V_pixel130_write : OUT STD_LOGIC;
        dst_V_pixel131_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_full_n : IN STD_LOGIC;
        dst_V_pixel131_write : OUT STD_LOGIC;
        dst_V_pixel132_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_full_n : IN STD_LOGIC;
        dst_V_pixel132_write : OUT STD_LOGIC;
        dst_V_pixel133_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_full_n : IN STD_LOGIC;
        dst_V_pixel133_write : OUT STD_LOGIC;
        dst_V_pixel134_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_full_n : IN STD_LOGIC;
        dst_V_pixel134_write : OUT STD_LOGIC;
        dst_V_pixel135_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_full_n : IN STD_LOGIC;
        dst_V_pixel135_write : OUT STD_LOGIC;
        dst_V_pixel136_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_full_n : IN STD_LOGIC;
        dst_V_pixel136_write : OUT STD_LOGIC;
        dst_V_pixel137_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_full_n : IN STD_LOGIC;
        dst_V_pixel137_write : OUT STD_LOGIC;
        dst_V_pixel138_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_full_n : IN STD_LOGIC;
        dst_V_pixel138_write : OUT STD_LOGIC;
        dst_V_pixel139_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_full_n : IN STD_LOGIC;
        dst_V_pixel139_write : OUT STD_LOGIC;
        dst_V_pixel140_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_full_n : IN STD_LOGIC;
        dst_V_pixel140_write : OUT STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_44 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_45 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_46 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_47 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_48 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_49 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_50 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_51 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_52 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_53 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_54 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_55 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_56 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_57 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_58 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_59 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_60 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_61 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_62 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_63 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_64 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_65 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_66 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_67 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_68 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_69 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_70 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_71 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_72 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_44 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_45 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_46 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_47 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_48 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_49 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_50 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_51 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_52 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_53 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_54 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_55 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_56 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_57 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_58 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_59 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_60 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_61 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_62 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_63 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_64 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_65 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_66 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_67 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_68 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_69 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_70 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Sobel_upstrm2downstrm_input_array103_U0 : component Sobel_upstrm2downstrm_input_array103
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_input_array103_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_input_array103_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_input_array103_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_input_array103_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_input_array103_U0_ap_ready,
        src_V_pixel_dout => src_V_pixel_0_dout,
        src_V_pixel_empty_n => src_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel_read,
        src_V_pixel1_dout => src_V_pixel_1_dout,
        src_V_pixel1_empty_n => src_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel1_read,
        src_V_pixel2_dout => src_V_pixel_2_dout,
        src_V_pixel2_empty_n => src_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel2_read,
        src_V_pixel3_dout => src_V_pixel_3_dout,
        src_V_pixel3_empty_n => src_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel3_read,
        src_V_pixel4_dout => src_V_pixel_4_dout,
        src_V_pixel4_empty_n => src_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel4_read,
        src_V_pixel5_dout => src_V_pixel_5_dout,
        src_V_pixel5_empty_n => src_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel5_read,
        src_V_pixel6_dout => src_V_pixel_6_dout,
        src_V_pixel6_empty_n => src_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel6_read,
        src_V_pixel7_dout => src_V_pixel_7_dout,
        src_V_pixel7_empty_n => src_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel7_read,
        src_V_pixel8_dout => src_V_pixel_8_dout,
        src_V_pixel8_empty_n => src_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel8_read,
        src_V_pixel9_dout => src_V_pixel_9_dout,
        src_V_pixel9_empty_n => src_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel9_read,
        src_V_pixel10_dout => src_V_pixel_10_dout,
        src_V_pixel10_empty_n => src_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel10_read,
        src_V_pixel11_dout => src_V_pixel_11_dout,
        src_V_pixel11_empty_n => src_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel11_read,
        src_V_pixel12_dout => src_V_pixel_12_dout,
        src_V_pixel12_empty_n => src_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel12_read,
        src_V_pixel13_dout => src_V_pixel_13_dout,
        src_V_pixel13_empty_n => src_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel13_read,
        src_V_pixel14_dout => src_V_pixel_14_dout,
        src_V_pixel14_empty_n => src_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel14_read,
        src_V_pixel15_dout => src_V_pixel_15_dout,
        src_V_pixel15_empty_n => src_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel15_read,
        src_V_pixel16_dout => src_V_pixel_16_dout,
        src_V_pixel16_empty_n => src_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel16_read,
        src_V_pixel17_dout => src_V_pixel_17_dout,
        src_V_pixel17_empty_n => src_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel17_read,
        src_V_pixel18_dout => src_V_pixel_18_dout,
        src_V_pixel18_empty_n => src_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel18_read,
        src_V_pixel19_dout => src_V_pixel_19_dout,
        src_V_pixel19_empty_n => src_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel19_read,
        src_V_pixel20_dout => src_V_pixel_20_dout,
        src_V_pixel20_empty_n => src_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel20_read,
        src_V_pixel21_dout => src_V_pixel_21_dout,
        src_V_pixel21_empty_n => src_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel21_read,
        src_V_pixel22_dout => src_V_pixel_22_dout,
        src_V_pixel22_empty_n => src_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel22_read,
        src_V_pixel23_dout => src_V_pixel_23_dout,
        src_V_pixel23_empty_n => src_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel23_read,
        src_V_pixel24_dout => src_V_pixel_24_dout,
        src_V_pixel24_empty_n => src_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel24_read,
        src_V_pixel25_dout => src_V_pixel_25_dout,
        src_V_pixel25_empty_n => src_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel25_read,
        src_V_pixel26_dout => src_V_pixel_26_dout,
        src_V_pixel26_empty_n => src_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel26_read,
        src_V_pixel27_dout => src_V_pixel_27_dout,
        src_V_pixel27_empty_n => src_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel27_read,
        src_V_pixel28_dout => src_V_pixel_28_dout,
        src_V_pixel28_empty_n => src_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel28_read,
        src_V_pixel29_dout => src_V_pixel_29_dout,
        src_V_pixel29_empty_n => src_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel29_read,
        src_V_pixel30_dout => src_V_pixel_30_dout,
        src_V_pixel30_empty_n => src_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel30_read,
        src_V_pixel31_dout => src_V_pixel_31_dout,
        src_V_pixel31_empty_n => src_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel31_read,
        src_V_pixel32_dout => src_V_pixel_32_dout,
        src_V_pixel32_empty_n => src_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel32_read,
        src_V_pixel33_dout => src_V_pixel_33_dout,
        src_V_pixel33_empty_n => src_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel33_read,
        src_V_pixel34_dout => src_V_pixel_34_dout,
        src_V_pixel34_empty_n => src_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel34_read,
        src_V_pixel35_dout => src_V_pixel_35_dout,
        src_V_pixel35_empty_n => src_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel35_read,
        src_V_pixel36_dout => src_V_pixel_36_dout,
        src_V_pixel36_empty_n => src_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel36_read,
        src_V_pixel37_dout => src_V_pixel_37_dout,
        src_V_pixel37_empty_n => src_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel37_read,
        src_V_pixel38_dout => src_V_pixel_38_dout,
        src_V_pixel38_empty_n => src_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel38_read,
        src_V_pixel39_dout => src_V_pixel_39_dout,
        src_V_pixel39_empty_n => src_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel39_read,
        src_V_pixel40_dout => src_V_pixel_40_dout,
        src_V_pixel40_empty_n => src_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel40_read,
        src_V_pixel41_dout => src_V_pixel_41_dout,
        src_V_pixel41_empty_n => src_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel41_read,
        src_V_pixel42_dout => src_V_pixel_42_dout,
        src_V_pixel42_empty_n => src_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel42_read,
        src_V_pixel43_dout => src_V_pixel_43_dout,
        src_V_pixel43_empty_n => src_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel43_read,
        src_V_pixel44_dout => src_V_pixel_44_dout,
        src_V_pixel44_empty_n => src_V_pixel_44_empty_n,
        src_V_pixel44_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel44_read,
        src_V_pixel45_dout => src_V_pixel_45_dout,
        src_V_pixel45_empty_n => src_V_pixel_45_empty_n,
        src_V_pixel45_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel45_read,
        src_V_pixel46_dout => src_V_pixel_46_dout,
        src_V_pixel46_empty_n => src_V_pixel_46_empty_n,
        src_V_pixel46_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel46_read,
        src_V_pixel47_dout => src_V_pixel_47_dout,
        src_V_pixel47_empty_n => src_V_pixel_47_empty_n,
        src_V_pixel47_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel47_read,
        src_V_pixel48_dout => src_V_pixel_48_dout,
        src_V_pixel48_empty_n => src_V_pixel_48_empty_n,
        src_V_pixel48_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel48_read,
        src_V_pixel49_dout => src_V_pixel_49_dout,
        src_V_pixel49_empty_n => src_V_pixel_49_empty_n,
        src_V_pixel49_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel49_read,
        src_V_pixel50_dout => src_V_pixel_50_dout,
        src_V_pixel50_empty_n => src_V_pixel_50_empty_n,
        src_V_pixel50_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel50_read,
        src_V_pixel51_dout => src_V_pixel_51_dout,
        src_V_pixel51_empty_n => src_V_pixel_51_empty_n,
        src_V_pixel51_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel51_read,
        src_V_pixel52_dout => src_V_pixel_52_dout,
        src_V_pixel52_empty_n => src_V_pixel_52_empty_n,
        src_V_pixel52_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel52_read,
        src_V_pixel53_dout => src_V_pixel_53_dout,
        src_V_pixel53_empty_n => src_V_pixel_53_empty_n,
        src_V_pixel53_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel53_read,
        src_V_pixel54_dout => src_V_pixel_54_dout,
        src_V_pixel54_empty_n => src_V_pixel_54_empty_n,
        src_V_pixel54_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel54_read,
        src_V_pixel55_dout => src_V_pixel_55_dout,
        src_V_pixel55_empty_n => src_V_pixel_55_empty_n,
        src_V_pixel55_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel55_read,
        src_V_pixel56_dout => src_V_pixel_56_dout,
        src_V_pixel56_empty_n => src_V_pixel_56_empty_n,
        src_V_pixel56_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel56_read,
        src_V_pixel57_dout => src_V_pixel_57_dout,
        src_V_pixel57_empty_n => src_V_pixel_57_empty_n,
        src_V_pixel57_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel57_read,
        src_V_pixel58_dout => src_V_pixel_58_dout,
        src_V_pixel58_empty_n => src_V_pixel_58_empty_n,
        src_V_pixel58_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel58_read,
        src_V_pixel59_dout => src_V_pixel_59_dout,
        src_V_pixel59_empty_n => src_V_pixel_59_empty_n,
        src_V_pixel59_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel59_read,
        src_V_pixel60_dout => src_V_pixel_60_dout,
        src_V_pixel60_empty_n => src_V_pixel_60_empty_n,
        src_V_pixel60_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel60_read,
        src_V_pixel61_dout => src_V_pixel_61_dout,
        src_V_pixel61_empty_n => src_V_pixel_61_empty_n,
        src_V_pixel61_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel61_read,
        src_V_pixel62_dout => src_V_pixel_62_dout,
        src_V_pixel62_empty_n => src_V_pixel_62_empty_n,
        src_V_pixel62_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel62_read,
        src_V_pixel63_dout => src_V_pixel_63_dout,
        src_V_pixel63_empty_n => src_V_pixel_63_empty_n,
        src_V_pixel63_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel63_read,
        src_V_pixel64_dout => src_V_pixel_64_dout,
        src_V_pixel64_empty_n => src_V_pixel_64_empty_n,
        src_V_pixel64_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel64_read,
        src_V_pixel65_dout => src_V_pixel_65_dout,
        src_V_pixel65_empty_n => src_V_pixel_65_empty_n,
        src_V_pixel65_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel65_read,
        src_V_pixel66_dout => src_V_pixel_66_dout,
        src_V_pixel66_empty_n => src_V_pixel_66_empty_n,
        src_V_pixel66_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel66_read,
        src_V_pixel67_dout => src_V_pixel_67_dout,
        src_V_pixel67_empty_n => src_V_pixel_67_empty_n,
        src_V_pixel67_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel67_read,
        src_V_pixel68_dout => src_V_pixel_68_dout,
        src_V_pixel68_empty_n => src_V_pixel_68_empty_n,
        src_V_pixel68_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel68_read,
        src_V_pixel69_dout => src_V_pixel_69_dout,
        src_V_pixel69_empty_n => src_V_pixel_69_empty_n,
        src_V_pixel69_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel69_read,
        src_V_pixel70_dout => src_V_pixel_70_dout,
        src_V_pixel70_empty_n => src_V_pixel_70_empty_n,
        src_V_pixel70_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel70_read,
        src_V_pixel71_dout => src_V_pixel_71_dout,
        src_V_pixel71_empty_n => src_V_pixel_71_empty_n,
        src_V_pixel71_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel71_read,
        src_V_pixel72_dout => src_V_pixel_72_dout,
        src_V_pixel72_empty_n => src_V_pixel_72_empty_n,
        src_V_pixel72_read => Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel72_read,
        dst_V_pixel_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => strm_in_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_write,
        dst_V_pixel73_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => strm_in_V_pixel_1_full_n,
        dst_V_pixel73_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => strm_in_V_pixel_2_full_n,
        dst_V_pixel74_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => strm_in_V_pixel_3_full_n,
        dst_V_pixel75_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => strm_in_V_pixel_4_full_n,
        dst_V_pixel76_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => strm_in_V_pixel_5_full_n,
        dst_V_pixel77_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => strm_in_V_pixel_6_full_n,
        dst_V_pixel78_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => strm_in_V_pixel_7_full_n,
        dst_V_pixel79_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => strm_in_V_pixel_8_full_n,
        dst_V_pixel80_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => strm_in_V_pixel_9_full_n,
        dst_V_pixel81_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => strm_in_V_pixel_10_full_n,
        dst_V_pixel82_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => strm_in_V_pixel_11_full_n,
        dst_V_pixel83_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => strm_in_V_pixel_12_full_n,
        dst_V_pixel84_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => strm_in_V_pixel_13_full_n,
        dst_V_pixel85_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => strm_in_V_pixel_14_full_n,
        dst_V_pixel86_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_write,
        dst_V_pixel87_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_din,
        dst_V_pixel87_full_n => strm_in_V_pixel_15_full_n,
        dst_V_pixel87_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_write,
        dst_V_pixel88_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_din,
        dst_V_pixel88_full_n => strm_in_V_pixel_16_full_n,
        dst_V_pixel88_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_write,
        dst_V_pixel89_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_din,
        dst_V_pixel89_full_n => strm_in_V_pixel_17_full_n,
        dst_V_pixel89_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_write,
        dst_V_pixel90_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_din,
        dst_V_pixel90_full_n => strm_in_V_pixel_18_full_n,
        dst_V_pixel90_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_write,
        dst_V_pixel91_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_din,
        dst_V_pixel91_full_n => strm_in_V_pixel_19_full_n,
        dst_V_pixel91_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_write,
        dst_V_pixel92_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_din,
        dst_V_pixel92_full_n => strm_in_V_pixel_20_full_n,
        dst_V_pixel92_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_write,
        dst_V_pixel93_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_din,
        dst_V_pixel93_full_n => strm_in_V_pixel_21_full_n,
        dst_V_pixel93_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_write,
        dst_V_pixel94_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_din,
        dst_V_pixel94_full_n => strm_in_V_pixel_22_full_n,
        dst_V_pixel94_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_write,
        dst_V_pixel95_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_din,
        dst_V_pixel95_full_n => strm_in_V_pixel_23_full_n,
        dst_V_pixel95_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_write,
        dst_V_pixel96_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_din,
        dst_V_pixel96_full_n => strm_in_V_pixel_24_full_n,
        dst_V_pixel96_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_write,
        dst_V_pixel97_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_din,
        dst_V_pixel97_full_n => strm_in_V_pixel_25_full_n,
        dst_V_pixel97_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_write,
        dst_V_pixel98_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_din,
        dst_V_pixel98_full_n => strm_in_V_pixel_26_full_n,
        dst_V_pixel98_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_write,
        dst_V_pixel99_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_din,
        dst_V_pixel99_full_n => strm_in_V_pixel_27_full_n,
        dst_V_pixel99_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_write,
        dst_V_pixel100_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_din,
        dst_V_pixel100_full_n => strm_in_V_pixel_28_full_n,
        dst_V_pixel100_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_write,
        dst_V_pixel101_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_din,
        dst_V_pixel101_full_n => strm_in_V_pixel_29_full_n,
        dst_V_pixel101_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_write,
        dst_V_pixel102_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_din,
        dst_V_pixel102_full_n => strm_in_V_pixel_30_full_n,
        dst_V_pixel102_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_write,
        dst_V_pixel103_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_din,
        dst_V_pixel103_full_n => strm_in_V_pixel_31_full_n,
        dst_V_pixel103_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_write,
        dst_V_pixel104_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_din,
        dst_V_pixel104_full_n => strm_in_V_pixel_32_full_n,
        dst_V_pixel104_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_write,
        dst_V_pixel105_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_din,
        dst_V_pixel105_full_n => strm_in_V_pixel_33_full_n,
        dst_V_pixel105_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_write,
        dst_V_pixel106_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_din,
        dst_V_pixel106_full_n => strm_in_V_pixel_34_full_n,
        dst_V_pixel106_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_write,
        dst_V_pixel107_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_din,
        dst_V_pixel107_full_n => strm_in_V_pixel_35_full_n,
        dst_V_pixel107_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_write,
        dst_V_pixel108_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_din,
        dst_V_pixel108_full_n => strm_in_V_pixel_36_full_n,
        dst_V_pixel108_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_write,
        dst_V_pixel109_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_din,
        dst_V_pixel109_full_n => strm_in_V_pixel_37_full_n,
        dst_V_pixel109_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_write,
        dst_V_pixel110_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_din,
        dst_V_pixel110_full_n => strm_in_V_pixel_38_full_n,
        dst_V_pixel110_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_write,
        dst_V_pixel111_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_din,
        dst_V_pixel111_full_n => strm_in_V_pixel_39_full_n,
        dst_V_pixel111_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_write,
        dst_V_pixel112_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_din,
        dst_V_pixel112_full_n => strm_in_V_pixel_40_full_n,
        dst_V_pixel112_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_write,
        dst_V_pixel113_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_din,
        dst_V_pixel113_full_n => strm_in_V_pixel_41_full_n,
        dst_V_pixel113_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_write,
        dst_V_pixel114_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_din,
        dst_V_pixel114_full_n => strm_in_V_pixel_42_full_n,
        dst_V_pixel114_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_write,
        dst_V_pixel115_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_din,
        dst_V_pixel115_full_n => strm_in_V_pixel_43_full_n,
        dst_V_pixel115_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_write,
        dst_V_pixel116_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_din,
        dst_V_pixel116_full_n => strm_in_V_pixel_44_full_n,
        dst_V_pixel116_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_write,
        dst_V_pixel117_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_din,
        dst_V_pixel117_full_n => strm_in_V_pixel_45_full_n,
        dst_V_pixel117_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_write,
        dst_V_pixel118_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_din,
        dst_V_pixel118_full_n => strm_in_V_pixel_46_full_n,
        dst_V_pixel118_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_write,
        dst_V_pixel119_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_din,
        dst_V_pixel119_full_n => strm_in_V_pixel_47_full_n,
        dst_V_pixel119_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_write,
        dst_V_pixel120_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_din,
        dst_V_pixel120_full_n => strm_in_V_pixel_48_full_n,
        dst_V_pixel120_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_write,
        dst_V_pixel121_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_din,
        dst_V_pixel121_full_n => strm_in_V_pixel_49_full_n,
        dst_V_pixel121_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_write,
        dst_V_pixel122_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_din,
        dst_V_pixel122_full_n => strm_in_V_pixel_50_full_n,
        dst_V_pixel122_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_write,
        dst_V_pixel123_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_din,
        dst_V_pixel123_full_n => strm_in_V_pixel_51_full_n,
        dst_V_pixel123_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_write,
        dst_V_pixel124_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_din,
        dst_V_pixel124_full_n => strm_in_V_pixel_52_full_n,
        dst_V_pixel124_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_write,
        dst_V_pixel125_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_din,
        dst_V_pixel125_full_n => strm_in_V_pixel_53_full_n,
        dst_V_pixel125_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_write,
        dst_V_pixel126_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_din,
        dst_V_pixel126_full_n => strm_in_V_pixel_54_full_n,
        dst_V_pixel126_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_write,
        dst_V_pixel127_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_din,
        dst_V_pixel127_full_n => strm_in_V_pixel_55_full_n,
        dst_V_pixel127_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_write,
        dst_V_pixel128_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_din,
        dst_V_pixel128_full_n => strm_in_V_pixel_56_full_n,
        dst_V_pixel128_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_write,
        dst_V_pixel129_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_din,
        dst_V_pixel129_full_n => strm_in_V_pixel_57_full_n,
        dst_V_pixel129_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_write,
        dst_V_pixel130_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_din,
        dst_V_pixel130_full_n => strm_in_V_pixel_58_full_n,
        dst_V_pixel130_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_write,
        dst_V_pixel131_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_din,
        dst_V_pixel131_full_n => strm_in_V_pixel_59_full_n,
        dst_V_pixel131_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_write,
        dst_V_pixel132_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_din,
        dst_V_pixel132_full_n => strm_in_V_pixel_60_full_n,
        dst_V_pixel132_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_write,
        dst_V_pixel133_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_din,
        dst_V_pixel133_full_n => strm_in_V_pixel_61_full_n,
        dst_V_pixel133_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_write,
        dst_V_pixel134_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_din,
        dst_V_pixel134_full_n => strm_in_V_pixel_62_full_n,
        dst_V_pixel134_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_write,
        dst_V_pixel135_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_din,
        dst_V_pixel135_full_n => strm_in_V_pixel_63_full_n,
        dst_V_pixel135_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_write,
        dst_V_pixel136_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_din,
        dst_V_pixel136_full_n => strm_in_V_pixel_64_full_n,
        dst_V_pixel136_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_write,
        dst_V_pixel137_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_din,
        dst_V_pixel137_full_n => strm_in_V_pixel_65_full_n,
        dst_V_pixel137_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_write,
        dst_V_pixel138_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_din,
        dst_V_pixel138_full_n => strm_in_V_pixel_66_full_n,
        dst_V_pixel138_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_write,
        dst_V_pixel139_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_din,
        dst_V_pixel139_full_n => strm_in_V_pixel_67_full_n,
        dst_V_pixel139_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_write,
        dst_V_pixel140_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_din,
        dst_V_pixel140_full_n => strm_in_V_pixel_68_full_n,
        dst_V_pixel140_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_write,
        dst_V_pixel141_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_din,
        dst_V_pixel141_full_n => strm_in_V_pixel_69_full_n,
        dst_V_pixel141_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_write,
        dst_V_pixel142_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_din,
        dst_V_pixel142_full_n => strm_in_V_pixel_70_full_n,
        dst_V_pixel142_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_write,
        dst_V_pixel143_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_din,
        dst_V_pixel143_full_n => strm_in_V_pixel_71_full_n,
        dst_V_pixel143_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_write,
        dst_V_pixel144_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_din,
        dst_V_pixel144_full_n => strm_in_V_pixel_72_full_n,
        dst_V_pixel144_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_write);

    Sobel_conv3x3_tile_strm104_U0 : component Sobel_conv3x3_tile_strm104
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_conv3x3_tile_strm104_U0_ap_start,
        ap_done => Sobel_conv3x3_tile_strm104_U0_ap_done,
        ap_continue => Sobel_conv3x3_tile_strm104_U0_ap_continue,
        ap_idle => Sobel_conv3x3_tile_strm104_U0_ap_idle,
        ap_ready => Sobel_conv3x3_tile_strm104_U0_ap_ready,
        src_V_pixel_dout => strm_in_V_pixel_0_dout,
        src_V_pixel_empty_n => strm_in_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel_read,
        src_V_pixel1_dout => strm_in_V_pixel_1_dout,
        src_V_pixel1_empty_n => strm_in_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel1_read,
        src_V_pixel2_dout => strm_in_V_pixel_2_dout,
        src_V_pixel2_empty_n => strm_in_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel2_read,
        src_V_pixel3_dout => strm_in_V_pixel_3_dout,
        src_V_pixel3_empty_n => strm_in_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel3_read,
        src_V_pixel4_dout => strm_in_V_pixel_4_dout,
        src_V_pixel4_empty_n => strm_in_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel4_read,
        src_V_pixel5_dout => strm_in_V_pixel_5_dout,
        src_V_pixel5_empty_n => strm_in_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel5_read,
        src_V_pixel6_dout => strm_in_V_pixel_6_dout,
        src_V_pixel6_empty_n => strm_in_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel6_read,
        src_V_pixel7_dout => strm_in_V_pixel_7_dout,
        src_V_pixel7_empty_n => strm_in_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel7_read,
        src_V_pixel8_dout => strm_in_V_pixel_8_dout,
        src_V_pixel8_empty_n => strm_in_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel8_read,
        src_V_pixel9_dout => strm_in_V_pixel_9_dout,
        src_V_pixel9_empty_n => strm_in_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel9_read,
        src_V_pixel10_dout => strm_in_V_pixel_10_dout,
        src_V_pixel10_empty_n => strm_in_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel10_read,
        src_V_pixel11_dout => strm_in_V_pixel_11_dout,
        src_V_pixel11_empty_n => strm_in_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel11_read,
        src_V_pixel12_dout => strm_in_V_pixel_12_dout,
        src_V_pixel12_empty_n => strm_in_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel12_read,
        src_V_pixel13_dout => strm_in_V_pixel_13_dout,
        src_V_pixel13_empty_n => strm_in_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel13_read,
        src_V_pixel14_dout => strm_in_V_pixel_14_dout,
        src_V_pixel14_empty_n => strm_in_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel14_read,
        src_V_pixel15_dout => strm_in_V_pixel_15_dout,
        src_V_pixel15_empty_n => strm_in_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel15_read,
        src_V_pixel16_dout => strm_in_V_pixel_16_dout,
        src_V_pixel16_empty_n => strm_in_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel16_read,
        src_V_pixel17_dout => strm_in_V_pixel_17_dout,
        src_V_pixel17_empty_n => strm_in_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel17_read,
        src_V_pixel18_dout => strm_in_V_pixel_18_dout,
        src_V_pixel18_empty_n => strm_in_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel18_read,
        src_V_pixel19_dout => strm_in_V_pixel_19_dout,
        src_V_pixel19_empty_n => strm_in_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel19_read,
        src_V_pixel20_dout => strm_in_V_pixel_20_dout,
        src_V_pixel20_empty_n => strm_in_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel20_read,
        src_V_pixel21_dout => strm_in_V_pixel_21_dout,
        src_V_pixel21_empty_n => strm_in_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel21_read,
        src_V_pixel22_dout => strm_in_V_pixel_22_dout,
        src_V_pixel22_empty_n => strm_in_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel22_read,
        src_V_pixel23_dout => strm_in_V_pixel_23_dout,
        src_V_pixel23_empty_n => strm_in_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel23_read,
        src_V_pixel24_dout => strm_in_V_pixel_24_dout,
        src_V_pixel24_empty_n => strm_in_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel24_read,
        src_V_pixel25_dout => strm_in_V_pixel_25_dout,
        src_V_pixel25_empty_n => strm_in_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel25_read,
        src_V_pixel26_dout => strm_in_V_pixel_26_dout,
        src_V_pixel26_empty_n => strm_in_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel26_read,
        src_V_pixel27_dout => strm_in_V_pixel_27_dout,
        src_V_pixel27_empty_n => strm_in_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel27_read,
        src_V_pixel28_dout => strm_in_V_pixel_28_dout,
        src_V_pixel28_empty_n => strm_in_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel28_read,
        src_V_pixel29_dout => strm_in_V_pixel_29_dout,
        src_V_pixel29_empty_n => strm_in_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel29_read,
        src_V_pixel30_dout => strm_in_V_pixel_30_dout,
        src_V_pixel30_empty_n => strm_in_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel30_read,
        src_V_pixel31_dout => strm_in_V_pixel_31_dout,
        src_V_pixel31_empty_n => strm_in_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel31_read,
        src_V_pixel32_dout => strm_in_V_pixel_32_dout,
        src_V_pixel32_empty_n => strm_in_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel32_read,
        src_V_pixel33_dout => strm_in_V_pixel_33_dout,
        src_V_pixel33_empty_n => strm_in_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel33_read,
        src_V_pixel34_dout => strm_in_V_pixel_34_dout,
        src_V_pixel34_empty_n => strm_in_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel34_read,
        src_V_pixel35_dout => strm_in_V_pixel_35_dout,
        src_V_pixel35_empty_n => strm_in_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel35_read,
        src_V_pixel36_dout => strm_in_V_pixel_36_dout,
        src_V_pixel36_empty_n => strm_in_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel36_read,
        src_V_pixel37_dout => strm_in_V_pixel_37_dout,
        src_V_pixel37_empty_n => strm_in_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel37_read,
        src_V_pixel38_dout => strm_in_V_pixel_38_dout,
        src_V_pixel38_empty_n => strm_in_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel38_read,
        src_V_pixel39_dout => strm_in_V_pixel_39_dout,
        src_V_pixel39_empty_n => strm_in_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel39_read,
        src_V_pixel40_dout => strm_in_V_pixel_40_dout,
        src_V_pixel40_empty_n => strm_in_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel40_read,
        src_V_pixel41_dout => strm_in_V_pixel_41_dout,
        src_V_pixel41_empty_n => strm_in_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel41_read,
        src_V_pixel42_dout => strm_in_V_pixel_42_dout,
        src_V_pixel42_empty_n => strm_in_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel42_read,
        src_V_pixel43_dout => strm_in_V_pixel_43_dout,
        src_V_pixel43_empty_n => strm_in_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel43_read,
        src_V_pixel44_dout => strm_in_V_pixel_44_dout,
        src_V_pixel44_empty_n => strm_in_V_pixel_44_empty_n,
        src_V_pixel44_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel44_read,
        src_V_pixel45_dout => strm_in_V_pixel_45_dout,
        src_V_pixel45_empty_n => strm_in_V_pixel_45_empty_n,
        src_V_pixel45_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel45_read,
        src_V_pixel46_dout => strm_in_V_pixel_46_dout,
        src_V_pixel46_empty_n => strm_in_V_pixel_46_empty_n,
        src_V_pixel46_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel46_read,
        src_V_pixel47_dout => strm_in_V_pixel_47_dout,
        src_V_pixel47_empty_n => strm_in_V_pixel_47_empty_n,
        src_V_pixel47_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel47_read,
        src_V_pixel48_dout => strm_in_V_pixel_48_dout,
        src_V_pixel48_empty_n => strm_in_V_pixel_48_empty_n,
        src_V_pixel48_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel48_read,
        src_V_pixel49_dout => strm_in_V_pixel_49_dout,
        src_V_pixel49_empty_n => strm_in_V_pixel_49_empty_n,
        src_V_pixel49_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel49_read,
        src_V_pixel50_dout => strm_in_V_pixel_50_dout,
        src_V_pixel50_empty_n => strm_in_V_pixel_50_empty_n,
        src_V_pixel50_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel50_read,
        src_V_pixel51_dout => strm_in_V_pixel_51_dout,
        src_V_pixel51_empty_n => strm_in_V_pixel_51_empty_n,
        src_V_pixel51_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel51_read,
        src_V_pixel52_dout => strm_in_V_pixel_52_dout,
        src_V_pixel52_empty_n => strm_in_V_pixel_52_empty_n,
        src_V_pixel52_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel52_read,
        src_V_pixel53_dout => strm_in_V_pixel_53_dout,
        src_V_pixel53_empty_n => strm_in_V_pixel_53_empty_n,
        src_V_pixel53_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel53_read,
        src_V_pixel54_dout => strm_in_V_pixel_54_dout,
        src_V_pixel54_empty_n => strm_in_V_pixel_54_empty_n,
        src_V_pixel54_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel54_read,
        src_V_pixel55_dout => strm_in_V_pixel_55_dout,
        src_V_pixel55_empty_n => strm_in_V_pixel_55_empty_n,
        src_V_pixel55_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel55_read,
        src_V_pixel56_dout => strm_in_V_pixel_56_dout,
        src_V_pixel56_empty_n => strm_in_V_pixel_56_empty_n,
        src_V_pixel56_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel56_read,
        src_V_pixel57_dout => strm_in_V_pixel_57_dout,
        src_V_pixel57_empty_n => strm_in_V_pixel_57_empty_n,
        src_V_pixel57_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel57_read,
        src_V_pixel58_dout => strm_in_V_pixel_58_dout,
        src_V_pixel58_empty_n => strm_in_V_pixel_58_empty_n,
        src_V_pixel58_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel58_read,
        src_V_pixel59_dout => strm_in_V_pixel_59_dout,
        src_V_pixel59_empty_n => strm_in_V_pixel_59_empty_n,
        src_V_pixel59_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel59_read,
        src_V_pixel60_dout => strm_in_V_pixel_60_dout,
        src_V_pixel60_empty_n => strm_in_V_pixel_60_empty_n,
        src_V_pixel60_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel60_read,
        src_V_pixel61_dout => strm_in_V_pixel_61_dout,
        src_V_pixel61_empty_n => strm_in_V_pixel_61_empty_n,
        src_V_pixel61_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel61_read,
        src_V_pixel62_dout => strm_in_V_pixel_62_dout,
        src_V_pixel62_empty_n => strm_in_V_pixel_62_empty_n,
        src_V_pixel62_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel62_read,
        src_V_pixel63_dout => strm_in_V_pixel_63_dout,
        src_V_pixel63_empty_n => strm_in_V_pixel_63_empty_n,
        src_V_pixel63_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel63_read,
        src_V_pixel64_dout => strm_in_V_pixel_64_dout,
        src_V_pixel64_empty_n => strm_in_V_pixel_64_empty_n,
        src_V_pixel64_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel64_read,
        src_V_pixel65_dout => strm_in_V_pixel_65_dout,
        src_V_pixel65_empty_n => strm_in_V_pixel_65_empty_n,
        src_V_pixel65_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel65_read,
        src_V_pixel66_dout => strm_in_V_pixel_66_dout,
        src_V_pixel66_empty_n => strm_in_V_pixel_66_empty_n,
        src_V_pixel66_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel66_read,
        src_V_pixel67_dout => strm_in_V_pixel_67_dout,
        src_V_pixel67_empty_n => strm_in_V_pixel_67_empty_n,
        src_V_pixel67_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel67_read,
        src_V_pixel68_dout => strm_in_V_pixel_68_dout,
        src_V_pixel68_empty_n => strm_in_V_pixel_68_empty_n,
        src_V_pixel68_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel68_read,
        src_V_pixel69_dout => strm_in_V_pixel_69_dout,
        src_V_pixel69_empty_n => strm_in_V_pixel_69_empty_n,
        src_V_pixel69_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel69_read,
        src_V_pixel70_dout => strm_in_V_pixel_70_dout,
        src_V_pixel70_empty_n => strm_in_V_pixel_70_empty_n,
        src_V_pixel70_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel70_read,
        src_V_pixel71_dout => strm_in_V_pixel_71_dout,
        src_V_pixel71_empty_n => strm_in_V_pixel_71_empty_n,
        src_V_pixel71_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel71_read,
        src_V_pixel72_dout => strm_in_V_pixel_72_dout,
        src_V_pixel72_empty_n => strm_in_V_pixel_72_empty_n,
        src_V_pixel72_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel72_read,
        dst_V_pixel_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => strm_out_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_write,
        dst_V_pixel73_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => strm_out_V_pixel_1_full_n,
        dst_V_pixel73_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => strm_out_V_pixel_2_full_n,
        dst_V_pixel74_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => strm_out_V_pixel_3_full_n,
        dst_V_pixel75_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => strm_out_V_pixel_4_full_n,
        dst_V_pixel76_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => strm_out_V_pixel_5_full_n,
        dst_V_pixel77_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => strm_out_V_pixel_6_full_n,
        dst_V_pixel78_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => strm_out_V_pixel_7_full_n,
        dst_V_pixel79_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => strm_out_V_pixel_8_full_n,
        dst_V_pixel80_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => strm_out_V_pixel_9_full_n,
        dst_V_pixel81_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => strm_out_V_pixel_10_full_n,
        dst_V_pixel82_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => strm_out_V_pixel_11_full_n,
        dst_V_pixel83_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => strm_out_V_pixel_12_full_n,
        dst_V_pixel84_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => strm_out_V_pixel_13_full_n,
        dst_V_pixel85_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => strm_out_V_pixel_14_full_n,
        dst_V_pixel86_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_write,
        dst_V_pixel87_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_din,
        dst_V_pixel87_full_n => strm_out_V_pixel_15_full_n,
        dst_V_pixel87_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_write,
        dst_V_pixel88_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_din,
        dst_V_pixel88_full_n => strm_out_V_pixel_16_full_n,
        dst_V_pixel88_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_write,
        dst_V_pixel89_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_din,
        dst_V_pixel89_full_n => strm_out_V_pixel_17_full_n,
        dst_V_pixel89_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_write,
        dst_V_pixel90_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_din,
        dst_V_pixel90_full_n => strm_out_V_pixel_18_full_n,
        dst_V_pixel90_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_write,
        dst_V_pixel91_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_din,
        dst_V_pixel91_full_n => strm_out_V_pixel_19_full_n,
        dst_V_pixel91_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_write,
        dst_V_pixel92_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_din,
        dst_V_pixel92_full_n => strm_out_V_pixel_20_full_n,
        dst_V_pixel92_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_write,
        dst_V_pixel93_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_din,
        dst_V_pixel93_full_n => strm_out_V_pixel_21_full_n,
        dst_V_pixel93_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_write,
        dst_V_pixel94_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_din,
        dst_V_pixel94_full_n => strm_out_V_pixel_22_full_n,
        dst_V_pixel94_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_write,
        dst_V_pixel95_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_din,
        dst_V_pixel95_full_n => strm_out_V_pixel_23_full_n,
        dst_V_pixel95_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_write,
        dst_V_pixel96_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_din,
        dst_V_pixel96_full_n => strm_out_V_pixel_24_full_n,
        dst_V_pixel96_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_write,
        dst_V_pixel97_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_din,
        dst_V_pixel97_full_n => strm_out_V_pixel_25_full_n,
        dst_V_pixel97_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_write,
        dst_V_pixel98_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_din,
        dst_V_pixel98_full_n => strm_out_V_pixel_26_full_n,
        dst_V_pixel98_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_write,
        dst_V_pixel99_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_din,
        dst_V_pixel99_full_n => strm_out_V_pixel_27_full_n,
        dst_V_pixel99_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_write,
        dst_V_pixel100_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_din,
        dst_V_pixel100_full_n => strm_out_V_pixel_28_full_n,
        dst_V_pixel100_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_write,
        dst_V_pixel101_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_din,
        dst_V_pixel101_full_n => strm_out_V_pixel_29_full_n,
        dst_V_pixel101_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_write,
        dst_V_pixel102_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_din,
        dst_V_pixel102_full_n => strm_out_V_pixel_30_full_n,
        dst_V_pixel102_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_write,
        dst_V_pixel103_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_din,
        dst_V_pixel103_full_n => strm_out_V_pixel_31_full_n,
        dst_V_pixel103_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_write,
        dst_V_pixel104_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_din,
        dst_V_pixel104_full_n => strm_out_V_pixel_32_full_n,
        dst_V_pixel104_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_write,
        dst_V_pixel105_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_din,
        dst_V_pixel105_full_n => strm_out_V_pixel_33_full_n,
        dst_V_pixel105_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_write,
        dst_V_pixel106_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_din,
        dst_V_pixel106_full_n => strm_out_V_pixel_34_full_n,
        dst_V_pixel106_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_write,
        dst_V_pixel107_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_din,
        dst_V_pixel107_full_n => strm_out_V_pixel_35_full_n,
        dst_V_pixel107_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_write,
        dst_V_pixel108_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_din,
        dst_V_pixel108_full_n => strm_out_V_pixel_36_full_n,
        dst_V_pixel108_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_write,
        dst_V_pixel109_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_din,
        dst_V_pixel109_full_n => strm_out_V_pixel_37_full_n,
        dst_V_pixel109_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_write,
        dst_V_pixel110_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_din,
        dst_V_pixel110_full_n => strm_out_V_pixel_38_full_n,
        dst_V_pixel110_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_write,
        dst_V_pixel111_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_din,
        dst_V_pixel111_full_n => strm_out_V_pixel_39_full_n,
        dst_V_pixel111_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_write,
        dst_V_pixel112_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_din,
        dst_V_pixel112_full_n => strm_out_V_pixel_40_full_n,
        dst_V_pixel112_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_write,
        dst_V_pixel113_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_din,
        dst_V_pixel113_full_n => strm_out_V_pixel_41_full_n,
        dst_V_pixel113_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_write,
        dst_V_pixel114_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_din,
        dst_V_pixel114_full_n => strm_out_V_pixel_42_full_n,
        dst_V_pixel114_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_write,
        dst_V_pixel115_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_din,
        dst_V_pixel115_full_n => strm_out_V_pixel_43_full_n,
        dst_V_pixel115_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_write,
        dst_V_pixel116_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_din,
        dst_V_pixel116_full_n => strm_out_V_pixel_44_full_n,
        dst_V_pixel116_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_write,
        dst_V_pixel117_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_din,
        dst_V_pixel117_full_n => strm_out_V_pixel_45_full_n,
        dst_V_pixel117_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_write,
        dst_V_pixel118_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_din,
        dst_V_pixel118_full_n => strm_out_V_pixel_46_full_n,
        dst_V_pixel118_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_write,
        dst_V_pixel119_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_din,
        dst_V_pixel119_full_n => strm_out_V_pixel_47_full_n,
        dst_V_pixel119_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_write,
        dst_V_pixel120_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_din,
        dst_V_pixel120_full_n => strm_out_V_pixel_48_full_n,
        dst_V_pixel120_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_write,
        dst_V_pixel121_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_din,
        dst_V_pixel121_full_n => strm_out_V_pixel_49_full_n,
        dst_V_pixel121_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_write,
        dst_V_pixel122_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_din,
        dst_V_pixel122_full_n => strm_out_V_pixel_50_full_n,
        dst_V_pixel122_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_write,
        dst_V_pixel123_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_din,
        dst_V_pixel123_full_n => strm_out_V_pixel_51_full_n,
        dst_V_pixel123_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_write,
        dst_V_pixel124_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_din,
        dst_V_pixel124_full_n => strm_out_V_pixel_52_full_n,
        dst_V_pixel124_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_write,
        dst_V_pixel125_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_din,
        dst_V_pixel125_full_n => strm_out_V_pixel_53_full_n,
        dst_V_pixel125_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_write,
        dst_V_pixel126_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_din,
        dst_V_pixel126_full_n => strm_out_V_pixel_54_full_n,
        dst_V_pixel126_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_write,
        dst_V_pixel127_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_din,
        dst_V_pixel127_full_n => strm_out_V_pixel_55_full_n,
        dst_V_pixel127_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_write,
        dst_V_pixel128_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_din,
        dst_V_pixel128_full_n => strm_out_V_pixel_56_full_n,
        dst_V_pixel128_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_write,
        dst_V_pixel129_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_din,
        dst_V_pixel129_full_n => strm_out_V_pixel_57_full_n,
        dst_V_pixel129_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_write,
        dst_V_pixel130_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_din,
        dst_V_pixel130_full_n => strm_out_V_pixel_58_full_n,
        dst_V_pixel130_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_write,
        dst_V_pixel131_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_din,
        dst_V_pixel131_full_n => strm_out_V_pixel_59_full_n,
        dst_V_pixel131_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_write,
        dst_V_pixel132_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_din,
        dst_V_pixel132_full_n => strm_out_V_pixel_60_full_n,
        dst_V_pixel132_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_write,
        dst_V_pixel133_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_din,
        dst_V_pixel133_full_n => strm_out_V_pixel_61_full_n,
        dst_V_pixel133_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_write,
        dst_V_pixel134_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_din,
        dst_V_pixel134_full_n => strm_out_V_pixel_62_full_n,
        dst_V_pixel134_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_write,
        dst_V_pixel135_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_din,
        dst_V_pixel135_full_n => strm_out_V_pixel_63_full_n,
        dst_V_pixel135_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_write,
        dst_V_pixel136_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_din,
        dst_V_pixel136_full_n => strm_out_V_pixel_64_full_n,
        dst_V_pixel136_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_write,
        dst_V_pixel137_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_din,
        dst_V_pixel137_full_n => strm_out_V_pixel_65_full_n,
        dst_V_pixel137_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_write,
        dst_V_pixel138_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_din,
        dst_V_pixel138_full_n => strm_out_V_pixel_66_full_n,
        dst_V_pixel138_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_write,
        dst_V_pixel139_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_din,
        dst_V_pixel139_full_n => strm_out_V_pixel_67_full_n,
        dst_V_pixel139_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_write,
        dst_V_pixel140_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_din,
        dst_V_pixel140_full_n => strm_out_V_pixel_68_full_n,
        dst_V_pixel140_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_write,
        dst_V_pixel141_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_din,
        dst_V_pixel141_full_n => strm_out_V_pixel_69_full_n,
        dst_V_pixel141_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_write,
        dst_V_pixel142_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_din,
        dst_V_pixel142_full_n => strm_out_V_pixel_70_full_n,
        dst_V_pixel142_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_write);

    Sobel_downstrm2upstrm_output_array10_1_U0 : component Sobel_downstrm2upstrm_output_array10_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_downstrm2upstrm_output_array10_1_U0_ap_start,
        ap_done => Sobel_downstrm2upstrm_output_array10_1_U0_ap_done,
        ap_continue => Sobel_downstrm2upstrm_output_array10_1_U0_ap_continue,
        ap_idle => Sobel_downstrm2upstrm_output_array10_1_U0_ap_idle,
        ap_ready => Sobel_downstrm2upstrm_output_array10_1_U0_ap_ready,
        src_V_pixel_dout => strm_out_V_pixel_0_dout,
        src_V_pixel_empty_n => strm_out_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel_read,
        src_V_pixel1_dout => strm_out_V_pixel_1_dout,
        src_V_pixel1_empty_n => strm_out_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel1_read,
        src_V_pixel2_dout => strm_out_V_pixel_2_dout,
        src_V_pixel2_empty_n => strm_out_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel2_read,
        src_V_pixel3_dout => strm_out_V_pixel_3_dout,
        src_V_pixel3_empty_n => strm_out_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel3_read,
        src_V_pixel4_dout => strm_out_V_pixel_4_dout,
        src_V_pixel4_empty_n => strm_out_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel4_read,
        src_V_pixel5_dout => strm_out_V_pixel_5_dout,
        src_V_pixel5_empty_n => strm_out_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel5_read,
        src_V_pixel6_dout => strm_out_V_pixel_6_dout,
        src_V_pixel6_empty_n => strm_out_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel6_read,
        src_V_pixel7_dout => strm_out_V_pixel_7_dout,
        src_V_pixel7_empty_n => strm_out_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel7_read,
        src_V_pixel8_dout => strm_out_V_pixel_8_dout,
        src_V_pixel8_empty_n => strm_out_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel8_read,
        src_V_pixel9_dout => strm_out_V_pixel_9_dout,
        src_V_pixel9_empty_n => strm_out_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel9_read,
        src_V_pixel10_dout => strm_out_V_pixel_10_dout,
        src_V_pixel10_empty_n => strm_out_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel10_read,
        src_V_pixel11_dout => strm_out_V_pixel_11_dout,
        src_V_pixel11_empty_n => strm_out_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel11_read,
        src_V_pixel12_dout => strm_out_V_pixel_12_dout,
        src_V_pixel12_empty_n => strm_out_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel12_read,
        src_V_pixel13_dout => strm_out_V_pixel_13_dout,
        src_V_pixel13_empty_n => strm_out_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel13_read,
        src_V_pixel14_dout => strm_out_V_pixel_14_dout,
        src_V_pixel14_empty_n => strm_out_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel14_read,
        src_V_pixel15_dout => strm_out_V_pixel_15_dout,
        src_V_pixel15_empty_n => strm_out_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel15_read,
        src_V_pixel16_dout => strm_out_V_pixel_16_dout,
        src_V_pixel16_empty_n => strm_out_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel16_read,
        src_V_pixel17_dout => strm_out_V_pixel_17_dout,
        src_V_pixel17_empty_n => strm_out_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel17_read,
        src_V_pixel18_dout => strm_out_V_pixel_18_dout,
        src_V_pixel18_empty_n => strm_out_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel18_read,
        src_V_pixel19_dout => strm_out_V_pixel_19_dout,
        src_V_pixel19_empty_n => strm_out_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel19_read,
        src_V_pixel20_dout => strm_out_V_pixel_20_dout,
        src_V_pixel20_empty_n => strm_out_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel20_read,
        src_V_pixel21_dout => strm_out_V_pixel_21_dout,
        src_V_pixel21_empty_n => strm_out_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel21_read,
        src_V_pixel22_dout => strm_out_V_pixel_22_dout,
        src_V_pixel22_empty_n => strm_out_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel22_read,
        src_V_pixel23_dout => strm_out_V_pixel_23_dout,
        src_V_pixel23_empty_n => strm_out_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel23_read,
        src_V_pixel24_dout => strm_out_V_pixel_24_dout,
        src_V_pixel24_empty_n => strm_out_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel24_read,
        src_V_pixel25_dout => strm_out_V_pixel_25_dout,
        src_V_pixel25_empty_n => strm_out_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel25_read,
        src_V_pixel26_dout => strm_out_V_pixel_26_dout,
        src_V_pixel26_empty_n => strm_out_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel26_read,
        src_V_pixel27_dout => strm_out_V_pixel_27_dout,
        src_V_pixel27_empty_n => strm_out_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel27_read,
        src_V_pixel28_dout => strm_out_V_pixel_28_dout,
        src_V_pixel28_empty_n => strm_out_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel28_read,
        src_V_pixel29_dout => strm_out_V_pixel_29_dout,
        src_V_pixel29_empty_n => strm_out_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel29_read,
        src_V_pixel30_dout => strm_out_V_pixel_30_dout,
        src_V_pixel30_empty_n => strm_out_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel30_read,
        src_V_pixel31_dout => strm_out_V_pixel_31_dout,
        src_V_pixel31_empty_n => strm_out_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel31_read,
        src_V_pixel32_dout => strm_out_V_pixel_32_dout,
        src_V_pixel32_empty_n => strm_out_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel32_read,
        src_V_pixel33_dout => strm_out_V_pixel_33_dout,
        src_V_pixel33_empty_n => strm_out_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel33_read,
        src_V_pixel34_dout => strm_out_V_pixel_34_dout,
        src_V_pixel34_empty_n => strm_out_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel34_read,
        src_V_pixel35_dout => strm_out_V_pixel_35_dout,
        src_V_pixel35_empty_n => strm_out_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel35_read,
        src_V_pixel36_dout => strm_out_V_pixel_36_dout,
        src_V_pixel36_empty_n => strm_out_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel36_read,
        src_V_pixel37_dout => strm_out_V_pixel_37_dout,
        src_V_pixel37_empty_n => strm_out_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel37_read,
        src_V_pixel38_dout => strm_out_V_pixel_38_dout,
        src_V_pixel38_empty_n => strm_out_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel38_read,
        src_V_pixel39_dout => strm_out_V_pixel_39_dout,
        src_V_pixel39_empty_n => strm_out_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel39_read,
        src_V_pixel40_dout => strm_out_V_pixel_40_dout,
        src_V_pixel40_empty_n => strm_out_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel40_read,
        src_V_pixel41_dout => strm_out_V_pixel_41_dout,
        src_V_pixel41_empty_n => strm_out_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel41_read,
        src_V_pixel42_dout => strm_out_V_pixel_42_dout,
        src_V_pixel42_empty_n => strm_out_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel42_read,
        src_V_pixel43_dout => strm_out_V_pixel_43_dout,
        src_V_pixel43_empty_n => strm_out_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel43_read,
        src_V_pixel44_dout => strm_out_V_pixel_44_dout,
        src_V_pixel44_empty_n => strm_out_V_pixel_44_empty_n,
        src_V_pixel44_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel44_read,
        src_V_pixel45_dout => strm_out_V_pixel_45_dout,
        src_V_pixel45_empty_n => strm_out_V_pixel_45_empty_n,
        src_V_pixel45_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel45_read,
        src_V_pixel46_dout => strm_out_V_pixel_46_dout,
        src_V_pixel46_empty_n => strm_out_V_pixel_46_empty_n,
        src_V_pixel46_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel46_read,
        src_V_pixel47_dout => strm_out_V_pixel_47_dout,
        src_V_pixel47_empty_n => strm_out_V_pixel_47_empty_n,
        src_V_pixel47_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel47_read,
        src_V_pixel48_dout => strm_out_V_pixel_48_dout,
        src_V_pixel48_empty_n => strm_out_V_pixel_48_empty_n,
        src_V_pixel48_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel48_read,
        src_V_pixel49_dout => strm_out_V_pixel_49_dout,
        src_V_pixel49_empty_n => strm_out_V_pixel_49_empty_n,
        src_V_pixel49_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel49_read,
        src_V_pixel50_dout => strm_out_V_pixel_50_dout,
        src_V_pixel50_empty_n => strm_out_V_pixel_50_empty_n,
        src_V_pixel50_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel50_read,
        src_V_pixel51_dout => strm_out_V_pixel_51_dout,
        src_V_pixel51_empty_n => strm_out_V_pixel_51_empty_n,
        src_V_pixel51_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel51_read,
        src_V_pixel52_dout => strm_out_V_pixel_52_dout,
        src_V_pixel52_empty_n => strm_out_V_pixel_52_empty_n,
        src_V_pixel52_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel52_read,
        src_V_pixel53_dout => strm_out_V_pixel_53_dout,
        src_V_pixel53_empty_n => strm_out_V_pixel_53_empty_n,
        src_V_pixel53_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel53_read,
        src_V_pixel54_dout => strm_out_V_pixel_54_dout,
        src_V_pixel54_empty_n => strm_out_V_pixel_54_empty_n,
        src_V_pixel54_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel54_read,
        src_V_pixel55_dout => strm_out_V_pixel_55_dout,
        src_V_pixel55_empty_n => strm_out_V_pixel_55_empty_n,
        src_V_pixel55_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel55_read,
        src_V_pixel56_dout => strm_out_V_pixel_56_dout,
        src_V_pixel56_empty_n => strm_out_V_pixel_56_empty_n,
        src_V_pixel56_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel56_read,
        src_V_pixel57_dout => strm_out_V_pixel_57_dout,
        src_V_pixel57_empty_n => strm_out_V_pixel_57_empty_n,
        src_V_pixel57_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel57_read,
        src_V_pixel58_dout => strm_out_V_pixel_58_dout,
        src_V_pixel58_empty_n => strm_out_V_pixel_58_empty_n,
        src_V_pixel58_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel58_read,
        src_V_pixel59_dout => strm_out_V_pixel_59_dout,
        src_V_pixel59_empty_n => strm_out_V_pixel_59_empty_n,
        src_V_pixel59_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel59_read,
        src_V_pixel60_dout => strm_out_V_pixel_60_dout,
        src_V_pixel60_empty_n => strm_out_V_pixel_60_empty_n,
        src_V_pixel60_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel60_read,
        src_V_pixel61_dout => strm_out_V_pixel_61_dout,
        src_V_pixel61_empty_n => strm_out_V_pixel_61_empty_n,
        src_V_pixel61_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel61_read,
        src_V_pixel62_dout => strm_out_V_pixel_62_dout,
        src_V_pixel62_empty_n => strm_out_V_pixel_62_empty_n,
        src_V_pixel62_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel62_read,
        src_V_pixel63_dout => strm_out_V_pixel_63_dout,
        src_V_pixel63_empty_n => strm_out_V_pixel_63_empty_n,
        src_V_pixel63_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel63_read,
        src_V_pixel64_dout => strm_out_V_pixel_64_dout,
        src_V_pixel64_empty_n => strm_out_V_pixel_64_empty_n,
        src_V_pixel64_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel64_read,
        src_V_pixel65_dout => strm_out_V_pixel_65_dout,
        src_V_pixel65_empty_n => strm_out_V_pixel_65_empty_n,
        src_V_pixel65_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel65_read,
        src_V_pixel66_dout => strm_out_V_pixel_66_dout,
        src_V_pixel66_empty_n => strm_out_V_pixel_66_empty_n,
        src_V_pixel66_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel66_read,
        src_V_pixel67_dout => strm_out_V_pixel_67_dout,
        src_V_pixel67_empty_n => strm_out_V_pixel_67_empty_n,
        src_V_pixel67_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel67_read,
        src_V_pixel68_dout => strm_out_V_pixel_68_dout,
        src_V_pixel68_empty_n => strm_out_V_pixel_68_empty_n,
        src_V_pixel68_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel68_read,
        src_V_pixel69_dout => strm_out_V_pixel_69_dout,
        src_V_pixel69_empty_n => strm_out_V_pixel_69_empty_n,
        src_V_pixel69_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel69_read,
        src_V_pixel70_dout => strm_out_V_pixel_70_dout,
        src_V_pixel70_empty_n => strm_out_V_pixel_70_empty_n,
        src_V_pixel70_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel70_read,
        dst_V_pixel_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => dst_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_write,
        dst_V_pixel71_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => dst_V_pixel_1_full_n,
        dst_V_pixel71_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => dst_V_pixel_2_full_n,
        dst_V_pixel72_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => dst_V_pixel_3_full_n,
        dst_V_pixel73_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => dst_V_pixel_4_full_n,
        dst_V_pixel74_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => dst_V_pixel_5_full_n,
        dst_V_pixel75_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => dst_V_pixel_6_full_n,
        dst_V_pixel76_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => dst_V_pixel_7_full_n,
        dst_V_pixel77_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => dst_V_pixel_8_full_n,
        dst_V_pixel78_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => dst_V_pixel_9_full_n,
        dst_V_pixel79_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => dst_V_pixel_10_full_n,
        dst_V_pixel80_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => dst_V_pixel_11_full_n,
        dst_V_pixel81_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => dst_V_pixel_12_full_n,
        dst_V_pixel82_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => dst_V_pixel_13_full_n,
        dst_V_pixel83_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => dst_V_pixel_14_full_n,
        dst_V_pixel84_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => dst_V_pixel_15_full_n,
        dst_V_pixel85_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => dst_V_pixel_16_full_n,
        dst_V_pixel86_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_write,
        dst_V_pixel87_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_din,
        dst_V_pixel87_full_n => dst_V_pixel_17_full_n,
        dst_V_pixel87_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_write,
        dst_V_pixel88_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_din,
        dst_V_pixel88_full_n => dst_V_pixel_18_full_n,
        dst_V_pixel88_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_write,
        dst_V_pixel89_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_din,
        dst_V_pixel89_full_n => dst_V_pixel_19_full_n,
        dst_V_pixel89_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_write,
        dst_V_pixel90_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_din,
        dst_V_pixel90_full_n => dst_V_pixel_20_full_n,
        dst_V_pixel90_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_write,
        dst_V_pixel91_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_din,
        dst_V_pixel91_full_n => dst_V_pixel_21_full_n,
        dst_V_pixel91_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_write,
        dst_V_pixel92_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_din,
        dst_V_pixel92_full_n => dst_V_pixel_22_full_n,
        dst_V_pixel92_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_write,
        dst_V_pixel93_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_din,
        dst_V_pixel93_full_n => dst_V_pixel_23_full_n,
        dst_V_pixel93_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_write,
        dst_V_pixel94_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_din,
        dst_V_pixel94_full_n => dst_V_pixel_24_full_n,
        dst_V_pixel94_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_write,
        dst_V_pixel95_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_din,
        dst_V_pixel95_full_n => dst_V_pixel_25_full_n,
        dst_V_pixel95_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_write,
        dst_V_pixel96_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_din,
        dst_V_pixel96_full_n => dst_V_pixel_26_full_n,
        dst_V_pixel96_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_write,
        dst_V_pixel97_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_din,
        dst_V_pixel97_full_n => dst_V_pixel_27_full_n,
        dst_V_pixel97_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_write,
        dst_V_pixel98_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_din,
        dst_V_pixel98_full_n => dst_V_pixel_28_full_n,
        dst_V_pixel98_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_write,
        dst_V_pixel99_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_din,
        dst_V_pixel99_full_n => dst_V_pixel_29_full_n,
        dst_V_pixel99_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_write,
        dst_V_pixel100_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_din,
        dst_V_pixel100_full_n => dst_V_pixel_30_full_n,
        dst_V_pixel100_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_write,
        dst_V_pixel101_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_din,
        dst_V_pixel101_full_n => dst_V_pixel_31_full_n,
        dst_V_pixel101_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_write,
        dst_V_pixel102_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_din,
        dst_V_pixel102_full_n => dst_V_pixel_32_full_n,
        dst_V_pixel102_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_write,
        dst_V_pixel103_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_din,
        dst_V_pixel103_full_n => dst_V_pixel_33_full_n,
        dst_V_pixel103_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_write,
        dst_V_pixel104_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_din,
        dst_V_pixel104_full_n => dst_V_pixel_34_full_n,
        dst_V_pixel104_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_write,
        dst_V_pixel105_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_din,
        dst_V_pixel105_full_n => dst_V_pixel_35_full_n,
        dst_V_pixel105_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_write,
        dst_V_pixel106_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_din,
        dst_V_pixel106_full_n => dst_V_pixel_36_full_n,
        dst_V_pixel106_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_write,
        dst_V_pixel107_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_din,
        dst_V_pixel107_full_n => dst_V_pixel_37_full_n,
        dst_V_pixel107_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_write,
        dst_V_pixel108_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_din,
        dst_V_pixel108_full_n => dst_V_pixel_38_full_n,
        dst_V_pixel108_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_write,
        dst_V_pixel109_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_din,
        dst_V_pixel109_full_n => dst_V_pixel_39_full_n,
        dst_V_pixel109_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_write,
        dst_V_pixel110_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_din,
        dst_V_pixel110_full_n => dst_V_pixel_40_full_n,
        dst_V_pixel110_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_write,
        dst_V_pixel111_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_din,
        dst_V_pixel111_full_n => dst_V_pixel_41_full_n,
        dst_V_pixel111_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_write,
        dst_V_pixel112_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_din,
        dst_V_pixel112_full_n => dst_V_pixel_42_full_n,
        dst_V_pixel112_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_write,
        dst_V_pixel113_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_din,
        dst_V_pixel113_full_n => dst_V_pixel_43_full_n,
        dst_V_pixel113_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_write,
        dst_V_pixel114_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_din,
        dst_V_pixel114_full_n => dst_V_pixel_44_full_n,
        dst_V_pixel114_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_write,
        dst_V_pixel115_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_din,
        dst_V_pixel115_full_n => dst_V_pixel_45_full_n,
        dst_V_pixel115_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_write,
        dst_V_pixel116_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_din,
        dst_V_pixel116_full_n => dst_V_pixel_46_full_n,
        dst_V_pixel116_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_write,
        dst_V_pixel117_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_din,
        dst_V_pixel117_full_n => dst_V_pixel_47_full_n,
        dst_V_pixel117_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_write,
        dst_V_pixel118_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_din,
        dst_V_pixel118_full_n => dst_V_pixel_48_full_n,
        dst_V_pixel118_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_write,
        dst_V_pixel119_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_din,
        dst_V_pixel119_full_n => dst_V_pixel_49_full_n,
        dst_V_pixel119_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_write,
        dst_V_pixel120_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_din,
        dst_V_pixel120_full_n => dst_V_pixel_50_full_n,
        dst_V_pixel120_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_write,
        dst_V_pixel121_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_din,
        dst_V_pixel121_full_n => dst_V_pixel_51_full_n,
        dst_V_pixel121_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_write,
        dst_V_pixel122_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_din,
        dst_V_pixel122_full_n => dst_V_pixel_52_full_n,
        dst_V_pixel122_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_write,
        dst_V_pixel123_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_din,
        dst_V_pixel123_full_n => dst_V_pixel_53_full_n,
        dst_V_pixel123_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_write,
        dst_V_pixel124_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_din,
        dst_V_pixel124_full_n => dst_V_pixel_54_full_n,
        dst_V_pixel124_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_write,
        dst_V_pixel125_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_din,
        dst_V_pixel125_full_n => dst_V_pixel_55_full_n,
        dst_V_pixel125_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_write,
        dst_V_pixel126_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_din,
        dst_V_pixel126_full_n => dst_V_pixel_56_full_n,
        dst_V_pixel126_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_write,
        dst_V_pixel127_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_din,
        dst_V_pixel127_full_n => dst_V_pixel_57_full_n,
        dst_V_pixel127_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_write,
        dst_V_pixel128_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_din,
        dst_V_pixel128_full_n => dst_V_pixel_58_full_n,
        dst_V_pixel128_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_write,
        dst_V_pixel129_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_din,
        dst_V_pixel129_full_n => dst_V_pixel_59_full_n,
        dst_V_pixel129_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_write,
        dst_V_pixel130_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_din,
        dst_V_pixel130_full_n => dst_V_pixel_60_full_n,
        dst_V_pixel130_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_write,
        dst_V_pixel131_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_din,
        dst_V_pixel131_full_n => dst_V_pixel_61_full_n,
        dst_V_pixel131_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_write,
        dst_V_pixel132_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_din,
        dst_V_pixel132_full_n => dst_V_pixel_62_full_n,
        dst_V_pixel132_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_write,
        dst_V_pixel133_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_din,
        dst_V_pixel133_full_n => dst_V_pixel_63_full_n,
        dst_V_pixel133_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_write,
        dst_V_pixel134_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_din,
        dst_V_pixel134_full_n => dst_V_pixel_64_full_n,
        dst_V_pixel134_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_write,
        dst_V_pixel135_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_din,
        dst_V_pixel135_full_n => dst_V_pixel_65_full_n,
        dst_V_pixel135_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_write,
        dst_V_pixel136_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_din,
        dst_V_pixel136_full_n => dst_V_pixel_66_full_n,
        dst_V_pixel136_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_write,
        dst_V_pixel137_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_din,
        dst_V_pixel137_full_n => dst_V_pixel_67_full_n,
        dst_V_pixel137_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_write,
        dst_V_pixel138_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_din,
        dst_V_pixel138_full_n => dst_V_pixel_68_full_n,
        dst_V_pixel138_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_write,
        dst_V_pixel139_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_din,
        dst_V_pixel139_full_n => dst_V_pixel_69_full_n,
        dst_V_pixel139_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_write,
        dst_V_pixel140_din => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_din,
        dst_V_pixel140_full_n => dst_V_pixel_70_full_n,
        dst_V_pixel140_write => Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_write);

    strm_in_V_pixel_0_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_din,
        if_full_n => strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel_write,
        if_dout => strm_in_V_pixel_0_dout,
        if_empty_n => strm_in_V_pixel_0_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel_read);

    strm_in_V_pixel_1_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_din,
        if_full_n => strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel73_write,
        if_dout => strm_in_V_pixel_1_dout,
        if_empty_n => strm_in_V_pixel_1_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel1_read);

    strm_in_V_pixel_2_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_din,
        if_full_n => strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel74_write,
        if_dout => strm_in_V_pixel_2_dout,
        if_empty_n => strm_in_V_pixel_2_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel2_read);

    strm_in_V_pixel_3_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_din,
        if_full_n => strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel75_write,
        if_dout => strm_in_V_pixel_3_dout,
        if_empty_n => strm_in_V_pixel_3_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel3_read);

    strm_in_V_pixel_4_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_din,
        if_full_n => strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel76_write,
        if_dout => strm_in_V_pixel_4_dout,
        if_empty_n => strm_in_V_pixel_4_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel4_read);

    strm_in_V_pixel_5_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_din,
        if_full_n => strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel77_write,
        if_dout => strm_in_V_pixel_5_dout,
        if_empty_n => strm_in_V_pixel_5_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel5_read);

    strm_in_V_pixel_6_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_din,
        if_full_n => strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel78_write,
        if_dout => strm_in_V_pixel_6_dout,
        if_empty_n => strm_in_V_pixel_6_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel6_read);

    strm_in_V_pixel_7_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_din,
        if_full_n => strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel79_write,
        if_dout => strm_in_V_pixel_7_dout,
        if_empty_n => strm_in_V_pixel_7_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel7_read);

    strm_in_V_pixel_8_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_din,
        if_full_n => strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel80_write,
        if_dout => strm_in_V_pixel_8_dout,
        if_empty_n => strm_in_V_pixel_8_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel8_read);

    strm_in_V_pixel_9_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_din,
        if_full_n => strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel81_write,
        if_dout => strm_in_V_pixel_9_dout,
        if_empty_n => strm_in_V_pixel_9_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel9_read);

    strm_in_V_pixel_10_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_din,
        if_full_n => strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel82_write,
        if_dout => strm_in_V_pixel_10_dout,
        if_empty_n => strm_in_V_pixel_10_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel10_read);

    strm_in_V_pixel_11_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_din,
        if_full_n => strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel83_write,
        if_dout => strm_in_V_pixel_11_dout,
        if_empty_n => strm_in_V_pixel_11_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel11_read);

    strm_in_V_pixel_12_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_din,
        if_full_n => strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel84_write,
        if_dout => strm_in_V_pixel_12_dout,
        if_empty_n => strm_in_V_pixel_12_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel12_read);

    strm_in_V_pixel_13_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_din,
        if_full_n => strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel85_write,
        if_dout => strm_in_V_pixel_13_dout,
        if_empty_n => strm_in_V_pixel_13_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel13_read);

    strm_in_V_pixel_14_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_din,
        if_full_n => strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel86_write,
        if_dout => strm_in_V_pixel_14_dout,
        if_empty_n => strm_in_V_pixel_14_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel14_read);

    strm_in_V_pixel_15_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_din,
        if_full_n => strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel87_write,
        if_dout => strm_in_V_pixel_15_dout,
        if_empty_n => strm_in_V_pixel_15_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel15_read);

    strm_in_V_pixel_16_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_din,
        if_full_n => strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel88_write,
        if_dout => strm_in_V_pixel_16_dout,
        if_empty_n => strm_in_V_pixel_16_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel16_read);

    strm_in_V_pixel_17_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_din,
        if_full_n => strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel89_write,
        if_dout => strm_in_V_pixel_17_dout,
        if_empty_n => strm_in_V_pixel_17_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel17_read);

    strm_in_V_pixel_18_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_din,
        if_full_n => strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel90_write,
        if_dout => strm_in_V_pixel_18_dout,
        if_empty_n => strm_in_V_pixel_18_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel18_read);

    strm_in_V_pixel_19_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_din,
        if_full_n => strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel91_write,
        if_dout => strm_in_V_pixel_19_dout,
        if_empty_n => strm_in_V_pixel_19_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel19_read);

    strm_in_V_pixel_20_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_din,
        if_full_n => strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel92_write,
        if_dout => strm_in_V_pixel_20_dout,
        if_empty_n => strm_in_V_pixel_20_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel20_read);

    strm_in_V_pixel_21_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_din,
        if_full_n => strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel93_write,
        if_dout => strm_in_V_pixel_21_dout,
        if_empty_n => strm_in_V_pixel_21_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel21_read);

    strm_in_V_pixel_22_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_din,
        if_full_n => strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel94_write,
        if_dout => strm_in_V_pixel_22_dout,
        if_empty_n => strm_in_V_pixel_22_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel22_read);

    strm_in_V_pixel_23_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_din,
        if_full_n => strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel95_write,
        if_dout => strm_in_V_pixel_23_dout,
        if_empty_n => strm_in_V_pixel_23_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel23_read);

    strm_in_V_pixel_24_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_din,
        if_full_n => strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel96_write,
        if_dout => strm_in_V_pixel_24_dout,
        if_empty_n => strm_in_V_pixel_24_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel24_read);

    strm_in_V_pixel_25_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_din,
        if_full_n => strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel97_write,
        if_dout => strm_in_V_pixel_25_dout,
        if_empty_n => strm_in_V_pixel_25_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel25_read);

    strm_in_V_pixel_26_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_din,
        if_full_n => strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel98_write,
        if_dout => strm_in_V_pixel_26_dout,
        if_empty_n => strm_in_V_pixel_26_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel26_read);

    strm_in_V_pixel_27_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_din,
        if_full_n => strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel99_write,
        if_dout => strm_in_V_pixel_27_dout,
        if_empty_n => strm_in_V_pixel_27_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel27_read);

    strm_in_V_pixel_28_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_din,
        if_full_n => strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel100_write,
        if_dout => strm_in_V_pixel_28_dout,
        if_empty_n => strm_in_V_pixel_28_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel28_read);

    strm_in_V_pixel_29_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_din,
        if_full_n => strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel101_write,
        if_dout => strm_in_V_pixel_29_dout,
        if_empty_n => strm_in_V_pixel_29_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel29_read);

    strm_in_V_pixel_30_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_din,
        if_full_n => strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel102_write,
        if_dout => strm_in_V_pixel_30_dout,
        if_empty_n => strm_in_V_pixel_30_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel30_read);

    strm_in_V_pixel_31_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_din,
        if_full_n => strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel103_write,
        if_dout => strm_in_V_pixel_31_dout,
        if_empty_n => strm_in_V_pixel_31_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel31_read);

    strm_in_V_pixel_32_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_din,
        if_full_n => strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel104_write,
        if_dout => strm_in_V_pixel_32_dout,
        if_empty_n => strm_in_V_pixel_32_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel32_read);

    strm_in_V_pixel_33_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_din,
        if_full_n => strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel105_write,
        if_dout => strm_in_V_pixel_33_dout,
        if_empty_n => strm_in_V_pixel_33_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel33_read);

    strm_in_V_pixel_34_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_din,
        if_full_n => strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel106_write,
        if_dout => strm_in_V_pixel_34_dout,
        if_empty_n => strm_in_V_pixel_34_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel34_read);

    strm_in_V_pixel_35_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_din,
        if_full_n => strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel107_write,
        if_dout => strm_in_V_pixel_35_dout,
        if_empty_n => strm_in_V_pixel_35_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel35_read);

    strm_in_V_pixel_36_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_din,
        if_full_n => strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel108_write,
        if_dout => strm_in_V_pixel_36_dout,
        if_empty_n => strm_in_V_pixel_36_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel36_read);

    strm_in_V_pixel_37_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_din,
        if_full_n => strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel109_write,
        if_dout => strm_in_V_pixel_37_dout,
        if_empty_n => strm_in_V_pixel_37_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel37_read);

    strm_in_V_pixel_38_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_din,
        if_full_n => strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel110_write,
        if_dout => strm_in_V_pixel_38_dout,
        if_empty_n => strm_in_V_pixel_38_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel38_read);

    strm_in_V_pixel_39_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_din,
        if_full_n => strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel111_write,
        if_dout => strm_in_V_pixel_39_dout,
        if_empty_n => strm_in_V_pixel_39_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel39_read);

    strm_in_V_pixel_40_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_din,
        if_full_n => strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel112_write,
        if_dout => strm_in_V_pixel_40_dout,
        if_empty_n => strm_in_V_pixel_40_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel40_read);

    strm_in_V_pixel_41_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_din,
        if_full_n => strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel113_write,
        if_dout => strm_in_V_pixel_41_dout,
        if_empty_n => strm_in_V_pixel_41_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel41_read);

    strm_in_V_pixel_42_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_din,
        if_full_n => strm_in_V_pixel_42_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel114_write,
        if_dout => strm_in_V_pixel_42_dout,
        if_empty_n => strm_in_V_pixel_42_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel42_read);

    strm_in_V_pixel_43_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_din,
        if_full_n => strm_in_V_pixel_43_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel115_write,
        if_dout => strm_in_V_pixel_43_dout,
        if_empty_n => strm_in_V_pixel_43_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel43_read);

    strm_in_V_pixel_44_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_44
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_din,
        if_full_n => strm_in_V_pixel_44_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel116_write,
        if_dout => strm_in_V_pixel_44_dout,
        if_empty_n => strm_in_V_pixel_44_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel44_read);

    strm_in_V_pixel_45_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_45
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_din,
        if_full_n => strm_in_V_pixel_45_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel117_write,
        if_dout => strm_in_V_pixel_45_dout,
        if_empty_n => strm_in_V_pixel_45_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel45_read);

    strm_in_V_pixel_46_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_46
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_din,
        if_full_n => strm_in_V_pixel_46_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel118_write,
        if_dout => strm_in_V_pixel_46_dout,
        if_empty_n => strm_in_V_pixel_46_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel46_read);

    strm_in_V_pixel_47_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_47
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_din,
        if_full_n => strm_in_V_pixel_47_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel119_write,
        if_dout => strm_in_V_pixel_47_dout,
        if_empty_n => strm_in_V_pixel_47_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel47_read);

    strm_in_V_pixel_48_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_48
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_din,
        if_full_n => strm_in_V_pixel_48_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel120_write,
        if_dout => strm_in_V_pixel_48_dout,
        if_empty_n => strm_in_V_pixel_48_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel48_read);

    strm_in_V_pixel_49_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_49
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_din,
        if_full_n => strm_in_V_pixel_49_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel121_write,
        if_dout => strm_in_V_pixel_49_dout,
        if_empty_n => strm_in_V_pixel_49_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel49_read);

    strm_in_V_pixel_50_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_50
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_din,
        if_full_n => strm_in_V_pixel_50_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel122_write,
        if_dout => strm_in_V_pixel_50_dout,
        if_empty_n => strm_in_V_pixel_50_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel50_read);

    strm_in_V_pixel_51_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_51
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_din,
        if_full_n => strm_in_V_pixel_51_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel123_write,
        if_dout => strm_in_V_pixel_51_dout,
        if_empty_n => strm_in_V_pixel_51_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel51_read);

    strm_in_V_pixel_52_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_52
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_din,
        if_full_n => strm_in_V_pixel_52_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel124_write,
        if_dout => strm_in_V_pixel_52_dout,
        if_empty_n => strm_in_V_pixel_52_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel52_read);

    strm_in_V_pixel_53_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_53
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_din,
        if_full_n => strm_in_V_pixel_53_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel125_write,
        if_dout => strm_in_V_pixel_53_dout,
        if_empty_n => strm_in_V_pixel_53_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel53_read);

    strm_in_V_pixel_54_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_54
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_din,
        if_full_n => strm_in_V_pixel_54_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel126_write,
        if_dout => strm_in_V_pixel_54_dout,
        if_empty_n => strm_in_V_pixel_54_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel54_read);

    strm_in_V_pixel_55_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_55
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_din,
        if_full_n => strm_in_V_pixel_55_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel127_write,
        if_dout => strm_in_V_pixel_55_dout,
        if_empty_n => strm_in_V_pixel_55_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel55_read);

    strm_in_V_pixel_56_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_56
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_din,
        if_full_n => strm_in_V_pixel_56_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel128_write,
        if_dout => strm_in_V_pixel_56_dout,
        if_empty_n => strm_in_V_pixel_56_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel56_read);

    strm_in_V_pixel_57_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_57
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_din,
        if_full_n => strm_in_V_pixel_57_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel129_write,
        if_dout => strm_in_V_pixel_57_dout,
        if_empty_n => strm_in_V_pixel_57_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel57_read);

    strm_in_V_pixel_58_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_58
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_din,
        if_full_n => strm_in_V_pixel_58_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel130_write,
        if_dout => strm_in_V_pixel_58_dout,
        if_empty_n => strm_in_V_pixel_58_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel58_read);

    strm_in_V_pixel_59_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_59
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_din,
        if_full_n => strm_in_V_pixel_59_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel131_write,
        if_dout => strm_in_V_pixel_59_dout,
        if_empty_n => strm_in_V_pixel_59_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel59_read);

    strm_in_V_pixel_60_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_60
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_din,
        if_full_n => strm_in_V_pixel_60_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel132_write,
        if_dout => strm_in_V_pixel_60_dout,
        if_empty_n => strm_in_V_pixel_60_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel60_read);

    strm_in_V_pixel_61_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_61
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_din,
        if_full_n => strm_in_V_pixel_61_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel133_write,
        if_dout => strm_in_V_pixel_61_dout,
        if_empty_n => strm_in_V_pixel_61_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel61_read);

    strm_in_V_pixel_62_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_62
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_din,
        if_full_n => strm_in_V_pixel_62_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel134_write,
        if_dout => strm_in_V_pixel_62_dout,
        if_empty_n => strm_in_V_pixel_62_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel62_read);

    strm_in_V_pixel_63_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_63
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_din,
        if_full_n => strm_in_V_pixel_63_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel135_write,
        if_dout => strm_in_V_pixel_63_dout,
        if_empty_n => strm_in_V_pixel_63_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel63_read);

    strm_in_V_pixel_64_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_64
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_din,
        if_full_n => strm_in_V_pixel_64_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel136_write,
        if_dout => strm_in_V_pixel_64_dout,
        if_empty_n => strm_in_V_pixel_64_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel64_read);

    strm_in_V_pixel_65_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_65
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_din,
        if_full_n => strm_in_V_pixel_65_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel137_write,
        if_dout => strm_in_V_pixel_65_dout,
        if_empty_n => strm_in_V_pixel_65_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel65_read);

    strm_in_V_pixel_66_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_66
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_din,
        if_full_n => strm_in_V_pixel_66_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel138_write,
        if_dout => strm_in_V_pixel_66_dout,
        if_empty_n => strm_in_V_pixel_66_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel66_read);

    strm_in_V_pixel_67_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_67
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_din,
        if_full_n => strm_in_V_pixel_67_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel139_write,
        if_dout => strm_in_V_pixel_67_dout,
        if_empty_n => strm_in_V_pixel_67_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel67_read);

    strm_in_V_pixel_68_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_68
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_din,
        if_full_n => strm_in_V_pixel_68_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel140_write,
        if_dout => strm_in_V_pixel_68_dout,
        if_empty_n => strm_in_V_pixel_68_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel68_read);

    strm_in_V_pixel_69_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_69
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_din,
        if_full_n => strm_in_V_pixel_69_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel141_write,
        if_dout => strm_in_V_pixel_69_dout,
        if_empty_n => strm_in_V_pixel_69_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel69_read);

    strm_in_V_pixel_70_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_70
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_din,
        if_full_n => strm_in_V_pixel_70_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel142_write,
        if_dout => strm_in_V_pixel_70_dout,
        if_empty_n => strm_in_V_pixel_70_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel70_read);

    strm_in_V_pixel_71_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_71
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_din,
        if_full_n => strm_in_V_pixel_71_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel143_write,
        if_dout => strm_in_V_pixel_71_dout,
        if_empty_n => strm_in_V_pixel_71_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel71_read);

    strm_in_V_pixel_72_U : component FIFO_Sobel_vxGaussian3x3_strm_in_V_pixel_72
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_din,
        if_full_n => strm_in_V_pixel_72_full_n,
        if_write => Sobel_upstrm2downstrm_input_array103_U0_dst_V_pixel144_write,
        if_dout => strm_in_V_pixel_72_dout,
        if_empty_n => strm_in_V_pixel_72_empty_n,
        if_read => Sobel_conv3x3_tile_strm104_U0_src_V_pixel72_read);

    strm_out_V_pixel_0_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_din,
        if_full_n => strm_out_V_pixel_0_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel_write,
        if_dout => strm_out_V_pixel_0_dout,
        if_empty_n => strm_out_V_pixel_0_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel_read);

    strm_out_V_pixel_1_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_din,
        if_full_n => strm_out_V_pixel_1_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel73_write,
        if_dout => strm_out_V_pixel_1_dout,
        if_empty_n => strm_out_V_pixel_1_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel1_read);

    strm_out_V_pixel_2_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_din,
        if_full_n => strm_out_V_pixel_2_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel74_write,
        if_dout => strm_out_V_pixel_2_dout,
        if_empty_n => strm_out_V_pixel_2_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel2_read);

    strm_out_V_pixel_3_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_din,
        if_full_n => strm_out_V_pixel_3_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel75_write,
        if_dout => strm_out_V_pixel_3_dout,
        if_empty_n => strm_out_V_pixel_3_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel3_read);

    strm_out_V_pixel_4_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_din,
        if_full_n => strm_out_V_pixel_4_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel76_write,
        if_dout => strm_out_V_pixel_4_dout,
        if_empty_n => strm_out_V_pixel_4_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel4_read);

    strm_out_V_pixel_5_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_din,
        if_full_n => strm_out_V_pixel_5_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel77_write,
        if_dout => strm_out_V_pixel_5_dout,
        if_empty_n => strm_out_V_pixel_5_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel5_read);

    strm_out_V_pixel_6_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_din,
        if_full_n => strm_out_V_pixel_6_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel78_write,
        if_dout => strm_out_V_pixel_6_dout,
        if_empty_n => strm_out_V_pixel_6_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel6_read);

    strm_out_V_pixel_7_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_din,
        if_full_n => strm_out_V_pixel_7_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel79_write,
        if_dout => strm_out_V_pixel_7_dout,
        if_empty_n => strm_out_V_pixel_7_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel7_read);

    strm_out_V_pixel_8_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_din,
        if_full_n => strm_out_V_pixel_8_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel80_write,
        if_dout => strm_out_V_pixel_8_dout,
        if_empty_n => strm_out_V_pixel_8_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel8_read);

    strm_out_V_pixel_9_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_din,
        if_full_n => strm_out_V_pixel_9_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel81_write,
        if_dout => strm_out_V_pixel_9_dout,
        if_empty_n => strm_out_V_pixel_9_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel9_read);

    strm_out_V_pixel_10_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_din,
        if_full_n => strm_out_V_pixel_10_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel82_write,
        if_dout => strm_out_V_pixel_10_dout,
        if_empty_n => strm_out_V_pixel_10_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel10_read);

    strm_out_V_pixel_11_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_din,
        if_full_n => strm_out_V_pixel_11_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel83_write,
        if_dout => strm_out_V_pixel_11_dout,
        if_empty_n => strm_out_V_pixel_11_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel11_read);

    strm_out_V_pixel_12_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_din,
        if_full_n => strm_out_V_pixel_12_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel84_write,
        if_dout => strm_out_V_pixel_12_dout,
        if_empty_n => strm_out_V_pixel_12_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel12_read);

    strm_out_V_pixel_13_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_din,
        if_full_n => strm_out_V_pixel_13_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel85_write,
        if_dout => strm_out_V_pixel_13_dout,
        if_empty_n => strm_out_V_pixel_13_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel13_read);

    strm_out_V_pixel_14_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_din,
        if_full_n => strm_out_V_pixel_14_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel86_write,
        if_dout => strm_out_V_pixel_14_dout,
        if_empty_n => strm_out_V_pixel_14_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel14_read);

    strm_out_V_pixel_15_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_din,
        if_full_n => strm_out_V_pixel_15_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel87_write,
        if_dout => strm_out_V_pixel_15_dout,
        if_empty_n => strm_out_V_pixel_15_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel15_read);

    strm_out_V_pixel_16_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_din,
        if_full_n => strm_out_V_pixel_16_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel88_write,
        if_dout => strm_out_V_pixel_16_dout,
        if_empty_n => strm_out_V_pixel_16_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel16_read);

    strm_out_V_pixel_17_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_din,
        if_full_n => strm_out_V_pixel_17_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel89_write,
        if_dout => strm_out_V_pixel_17_dout,
        if_empty_n => strm_out_V_pixel_17_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel17_read);

    strm_out_V_pixel_18_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_din,
        if_full_n => strm_out_V_pixel_18_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel90_write,
        if_dout => strm_out_V_pixel_18_dout,
        if_empty_n => strm_out_V_pixel_18_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel18_read);

    strm_out_V_pixel_19_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_din,
        if_full_n => strm_out_V_pixel_19_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel91_write,
        if_dout => strm_out_V_pixel_19_dout,
        if_empty_n => strm_out_V_pixel_19_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel19_read);

    strm_out_V_pixel_20_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_din,
        if_full_n => strm_out_V_pixel_20_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel92_write,
        if_dout => strm_out_V_pixel_20_dout,
        if_empty_n => strm_out_V_pixel_20_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel20_read);

    strm_out_V_pixel_21_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_din,
        if_full_n => strm_out_V_pixel_21_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel93_write,
        if_dout => strm_out_V_pixel_21_dout,
        if_empty_n => strm_out_V_pixel_21_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel21_read);

    strm_out_V_pixel_22_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_din,
        if_full_n => strm_out_V_pixel_22_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel94_write,
        if_dout => strm_out_V_pixel_22_dout,
        if_empty_n => strm_out_V_pixel_22_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel22_read);

    strm_out_V_pixel_23_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_din,
        if_full_n => strm_out_V_pixel_23_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel95_write,
        if_dout => strm_out_V_pixel_23_dout,
        if_empty_n => strm_out_V_pixel_23_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel23_read);

    strm_out_V_pixel_24_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_din,
        if_full_n => strm_out_V_pixel_24_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel96_write,
        if_dout => strm_out_V_pixel_24_dout,
        if_empty_n => strm_out_V_pixel_24_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel24_read);

    strm_out_V_pixel_25_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_din,
        if_full_n => strm_out_V_pixel_25_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel97_write,
        if_dout => strm_out_V_pixel_25_dout,
        if_empty_n => strm_out_V_pixel_25_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel25_read);

    strm_out_V_pixel_26_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_din,
        if_full_n => strm_out_V_pixel_26_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel98_write,
        if_dout => strm_out_V_pixel_26_dout,
        if_empty_n => strm_out_V_pixel_26_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel26_read);

    strm_out_V_pixel_27_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_din,
        if_full_n => strm_out_V_pixel_27_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel99_write,
        if_dout => strm_out_V_pixel_27_dout,
        if_empty_n => strm_out_V_pixel_27_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel27_read);

    strm_out_V_pixel_28_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_din,
        if_full_n => strm_out_V_pixel_28_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel100_write,
        if_dout => strm_out_V_pixel_28_dout,
        if_empty_n => strm_out_V_pixel_28_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel28_read);

    strm_out_V_pixel_29_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_din,
        if_full_n => strm_out_V_pixel_29_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel101_write,
        if_dout => strm_out_V_pixel_29_dout,
        if_empty_n => strm_out_V_pixel_29_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel29_read);

    strm_out_V_pixel_30_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_din,
        if_full_n => strm_out_V_pixel_30_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel102_write,
        if_dout => strm_out_V_pixel_30_dout,
        if_empty_n => strm_out_V_pixel_30_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel30_read);

    strm_out_V_pixel_31_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_din,
        if_full_n => strm_out_V_pixel_31_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel103_write,
        if_dout => strm_out_V_pixel_31_dout,
        if_empty_n => strm_out_V_pixel_31_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel31_read);

    strm_out_V_pixel_32_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_din,
        if_full_n => strm_out_V_pixel_32_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel104_write,
        if_dout => strm_out_V_pixel_32_dout,
        if_empty_n => strm_out_V_pixel_32_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel32_read);

    strm_out_V_pixel_33_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_din,
        if_full_n => strm_out_V_pixel_33_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel105_write,
        if_dout => strm_out_V_pixel_33_dout,
        if_empty_n => strm_out_V_pixel_33_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel33_read);

    strm_out_V_pixel_34_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_din,
        if_full_n => strm_out_V_pixel_34_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel106_write,
        if_dout => strm_out_V_pixel_34_dout,
        if_empty_n => strm_out_V_pixel_34_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel34_read);

    strm_out_V_pixel_35_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_din,
        if_full_n => strm_out_V_pixel_35_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel107_write,
        if_dout => strm_out_V_pixel_35_dout,
        if_empty_n => strm_out_V_pixel_35_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel35_read);

    strm_out_V_pixel_36_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_din,
        if_full_n => strm_out_V_pixel_36_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel108_write,
        if_dout => strm_out_V_pixel_36_dout,
        if_empty_n => strm_out_V_pixel_36_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel36_read);

    strm_out_V_pixel_37_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_din,
        if_full_n => strm_out_V_pixel_37_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel109_write,
        if_dout => strm_out_V_pixel_37_dout,
        if_empty_n => strm_out_V_pixel_37_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel37_read);

    strm_out_V_pixel_38_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_din,
        if_full_n => strm_out_V_pixel_38_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel110_write,
        if_dout => strm_out_V_pixel_38_dout,
        if_empty_n => strm_out_V_pixel_38_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel38_read);

    strm_out_V_pixel_39_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_din,
        if_full_n => strm_out_V_pixel_39_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel111_write,
        if_dout => strm_out_V_pixel_39_dout,
        if_empty_n => strm_out_V_pixel_39_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel39_read);

    strm_out_V_pixel_40_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_din,
        if_full_n => strm_out_V_pixel_40_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel112_write,
        if_dout => strm_out_V_pixel_40_dout,
        if_empty_n => strm_out_V_pixel_40_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel40_read);

    strm_out_V_pixel_41_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_din,
        if_full_n => strm_out_V_pixel_41_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel113_write,
        if_dout => strm_out_V_pixel_41_dout,
        if_empty_n => strm_out_V_pixel_41_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel41_read);

    strm_out_V_pixel_42_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_din,
        if_full_n => strm_out_V_pixel_42_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel114_write,
        if_dout => strm_out_V_pixel_42_dout,
        if_empty_n => strm_out_V_pixel_42_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel42_read);

    strm_out_V_pixel_43_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_din,
        if_full_n => strm_out_V_pixel_43_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel115_write,
        if_dout => strm_out_V_pixel_43_dout,
        if_empty_n => strm_out_V_pixel_43_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel43_read);

    strm_out_V_pixel_44_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_44
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_din,
        if_full_n => strm_out_V_pixel_44_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel116_write,
        if_dout => strm_out_V_pixel_44_dout,
        if_empty_n => strm_out_V_pixel_44_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel44_read);

    strm_out_V_pixel_45_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_45
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_din,
        if_full_n => strm_out_V_pixel_45_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel117_write,
        if_dout => strm_out_V_pixel_45_dout,
        if_empty_n => strm_out_V_pixel_45_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel45_read);

    strm_out_V_pixel_46_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_46
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_din,
        if_full_n => strm_out_V_pixel_46_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel118_write,
        if_dout => strm_out_V_pixel_46_dout,
        if_empty_n => strm_out_V_pixel_46_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel46_read);

    strm_out_V_pixel_47_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_47
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_din,
        if_full_n => strm_out_V_pixel_47_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel119_write,
        if_dout => strm_out_V_pixel_47_dout,
        if_empty_n => strm_out_V_pixel_47_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel47_read);

    strm_out_V_pixel_48_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_48
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_din,
        if_full_n => strm_out_V_pixel_48_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel120_write,
        if_dout => strm_out_V_pixel_48_dout,
        if_empty_n => strm_out_V_pixel_48_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel48_read);

    strm_out_V_pixel_49_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_49
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_din,
        if_full_n => strm_out_V_pixel_49_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel121_write,
        if_dout => strm_out_V_pixel_49_dout,
        if_empty_n => strm_out_V_pixel_49_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel49_read);

    strm_out_V_pixel_50_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_50
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_din,
        if_full_n => strm_out_V_pixel_50_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel122_write,
        if_dout => strm_out_V_pixel_50_dout,
        if_empty_n => strm_out_V_pixel_50_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel50_read);

    strm_out_V_pixel_51_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_51
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_din,
        if_full_n => strm_out_V_pixel_51_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel123_write,
        if_dout => strm_out_V_pixel_51_dout,
        if_empty_n => strm_out_V_pixel_51_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel51_read);

    strm_out_V_pixel_52_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_52
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_din,
        if_full_n => strm_out_V_pixel_52_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel124_write,
        if_dout => strm_out_V_pixel_52_dout,
        if_empty_n => strm_out_V_pixel_52_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel52_read);

    strm_out_V_pixel_53_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_53
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_din,
        if_full_n => strm_out_V_pixel_53_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel125_write,
        if_dout => strm_out_V_pixel_53_dout,
        if_empty_n => strm_out_V_pixel_53_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel53_read);

    strm_out_V_pixel_54_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_54
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_din,
        if_full_n => strm_out_V_pixel_54_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel126_write,
        if_dout => strm_out_V_pixel_54_dout,
        if_empty_n => strm_out_V_pixel_54_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel54_read);

    strm_out_V_pixel_55_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_55
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_din,
        if_full_n => strm_out_V_pixel_55_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel127_write,
        if_dout => strm_out_V_pixel_55_dout,
        if_empty_n => strm_out_V_pixel_55_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel55_read);

    strm_out_V_pixel_56_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_56
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_din,
        if_full_n => strm_out_V_pixel_56_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel128_write,
        if_dout => strm_out_V_pixel_56_dout,
        if_empty_n => strm_out_V_pixel_56_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel56_read);

    strm_out_V_pixel_57_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_57
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_din,
        if_full_n => strm_out_V_pixel_57_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel129_write,
        if_dout => strm_out_V_pixel_57_dout,
        if_empty_n => strm_out_V_pixel_57_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel57_read);

    strm_out_V_pixel_58_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_58
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_din,
        if_full_n => strm_out_V_pixel_58_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel130_write,
        if_dout => strm_out_V_pixel_58_dout,
        if_empty_n => strm_out_V_pixel_58_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel58_read);

    strm_out_V_pixel_59_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_59
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_din,
        if_full_n => strm_out_V_pixel_59_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel131_write,
        if_dout => strm_out_V_pixel_59_dout,
        if_empty_n => strm_out_V_pixel_59_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel59_read);

    strm_out_V_pixel_60_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_60
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_din,
        if_full_n => strm_out_V_pixel_60_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel132_write,
        if_dout => strm_out_V_pixel_60_dout,
        if_empty_n => strm_out_V_pixel_60_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel60_read);

    strm_out_V_pixel_61_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_61
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_din,
        if_full_n => strm_out_V_pixel_61_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel133_write,
        if_dout => strm_out_V_pixel_61_dout,
        if_empty_n => strm_out_V_pixel_61_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel61_read);

    strm_out_V_pixel_62_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_62
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_din,
        if_full_n => strm_out_V_pixel_62_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel134_write,
        if_dout => strm_out_V_pixel_62_dout,
        if_empty_n => strm_out_V_pixel_62_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel62_read);

    strm_out_V_pixel_63_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_63
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_din,
        if_full_n => strm_out_V_pixel_63_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel135_write,
        if_dout => strm_out_V_pixel_63_dout,
        if_empty_n => strm_out_V_pixel_63_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel63_read);

    strm_out_V_pixel_64_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_64
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_din,
        if_full_n => strm_out_V_pixel_64_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel136_write,
        if_dout => strm_out_V_pixel_64_dout,
        if_empty_n => strm_out_V_pixel_64_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel64_read);

    strm_out_V_pixel_65_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_65
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_din,
        if_full_n => strm_out_V_pixel_65_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel137_write,
        if_dout => strm_out_V_pixel_65_dout,
        if_empty_n => strm_out_V_pixel_65_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel65_read);

    strm_out_V_pixel_66_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_66
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_din,
        if_full_n => strm_out_V_pixel_66_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel138_write,
        if_dout => strm_out_V_pixel_66_dout,
        if_empty_n => strm_out_V_pixel_66_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel66_read);

    strm_out_V_pixel_67_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_67
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_din,
        if_full_n => strm_out_V_pixel_67_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel139_write,
        if_dout => strm_out_V_pixel_67_dout,
        if_empty_n => strm_out_V_pixel_67_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel67_read);

    strm_out_V_pixel_68_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_68
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_din,
        if_full_n => strm_out_V_pixel_68_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel140_write,
        if_dout => strm_out_V_pixel_68_dout,
        if_empty_n => strm_out_V_pixel_68_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel68_read);

    strm_out_V_pixel_69_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_69
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_din,
        if_full_n => strm_out_V_pixel_69_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel141_write,
        if_dout => strm_out_V_pixel_69_dout,
        if_empty_n => strm_out_V_pixel_69_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel69_read);

    strm_out_V_pixel_70_U : component FIFO_Sobel_vxGaussian3x3_strm_out_V_pixel_70
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_din,
        if_full_n => strm_out_V_pixel_70_full_n,
        if_write => Sobel_conv3x3_tile_strm104_U0_dst_V_pixel142_write,
        if_dout => strm_out_V_pixel_70_dout,
        if_empty_n => strm_out_V_pixel_70_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_1_U0_src_V_pixel70_read);





    Sobel_conv3x3_tile_strm104_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_conv3x3_tile_strm104_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_conv3x3_tile_strm104_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    Sobel_downstrm2upstrm_output_array10_1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_downstrm2upstrm_output_array10_1_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_downstrm2upstrm_output_array10_1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;

    Sobel_conv3x3_tile_strm104_U0_ap_continue <= ap_const_logic_1;
    Sobel_downstrm2upstrm_output_array10_1_U0_ap_continue <= ap_continue;
    Sobel_upstrm2downstrm_input_array103_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_input_array103_U0_ap_start <= ap_start;
    ap_done <= ap_sig_hs_done;

    ap_idle_assign_proc : process(Sobel_upstrm2downstrm_input_array103_U0_ap_idle, Sobel_conv3x3_tile_strm104_U0_ap_idle, Sobel_downstrm2upstrm_output_array10_1_U0_ap_idle)
    begin
        if (((Sobel_upstrm2downstrm_input_array103_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = Sobel_conv3x3_tile_strm104_U0_ap_idle) and (ap_const_logic_1 = Sobel_downstrm2upstrm_output_array10_1_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= Sobel_upstrm2downstrm_input_array103_U0_ap_ready;
    ap_sig_hs_continue <= ap_continue;

    ap_sig_hs_done_assign_proc : process(Sobel_downstrm2upstrm_output_array10_1_U0_ap_done)
    begin
        if ((ap_const_logic_1 = Sobel_downstrm2upstrm_output_array10_1_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_hs_ready <= Sobel_upstrm2downstrm_input_array103_U0_ap_ready;
    dst_V_pixel_0_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_din;
    dst_V_pixel_0_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel_write;
    dst_V_pixel_10_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_din;
    dst_V_pixel_10_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel80_write;
    dst_V_pixel_11_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_din;
    dst_V_pixel_11_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel81_write;
    dst_V_pixel_12_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_din;
    dst_V_pixel_12_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel82_write;
    dst_V_pixel_13_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_din;
    dst_V_pixel_13_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel83_write;
    dst_V_pixel_14_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_din;
    dst_V_pixel_14_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel84_write;
    dst_V_pixel_15_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_din;
    dst_V_pixel_15_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel85_write;
    dst_V_pixel_16_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_din;
    dst_V_pixel_16_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel86_write;
    dst_V_pixel_17_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_din;
    dst_V_pixel_17_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel87_write;
    dst_V_pixel_18_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_din;
    dst_V_pixel_18_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel88_write;
    dst_V_pixel_19_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_din;
    dst_V_pixel_19_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel89_write;
    dst_V_pixel_1_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_din;
    dst_V_pixel_1_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel71_write;
    dst_V_pixel_20_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_din;
    dst_V_pixel_20_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel90_write;
    dst_V_pixel_21_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_din;
    dst_V_pixel_21_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel91_write;
    dst_V_pixel_22_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_din;
    dst_V_pixel_22_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel92_write;
    dst_V_pixel_23_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_din;
    dst_V_pixel_23_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel93_write;
    dst_V_pixel_24_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_din;
    dst_V_pixel_24_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel94_write;
    dst_V_pixel_25_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_din;
    dst_V_pixel_25_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel95_write;
    dst_V_pixel_26_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_din;
    dst_V_pixel_26_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel96_write;
    dst_V_pixel_27_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_din;
    dst_V_pixel_27_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel97_write;
    dst_V_pixel_28_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_din;
    dst_V_pixel_28_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel98_write;
    dst_V_pixel_29_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_din;
    dst_V_pixel_29_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel99_write;
    dst_V_pixel_2_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_din;
    dst_V_pixel_2_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel72_write;
    dst_V_pixel_30_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_din;
    dst_V_pixel_30_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel100_write;
    dst_V_pixel_31_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_din;
    dst_V_pixel_31_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel101_write;
    dst_V_pixel_32_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_din;
    dst_V_pixel_32_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel102_write;
    dst_V_pixel_33_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_din;
    dst_V_pixel_33_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel103_write;
    dst_V_pixel_34_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_din;
    dst_V_pixel_34_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel104_write;
    dst_V_pixel_35_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_din;
    dst_V_pixel_35_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel105_write;
    dst_V_pixel_36_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_din;
    dst_V_pixel_36_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel106_write;
    dst_V_pixel_37_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_din;
    dst_V_pixel_37_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel107_write;
    dst_V_pixel_38_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_din;
    dst_V_pixel_38_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel108_write;
    dst_V_pixel_39_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_din;
    dst_V_pixel_39_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel109_write;
    dst_V_pixel_3_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_din;
    dst_V_pixel_3_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel73_write;
    dst_V_pixel_40_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_din;
    dst_V_pixel_40_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel110_write;
    dst_V_pixel_41_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_din;
    dst_V_pixel_41_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel111_write;
    dst_V_pixel_42_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_din;
    dst_V_pixel_42_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel112_write;
    dst_V_pixel_43_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_din;
    dst_V_pixel_43_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel113_write;
    dst_V_pixel_44_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_din;
    dst_V_pixel_44_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel114_write;
    dst_V_pixel_45_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_din;
    dst_V_pixel_45_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel115_write;
    dst_V_pixel_46_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_din;
    dst_V_pixel_46_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel116_write;
    dst_V_pixel_47_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_din;
    dst_V_pixel_47_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel117_write;
    dst_V_pixel_48_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_din;
    dst_V_pixel_48_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel118_write;
    dst_V_pixel_49_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_din;
    dst_V_pixel_49_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel119_write;
    dst_V_pixel_4_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_din;
    dst_V_pixel_4_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel74_write;
    dst_V_pixel_50_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_din;
    dst_V_pixel_50_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel120_write;
    dst_V_pixel_51_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_din;
    dst_V_pixel_51_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel121_write;
    dst_V_pixel_52_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_din;
    dst_V_pixel_52_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel122_write;
    dst_V_pixel_53_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_din;
    dst_V_pixel_53_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel123_write;
    dst_V_pixel_54_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_din;
    dst_V_pixel_54_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel124_write;
    dst_V_pixel_55_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_din;
    dst_V_pixel_55_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel125_write;
    dst_V_pixel_56_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_din;
    dst_V_pixel_56_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel126_write;
    dst_V_pixel_57_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_din;
    dst_V_pixel_57_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel127_write;
    dst_V_pixel_58_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_din;
    dst_V_pixel_58_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel128_write;
    dst_V_pixel_59_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_din;
    dst_V_pixel_59_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel129_write;
    dst_V_pixel_5_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_din;
    dst_V_pixel_5_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel75_write;
    dst_V_pixel_60_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_din;
    dst_V_pixel_60_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel130_write;
    dst_V_pixel_61_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_din;
    dst_V_pixel_61_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel131_write;
    dst_V_pixel_62_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_din;
    dst_V_pixel_62_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel132_write;
    dst_V_pixel_63_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_din;
    dst_V_pixel_63_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel133_write;
    dst_V_pixel_64_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_din;
    dst_V_pixel_64_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel134_write;
    dst_V_pixel_65_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_din;
    dst_V_pixel_65_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel135_write;
    dst_V_pixel_66_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_din;
    dst_V_pixel_66_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel136_write;
    dst_V_pixel_67_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_din;
    dst_V_pixel_67_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel137_write;
    dst_V_pixel_68_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_din;
    dst_V_pixel_68_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel138_write;
    dst_V_pixel_69_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_din;
    dst_V_pixel_69_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel139_write;
    dst_V_pixel_6_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_din;
    dst_V_pixel_6_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel76_write;
    dst_V_pixel_70_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_din;
    dst_V_pixel_70_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel140_write;
    dst_V_pixel_7_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_din;
    dst_V_pixel_7_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel77_write;
    dst_V_pixel_8_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_din;
    dst_V_pixel_8_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel78_write;
    dst_V_pixel_9_din <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_din;
    dst_V_pixel_9_write <= Sobel_downstrm2upstrm_output_array10_1_U0_dst_V_pixel79_write;
    src_V_pixel_0_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel_read;
    src_V_pixel_10_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel10_read;
    src_V_pixel_11_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel11_read;
    src_V_pixel_12_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel12_read;
    src_V_pixel_13_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel13_read;
    src_V_pixel_14_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel14_read;
    src_V_pixel_15_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel15_read;
    src_V_pixel_16_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel16_read;
    src_V_pixel_17_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel17_read;
    src_V_pixel_18_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel18_read;
    src_V_pixel_19_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel19_read;
    src_V_pixel_1_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel1_read;
    src_V_pixel_20_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel20_read;
    src_V_pixel_21_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel21_read;
    src_V_pixel_22_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel22_read;
    src_V_pixel_23_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel23_read;
    src_V_pixel_24_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel24_read;
    src_V_pixel_25_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel25_read;
    src_V_pixel_26_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel26_read;
    src_V_pixel_27_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel27_read;
    src_V_pixel_28_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel28_read;
    src_V_pixel_29_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel29_read;
    src_V_pixel_2_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel2_read;
    src_V_pixel_30_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel30_read;
    src_V_pixel_31_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel31_read;
    src_V_pixel_32_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel32_read;
    src_V_pixel_33_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel33_read;
    src_V_pixel_34_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel34_read;
    src_V_pixel_35_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel35_read;
    src_V_pixel_36_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel36_read;
    src_V_pixel_37_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel37_read;
    src_V_pixel_38_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel38_read;
    src_V_pixel_39_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel39_read;
    src_V_pixel_3_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel3_read;
    src_V_pixel_40_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel40_read;
    src_V_pixel_41_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel41_read;
    src_V_pixel_42_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel42_read;
    src_V_pixel_43_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel43_read;
    src_V_pixel_44_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel44_read;
    src_V_pixel_45_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel45_read;
    src_V_pixel_46_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel46_read;
    src_V_pixel_47_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel47_read;
    src_V_pixel_48_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel48_read;
    src_V_pixel_49_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel49_read;
    src_V_pixel_4_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel4_read;
    src_V_pixel_50_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel50_read;
    src_V_pixel_51_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel51_read;
    src_V_pixel_52_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel52_read;
    src_V_pixel_53_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel53_read;
    src_V_pixel_54_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel54_read;
    src_V_pixel_55_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel55_read;
    src_V_pixel_56_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel56_read;
    src_V_pixel_57_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel57_read;
    src_V_pixel_58_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel58_read;
    src_V_pixel_59_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel59_read;
    src_V_pixel_5_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel5_read;
    src_V_pixel_60_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel60_read;
    src_V_pixel_61_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel61_read;
    src_V_pixel_62_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel62_read;
    src_V_pixel_63_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel63_read;
    src_V_pixel_64_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel64_read;
    src_V_pixel_65_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel65_read;
    src_V_pixel_66_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel66_read;
    src_V_pixel_67_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel67_read;
    src_V_pixel_68_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel68_read;
    src_V_pixel_69_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel69_read;
    src_V_pixel_6_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel6_read;
    src_V_pixel_70_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel70_read;
    src_V_pixel_71_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel71_read;
    src_V_pixel_72_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel72_read;
    src_V_pixel_7_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel7_read;
    src_V_pixel_8_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel8_read;
    src_V_pixel_9_read <= Sobel_upstrm2downstrm_input_array103_U0_src_V_pixel9_read;
end behav;
