synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 23 22:39:24 2021


Command Line:  synthesis -f PulseController_impl1_lattice.synproj -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = PulseController.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/scott/Documents/PulseController (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/scott/Documents/PulseController/impl1 (searchpath added)
-p C:/Users/scott/Documents/PulseController (searchpath added)
Verilog design file = C:/Users/scott/Documents/PulseController/impl1/source/PulseController.v
Verilog design file = C:/Users/scott/Documents/PulseController/efb.v
NGD file = PulseController_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v. VERI-1482
Analyzing Verilog file c:/users/scott/documents/pulsecontroller/efb.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): PulseController
INFO - synthesis: c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(124): compiling module PulseController. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="3.02"). VERI-1018
INFO - synthesis: c:/users/scott/documents/pulsecontroller/efb.v(8): compiling module efb. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): compiling module BB. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800): compiling module EFB(EFB_I2C1="ENABLED",EFB_TC_PORTMODE="WB",I2C1_SLAVE_ADDR="0b0001001",I2C2_SLAVE_ADDR="0b0001001",I2C1_CLK_DIVIDER=125,SPI_MODE="MASTER",TC_TOP_SEL="OFF",TC_OVERFLOW="DISABLED"). VERI-1018
INFO - synthesis: c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(53): compiling module PulseIn(BITS=13). VERI-1018
INFO - synthesis: c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(101): compiling module PulseOut(BITS=13). VERI-1018
WARNING - synthesis: c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(380): expression size 8 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(382): expression size 8 truncated to fit in target size 5. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Top-level module name = PulseController.
INFO - synthesis: Extracted state machine for register 'state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 000000000001

 0001 -> 000000000010

 0010 -> 000000000100

 0011 -> 000000001000

 0100 -> 000000010000

 0101 -> 000000100000

 0110 -> 000001000000

 0111 -> 000010000000

 1000 -> 000100000000

 1001 -> 001000000000

 1010 -> 010000000000

 1011 -> 100000000000




WARNING - synthesis: Bit 0 of Register wb_adr_i is stuck at Zero
WARNING - synthesis: Bit 1 of Register wb_adr_i is stuck at One
WARNING - synthesis: Bit 2 of Register wb_adr_i is stuck at Zero
WARNING - synthesis: Bit 3 of Register wb_adr_i is stuck at Zero
WARNING - synthesis: Bit 4 of Register wb_adr_i is stuck at Zero
WARNING - synthesis: Skipping pad insertion on scl due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on sda due to black_box_pad_pin attribute.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in PulseController_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file PulseController_impl1.ngd.

################### Begin Area Report (PulseController)######################
Number of register bits => 283 of 1346 (21 % )
BB => 2
CCU2D => 51
EFB => 1
FD1P3AX => 116
FD1P3IX => 12
FD1P3JX => 1
FD1S3AX => 140
FD1S3IX => 13
FD1S3JX => 1
GSR => 1
IB => 6
LUT4 => 154
OB => 3
OSCH => 1
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 284
  Net : i2c1_scli, loads : 1
Clock Enable Nets
Number of Clock Enables: 13
Top 10 highest fanout Clock Enables:
  Net : clk_enable_42, loads : 26
  Net : a0_pulsein/o_pw_12__N_220, loads : 13
  Net : a1_pulsein/o_pw_12__N_220, loads : 13
  Net : a4_pulsein/o_pw_12__N_220, loads : 12
  Net : a3_pulsein/o_pw_12__N_220, loads : 12
  Net : a2_pulsein/o_pw_12__N_220, loads : 12
  Net : clk_enable_65, loads : 8
  Net : clk_enable_18, loads : 8
  Net : clk_enable_54, loads : 8
  Net : clk_enable_47, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n767, loads : 31
  Net : o_select_indicator_c, loads : 28
  Net : count_2, loads : 28
  Net : clk_enable_42, loads : 26
  Net : count_1, loads : 25
  Net : count_0, loads : 20
  Net : n769, loads : 18
  Net : rst_N_18, loads : 16
  Net : a1_pulsein/signal, loads : 16
  Net : a0_pulsein/signal, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|  128.518 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 58.652  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.938  secs
--------------------------------------------------------------
