
---------- Begin Simulation Statistics ----------
final_tick                                46171525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244333                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660560                       # Number of bytes of host memory used
host_op_rate                                   278614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.95                       # Real time elapsed on the host
host_tick_rate                              423767790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26621142                       # Number of instructions simulated
sim_ops                                      30356258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046172                       # Number of seconds simulated
sim_ticks                                 46171525000                       # Number of ticks simulated
system.cpu.Branches                           4618176                       # Number of branches fetched
system.cpu.committedInsts                    26621142                       # Number of instructions committed
system.cpu.committedOps                      30356258                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         92343050                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               92343049.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            115105396                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            13583531                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3327803                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      543448                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26281715                       # Number of integer alu accesses
system.cpu.num_int_insts                     26281715                       # number of integer instructions
system.cpu.num_int_register_reads            45771157                       # number of times the integer registers were read
system.cpu.num_int_register_writes           18132217                       # number of times the integer registers were written
system.cpu.num_load_insts                     7876485                       # Number of load instructions
system.cpu.num_mem_refs                      13716485                       # number of memory refs
system.cpu.num_store_insts                    5840000                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads              135814                       # number of times the vector registers were read
system.cpu.num_vec_register_writes             135788                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  16911376     55.09%     55.09% # Class of executed instruction
system.cpu.op_class::IntMult                    67960      0.22%     55.31% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 14      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     55.31% # Class of executed instruction
system.cpu.op_class::MemRead                  7876485     25.66%     80.97% # Class of executed instruction
system.cpu.op_class::MemWrite                 5840000     19.03%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   30695835                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     13236639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13236639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13236660                       # number of overall hits
system.cpu.dcache.overall_hits::total        13236660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4477                       # number of overall misses
system.cpu.dcache.overall_misses::total          4477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    250349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    250349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    250349500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    250349500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13241107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13241107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13241137                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13241137                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56031.669651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56031.669651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55919.030601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55919.030601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.dcache.writebacks::total                90                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4474                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    245843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    245843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    246249500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    246249500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000338                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55035.482427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55035.482427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55040.120697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55040.120697                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7600489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7600489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    245637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    245637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7604868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7604868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56094.313770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56094.313770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55098.218365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55098.218365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5636150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5636150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4712500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4712500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5636239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5636239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52949.438202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52949.438202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51949.438202                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51949.438202                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       406000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       406000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        58000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        58000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       135795                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       135795                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       167000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       167000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       135798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       135798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 55666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 54666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       135798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       135798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       135798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       135798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           214.570513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13512730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3018.255528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   214.570513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.209542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27029943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27029943                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32460674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32460674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32460674                       # number of overall hits
system.cpu.icache.overall_hits::total        32460674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          335                       # number of overall misses
system.cpu.icache.overall_misses::total           335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     19076000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19076000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     19076000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19076000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32461009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32461009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32461009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32461009                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56943.283582                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56943.283582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56943.283582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56943.283582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18741000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18741000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55943.283582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55943.283582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55943.283582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55943.283582                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32460674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32460674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     19076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32461009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32461009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56943.283582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56943.283582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55943.283582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55943.283582                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           219.927398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32461009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          96898.534328                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   219.927398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.429546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.429546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64922353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64922353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  46171525000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.088387462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        145                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4812                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      145                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  145                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     682.428571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    165.049831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1227.592340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.714286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.699663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  307968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   46171511000                       # Total gap between requests
system.mem_ctrls.avgGap                    9314406.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        21248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       285888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         7936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 460197.058684979565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 6191868.256463264115                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 171880.829147401993                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          335                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          145                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      8251250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    106504750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 879603937500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24630.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23789.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 6066234051.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        21440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        307968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        21440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         5760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         5760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           90                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            90                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       464355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      6205730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6670085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       464355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       464355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       124752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          124752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       124752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       464355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      6205730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6794837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4799                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 124                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           30                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                24774750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          114756000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5162.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23912.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4338                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                100                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   655.058824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   506.529363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.066030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           44      9.24%      9.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           47      9.87%     19.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           31      6.51%     25.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           23      4.83%     30.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           17      3.57%     34.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           14      2.94%     36.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           77     16.18%     53.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          211     44.33%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                307136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               7936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.652065                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.171881                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1685040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          876645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       16921800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3644200560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1226755710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16696808160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21587435835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.548686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43397276000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1541540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1232709000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1777860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          929775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       17343060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        459360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3644200560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1205008500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16715121600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21584840715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.492480                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43445187250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1541540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1184797750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           90                       # Transaction distribution
system.membus.trans_dist::WritebackClean           57                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3363                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4388                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          727                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12407                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13134                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        25088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       292288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  317376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4812                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004364                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.065924                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4791     99.56%     99.56% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.44%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4812                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46171525000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             8919500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1778750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23590000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
