# compile vhdl design source files
vhdl xil_defaultlib  "../../../multi41.srcs/sources_1/new/multi41.vhd"
vhdl xil_defaultlib  "../../../multi41.srcs/sim_1/new/multi41_tbw.vhd"

# Do not sort compile order
nosort
