<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineSink.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MachineSink.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="DenseSet_8h_source.html">llvm/ADT/DenseSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PointerIntPair_8h_source.html">llvm/ADT/PointerIntPair.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SetVector_8h_source.html">llvm/ADT/SetVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SparseBitVector_8h_source.html">llvm/ADT/SparseBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBlockFrequencyInfo_8h_source.html">llvm/CodeGen/MachineBlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBranchProbabilityInfo_8h_source.html">llvm/CodeGen/MachineBranchProbabilityInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachinePostDominators_8h_source.html">llvm/CodeGen/MachinePostDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BasicBlock_8h_source.html">llvm/IR/BasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;map&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for MachineSink.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="MachineSink_8cpp__incl.svg" width="5214" height="872"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="MachineSink_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3d1eec7baf4531f508771c495a4b07b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a3d1eec7baf4531f508771c495a4b07b3">STATISTIC</a> (NumSunk, &quot;Number of <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> sunk&quot;)</td></tr>
<tr class="separator:a3d1eec7baf4531f508771c495a4b07b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b2bd388e695f08c38030c6892a183b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ac0b2bd388e695f08c38030c6892a183b">STATISTIC</a> (NumSplit, &quot;Number of critical edges <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>&quot;)</td></tr>
<tr class="separator:ac0b2bd388e695f08c38030c6892a183b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5a26098d540497ef0e5df892f774ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a0e5a26098d540497ef0e5df892f774ba">STATISTIC</a> (NumCoalesces, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;)</td></tr>
<tr class="separator:a0e5a26098d540497ef0e5df892f774ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a2a52f2b42a1961a70cd0a2a12e5ad278">STATISTIC</a> (NumPostRACopySink, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>&quot;)</td></tr>
<tr class="separator:a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a8ecbf0fad9948bab3c145b46cbf244f4">INITIALIZE_PASS_BEGIN</a> (MachineSinking, <a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;Machine code <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a>&quot;, false, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) <a class="el" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(MachineSinking</td></tr>
<tr class="separator:a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316803c463af8ba2c38182332fb3c8a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a316803c463af8ba2c38182332fb3c8a4">SinkingPreventsImplicitNullCheck</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a316803c463af8ba2c38182332fb3c8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if MI is likely to be usable as a memory operation by the implicit null check optimization.  <a href="MachineSink_8cpp.html#a316803c463af8ba2c38182332fb3c8a4">More...</a><br /></td></tr>
<tr class="separator:a316803c463af8ba2c38182332fb3c8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b3f9c8b08594244a3b0b161a45a182"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a01b3f9c8b08594244a3b0b161a45a182">attemptDebugCopyProp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SinkInst, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DbgMI)</td></tr>
<tr class="memdesc:a01b3f9c8b08594244a3b0b161a45a182"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the sunk instruction is a copy, try to forward the copy instead of leaving an 'undef' DBG_VALUE in the original location.  <a href="MachineSink_8cpp.html#a01b3f9c8b08594244a3b0b161a45a182">More...</a><br /></td></tr>
<tr class="separator:a01b3f9c8b08594244a3b0b161a45a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4867b5f4ca0450e714e277c19145b56"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ac4867b5f4ca0450e714e277c19145b56">performSink</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;SuccToSinkTo, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DbgValuesToSink)</td></tr>
<tr class="memdesc:ac4867b5f4ca0450e714e277c19145b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sink an instruction and its associated debug instructions.  <a href="MachineSink_8cpp.html#ac4867b5f4ca0450e714e277c19145b56">More...</a><br /></td></tr>
<tr class="separator:ac4867b5f4ca0450e714e277c19145b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a94d15096ac1fd1fd21d1af9187761"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#aa1a94d15096ac1fd1fd21d1af9187761">INITIALIZE_PASS</a> (PostRAMachineSinking, &quot;postra-<a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a>-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;, &quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> Sink&quot;, false, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) static <a class="el" href="classbool.html">bool</a> aliasWithRegsInLiveIn(<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></td></tr>
<tr class="separator:aa1a94d15096ac1fd1fd21d1af9187761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074843b524f0a9bfd420219cd3cb10cd"><td class="memItemLeft" align="right" valign="top">LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a074843b524f0a9bfd420219cd3cb10cd">addLiveIns</a> (<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="separator:a074843b524f0a9bfd420219cd3cb10cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cc6a0e0895fa564ee013923209aa85"><td class="memItemLeft" align="right" valign="top">return !LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a40cc6a0e0895fa564ee013923209aa85">available</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a40cc6a0e0895fa564ee013923209aa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75df069327a967b002ebcde166f7ce41"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a75df069327a967b002ebcde166f7ce41">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a75df069327a967b002ebcde166f7ce41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66020e5d5836a459b8bf1be6f75d4c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#aa66020e5d5836a459b8bf1be6f75d4c9">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; DefedRegsInCopy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:aa66020e5d5836a459b8bf1be6f75d4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084d504a7f8b42657e1c910ba098ad94"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a084d504a7f8b42657e1c910ba098ad94">clearKillFlags</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a084d504a7f8b42657e1c910ba098ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1da13a967ff01e9076c55b0b6d158c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a6c1da13a967ff01e9076c55b0b6d158c">updateLiveIn</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy)</td></tr>
<tr class="separator:a6c1da13a967ff01e9076c55b0b6d158c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a5523ffd2d5ced60566f3493c2b48e0e3">hasRegisterDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;ModifiedRegUnits, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits)</td></tr>
<tr class="separator:a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ce33483e1e401bcea0da19d5c528aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a43ce33483e1e401bcea0da19d5c528aa">getRegUnits</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a43ce33483e1e401bcea0da19d5c528aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a090dd2b3e5094e686da7077ca7677e7a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a090dd2b3e5094e686da7077ca7677e7a">SplitEdges</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>&quot;, cl::desc(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a090dd2b3e5094e686da7077ca7677e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfbeca720ee7c1651554ea23a701a91"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a3cfbeca720ee7c1651554ea23a701a91">UseBlockFreqInfo</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-bfi&quot;, cl::desc(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to <a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a3cfbeca720ee7c1651554ea23a701a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c7481f16f672682570159c664e85ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ac2c7481f16f672682570159c664e85ca">SplitEdgeProbabilityThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>-probability-threshold&quot;, cl::desc(&quot;Percentage threshold <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden)</td></tr>
<tr class="separator:ac2c7481f16f672682570159c664e85ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8d28cf4a9945cff456d43a35c1875e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a9c8d28cf4a9945cff456d43a35c1875e">SinkLoadInstsPerBlockThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-instrs-threshold&quot;, cl::desc(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;), cl::init(2000), cl::Hidden)</td></tr>
<tr class="separator:a9c8d28cf4a9945cff456d43a35c1875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bd07756e340f92183dcefa9f7a2e80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#aa9bd07756e340f92183dcefa9f7a2e80">SinkLoadBlocksThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-blocks-threshold&quot;, cl::desc(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;), cl::init(20), cl::Hidden)</td></tr>
<tr class="separator:aa9bd07756e340f92183dcefa9f7a2e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a></td></tr>
<tr class="separator:a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1b68e45590816c3156869e7915c269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#add1b68e45590816c3156869e7915c269">false</a></td></tr>
<tr class="separator:add1b68e45590816c3156869e7915c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359e1ff26f6d466d927a61aae45b05c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a359e1ff26f6d466d927a61aae45b05c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></td></tr>
<tr class="separator:a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00061">61</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a074843b524f0a9bfd420219cd3cb10cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074843b524f0a9bfd420219cd3cb10cd">&#9670;&nbsp;</a></span>addLiveIns()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LiveInRegUnits addLiveIns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b3f9c8b08594244a3b0b161a45a182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b3f9c8b08594244a3b0b161a45a182">&#9670;&nbsp;</a></span>attemptDebugCopyProp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> attemptDebugCopyProp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>SinkInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DbgMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the sunk instruction is a copy, try to forward the copy instead of leaving an 'undef' DBG_VALUE in the original location. </p>
<p>Don't do this if there's any subregister weirdness involved. Returns true if copy propagation occurred. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00929">929</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00494">llvm::MachineInstr::getDebugOperand()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00663">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00362">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00468">llvm::MachineOperand::setSubReg()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineSink_8cpp_source.html#l00976">performSink()</a>.</p>

</div>
</div>
<a id="a40cc6a0e0895fa564ee013923209aa85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40cc6a0e0895fa564ee013923209aa85">&#9670;&nbsp;</a></span>available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return !LiveInRegUnits available </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a084d504a7f8b42657e1c910ba098ad94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084d504a7f8b42657e1c910ba098ad94">&#9670;&nbsp;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>UsedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01420">1420</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00497">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a43ce33483e1e401bcea0da19d5c528aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ce33483e1e401bcea0da19d5c528aa">&#9670;&nbsp;</a></span>getRegUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt;<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, 4&gt; getRegUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01494">1494</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="aa66020e5d5836a459b8bf1be6f75d4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66020e5d5836a459b8bf1be6f75d4c9">&#9670;&nbsp;</a></span>getSingleLiveInSuccBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SinkableBBs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01405">1405</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01378">getSingleLiveInSuccBB()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a75df069327a967b002ebcde166f7ce41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75df069327a967b002ebcde166f7ce41">&#9670;&nbsp;</a></span>getSingleLiveInSuccBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SinkableBBs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01378">1378</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallPtrSet_8h_source.html#l00375">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07065">SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00349">llvm::MachineBasicBlock::successors()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineSink_8cpp_source.html#l01405">getSingleLiveInSuccBB()</a>.</p>

</div>
</div>
<a id="a5523ffd2d5ced60566f3493c2b48e0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5523ffd2d5ced60566f3493c2b48e0e3">&#9670;&nbsp;</a></span>hasRegisterDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasRegisterDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>ModifiedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>UsedRegUnits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01459">1459</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MathExtras_8h_source.html#l00058">llvm::numbers::e</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::isUse()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>.</p>

</div>
</div>
<a id="aa1a94d15096ac1fd1fd21d1af9187761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a94d15096ac1fd1fd21d1af9187761">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostRAMachineSinking&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postra-<a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a>-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> Sink&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> &amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ecbf0fad9948bab3c145b46cbf244f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ecbf0fad9948bab3c145b46cbf244f4">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineSinking&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine code <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4867b5f4ca0450e714e277c19145b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4867b5f4ca0450e714e277c19145b56">&#9670;&nbsp;</a></span>performSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void performSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>SuccToSinkTo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DbgValuesToSink</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sink an instruction and its associated debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00976">976</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00929">attemptDebugCopyProp()</a>, <a class="el" href="SmallVector_8h_source.html#l00253">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00358">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00255">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l00093">llvm::DILocation::getMergedLocation()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00663">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01295">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01793">llvm::MachineInstr::setDebugValueUndef()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00817">llvm::MachineBasicBlock::splice()</a>.</p>

</div>
</div>
<a id="a316803c463af8ba2c38182332fb3c8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316803c463af8ba2c38182332fb3c8a4">&#9670;&nbsp;</a></span>SinkingPreventsImplicitNullCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SinkingPreventsImplicitNullCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if MI is likely to be usable as a memory operation by the implicit null check optimization. </p>
<p>This is a "best effort" heuristic, and should not be relied upon for correctness. This returning true does not guarantee that the implicit null check optimization is legal over MI, and this returning false does not guarantee MI cannot possibly be used to do a null check. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00884">884</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">llvm::PPC::PRED_NE</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00322">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a0e5a26098d540497ef0e5df892f774ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5a26098d540497ef0e5df892f774ba">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCoalesces&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a52f2b42a1961a70cd0a2a12e5ad278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a52f2b42a1961a70cd0a2a12e5ad278">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPostRACopySink&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b2bd388e695f08c38030c6892a183b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b2bd388e695f08c38030c6892a183b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSplit&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of critical edges <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1eec7baf4531f508771c495a4b07b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1eec7baf4531f508771c495a4b07b3">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSunk&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> sunk&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1da13a967ff01e9076c55b0b6d158c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1da13a967ff01e9076c55b0b6d158c">&#9670;&nbsp;</a></span>updateLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>SuccBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01440">1440</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00361">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00083">llvm::LaneBitmask::getAll()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00720">llvm::MCRegUnitMaskIterator::isValid()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00539">llvm::MachineBasicBlock::removeLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00563">llvm::MachineBasicBlock::sortUniqueLiveIns()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00246">246</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="add1b68e45590816c3156869e7915c269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1b68e45590816c3156869e7915c269">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00247">247</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="a359e1ff26f6d466d927a61aae45b05c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359e1ff26f6d466d927a61aae45b05c3">&#9670;&nbsp;</a></span>Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> Reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01370">1370</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="HexagonVectorPrint_8cpp_source.html#l00096">addAsmInstr()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00124">llvm::addDirectMem()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01102">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01660">addExclusiveRegPair()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">addHints()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00931">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00702">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00929">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00236">llvm::FunctionLoweringInfo::AddLiveOutRegInfo()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00250">llvm::DwarfExpression::addMachineRegExpression()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00298">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="PPCMachineFunctionInfo_8h_source.html#l00245">llvm::PPCFunctionInfo::addMustSaveCR()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00762">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00385">llvm::GISelInstProfileBuilder::addNodeIDMachineOperand()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00371">llvm::GISelInstProfileBuilder::addNodeIDReg()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00346">llvm::GISelInstProfileBuilder::addNodeIDRegNum()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00352">llvm::GISelInstProfileBuilder::addNodeIDRegType()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00079">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00086">llvm::LiveRegUnits::addReg()</a>, <a class="el" href="MCInstBuilder_8h_source.html#l00031">llvm::MCInstBuilder::addReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01775">addRegAndItsAliases()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01952">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02021">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01873">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00093">llvm::LiveRegUnits::addRegMasked()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00157">llvm::addRegOffset()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegUnits()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00184">addSaveRestoreRegs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00885">llvm::LiveIntervals::addSegmentToEndOfBlock()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02825">AddSubReg()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00640">addToFwdRegWorklist()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00794">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00607">llvm::X86RegisterInfo::adjustStackMapLiveOutMask()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">llvm::MipsSEInstrInfo::adjustStackPtr()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00897">llvm::RegPressureTracker::advance()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00385">llvm::GCNDownwardRPTracker::advanceToNext()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00351">llvm::CCState::AllocateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01851">allocateSGPR32InputImpl()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01790">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01899">llvm::SITargetLowering::allocateSpecialInputVGPRsFixed()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02003">llvm::SITargetLowering::allocateSystemSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01826">allocateVGPR32Input()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00355">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00455">AnalyzeArguments()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00967">llvm::analyzeArguments()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00311">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01046">llvm::analyzeReturnValues()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00281">llvm::AnalyzeVirtRegInBundle()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00321">AnyAliasLiveIn()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00333">llvm::LiveRegSet::appendTo()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02296">llvm::CombinerHelper::applyCombineAnyExtTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02325">llvm::CombinerHelper::applyCombineExtOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02189">llvm::CombinerHelper::applyCombineI2PToP2I()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02204">llvm::CombinerHelper::applyCombineP2IToI2P()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03095">llvm::CombinerHelper::applyNotCmp()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00385">assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02239">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00067">llvm::SystemZFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02304">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00139">llvm::LivePhysRegs::available()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MipsNaClELFStreamer_8cpp_source.html#l00257">llvm::baseRegNeedsLoadStoreMask()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00180">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00171">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00161">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05284">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05237">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00399">buildDefCFAReg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00052">llvm::MachineIRBuilder::buildDirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00065">llvm::MachineIRBuilder::buildIndirectDbgValue()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02102">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00702">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00745">llvm::RegPressureTracker::bumpDeadDefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01043">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00415">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00031">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00117">canBeFeederToNewValueJump()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02876">canClobberPhysRegDefs()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01517">canUseSiblingCall()</a>, <a class="el" href="AArch64CallingConvention_8cpp_source.html#l00128">CC_AArch64_Custom_Block()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06315">CC_AIX()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00169">CC_ARM_AAPCS_Custom_Aggregate()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02852">CC_MipsO32()</a>, <a class="el" href="PPCCallingConv_8cpp_source.html#l00109">CC_PPC32_SPE_CustomSplitFP64()</a>, <a class="el" href="PPCCallingConv_8cpp_source.html#l00138">CC_PPC32_SPE_RetF64()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02903">CC_RISCV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03308">CC_RISCV_FastCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03375">CC_RISCV_GHC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02865">CC_RISCVAssign2XLen()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00104">CC_Sparc64_Full()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00149">CC_Sparc64_Half()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00080">CC_Sparc_Assign_Ret_Split_64()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00054">CC_Sparc_Assign_Split_64()</a>, <a class="el" href="SystemZCallingConv_8h_source.html#l00087">llvm::CC_SystemZ_I128Indirect()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00237">CC_X86_32_MCUInReg()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00026">CC_X86_32_RegCall_Assign2Regs()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00188">CC_X86_32_VectorCall()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00128">CC_X86_64_VectorCall()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00090">CC_X86_VectorCallAssignRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02210">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00241">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00085">llvm::TargetRegisterInfo::checkAllSuperRegsMarked()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00062">checkFrameBase()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l07349">checkLowRegisterList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00431">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02005">llvm::MachineInstr::clearRegisterDeads()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01939">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00415">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">llvm::MachineRegisterInfo::cloneVirtualRegister()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01837">CMSEPopCalleeSaves()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01777">CMSEPushCalleeSaves()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00214">collectVirtualRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00948">llvm::ScheduleDAGMILive::collectVRegUses()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01335">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01627">computeLiveOuts()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00646">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01450">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00047">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01097">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::constrainRegAttrs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00037">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00133">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00106">llvm::LivePhysRegs::contains()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00295">llvm::LiveRegSet::contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00091">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l00614">ContainsReg()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00294">llvm::MIRPrinter::convert()</a>, <a class="el" href="MSP430AsmParser_8cpp_source.html#l00556">convertGR16ToGR8()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00365">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00176">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00045">copyHint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09579">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00244">createAArch64MCAsmInfo()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00138">llvm::LiveIntervals::createAndComputeVirtRegInterval()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00338">createARMMCAsmInfo()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00031">createCSKYMCAsmInfo()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00133">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00131">llvm::LiveIntervals::createEmptyInterval()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04103">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00291">llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00563">llvm::createMemLibcall()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00094">createPPCMCAsmInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00788">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MCInst_8h_source.html#l00115">llvm::MCOperand::createReg()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00035">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00045">createSparcV9MCAsmInfo()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00035">createVEMCAsmInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00284">CustomAssignInRegList()</a>, <a class="el" href="DwarfDebug_8h_source.html#l00266">llvm::DbgCallSiteParam::DbgCallSiteParam()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00343">llvm::CCState::DeallocateReg()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02090">DecodeACC64DSPRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02078">DecodeAFGR64RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01499">DecodeCCRRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02186">DecodeCOP0RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02198">DecodeCOP2RegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00206">DecodeCPRegsRegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00180">DecodeDFPRegsRegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00157">DecodeF128RegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00147">DecodeF32RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01510">DecodeFCCRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01487">DecodeFGR32RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01475">DecodeFGR64RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01521">DecodeFGRCCRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01939">DecodeFMem()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01975">DecodeFMem2()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01993">DecodeFMem3()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02029">DecodeFMemCop2MMR6()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02011">DecodeFMemCop2R6()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01957">DecodeFMemMMR2()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00078">DecodeFPR16RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00100">DecodeFPR32CRegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00089">DecodeFPR32RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00122">DecodeFPR64CRegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00111">DecodeFPR64RegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00168">DecodeFPRegsRegisterClass()</a>, <a class="el" href="ARCDisassembler_8cpp_source.html#l00120">DecodeGPR32RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01402">DecodeGPR64RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00153">DecodeGPRCRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01436">DecodeGPRMM16MovePRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01414">DecodeGPRMM16RegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01425">DecodeGPRMM16ZeroRegisterClass()</a>, <a class="el" href="BPFDisassembler_8cpp_source.html#l00100">DecodeGPRRegisterClass()</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l01852">DecodeGPRSeqPairsClassRegisterClass()</a>, <a class="el" href="MSP430Disassembler_8cpp_source.html#l00091">DecodeGR16RegisterClass()</a>, <a class="el" href="MSP430Disassembler_8cpp_source.html#l00073">DecodeGR8RegisterClass()</a>, <a class="el" href="XCoreDisassembler_8cpp_source.html#l00198">DecodeGRRegsRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02102">DecodeHI32DSPRegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00127">DecodeI32RegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00137">DecodeI64RegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00156">DecodeI64RegsRegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00145">DecodeIntRegsRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02114">DecodeLO32DSPRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01575">DecodeLoadByte15()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01532">DecodeMem()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01554">DecodeMemEVA()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01824">DecodeMemMMGPImm7Lsl2()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01886">DecodeMemMMImm12()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01921">DecodeMemMMImm16()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01750">DecodeMemMMImm4()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01865">DecodeMemMMImm9()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01808">DecodeMemMMSPImm5Lsl2()</a>, <a class="el" href="MSP430Disassembler_8cpp_source.html#l00128">DecodeMemOperand()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00201">DecodeMISCRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02126">DecodeMSA128BRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02162">DecodeMSA128DRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02138">DecodeMSA128HRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l01704">DecodeMSA128Mem()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02150">DecodeMSA128WRegisterClass()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l02174">DecodeMSACtrlRegisterClass()</a>, <a class="el" href="SparcDisassembler_8cpp_source.html#l00192">DecodeQFPRegsRegisterClass()</a>, <a class="el" href="XCoreDisassembler_8cpp_source.html#l00210">DecodeRRegsRegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00167">DecodeV64RegisterClass()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00191">DecodeVM512RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00175">decodeVMaskReg()</a>, <a class="el" href="VEDisassembler_8cpp_source.html#l00181">DecodeVMRegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00164">DecodeVRRegisterClass()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00068">llvm::ShapeT::deduceImm()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">llvm::MachineRegisterInfo::def_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">llvm::MachineRegisterInfo::def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">llvm::MachineRegisterInfo::def_operands()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01245">definesFullReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01504">definesOrUsesFPReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01336">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01178">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07147">llvm::AArch64InstrInfo::describeLoadedValue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01072">llvm::ARMBaseInstrInfo::describeLoadedValue()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00847">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08402">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00581">llvm::RegisterOperands::detectDeadDefs()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02540">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01658">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00133">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00078">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01027">determineFPRegsToClear()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00077">determineLastCalleeSave()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00600">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00588">llvm::TargetRegisterInfo::dumpReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00501">llvm::MachineRegisterInfo::dumpUses()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00160">llvm::ARCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00131">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00254">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00258">emitAligningInstructions()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00133">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveFReg()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00145">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveFRegP()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00150">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveFRegPX()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00140">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveFRegX()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00128">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveLRPair()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00106">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveReg()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00118">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveRegP()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00123">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveRegPX()</a>, <a class="el" href="AArch64WinCOFFStreamer_8cpp_source.html#l00113">llvm::AArch64TargetWinCOFFStreamer::EmitARM64WinCFISaveRegX()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00473">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00452">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00901">emitDebugValueComment()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00527">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01080">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00472">llvm::Thumb1FrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03374">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00360">emitIncrement()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l02369">llvm::X86AsmPrinter::emitInstruction()</a>, <a class="el" href="MipsELFStreamer_8cpp_source.html#l00036">llvm::MipsELFStreamer::emitInstruction()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00837">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00336">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01289">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00450">emitRegUpdate()</a>, <a class="el" href="ARMUnwindOpAsm_8cpp_source.html#l00127">llvm::UnwindOpcodeAssembler::EmitSetSP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02152">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00205">llvm::X86FrameLowering::emitSPUpdate()</a>, <a class="el" href="SymbolRecordMapping_8cpp_source.html#l00520">llvm::codeview::encodeFramePtrReg()</a>, <a class="el" href="MCStreamer_8cpp_source.html#l00836">encodeSEHRegNum()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00682">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00162">eraseGPOpnd()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00180">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00185">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07268">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00066">llvm::ModuloScheduleExpander::expand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04482">Expand2AddrKreg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04461">Expand2AddrUndef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04566">expandLoadStackGuard()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04854">llvm::ARMBaseInstrInfo::expandLoadStackGuardBase()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04490">expandMOV32r1()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01720">llvm::AArch64InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01592">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01002">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02969">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04661">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00613">expandSGPRCopy()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01967">llvm::SelectionDAGBuilder::ExportFromCurrentBlock()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00724">extractParts()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00062">f64AssignAAPCS()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00021">f64AssignAPCS()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00114">f64RetAssign()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01594">llvm::PeelingModuloScheduleExpander::filterInstructions()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05478">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00789">llvm::X86RegisterInfo::findDeadCallerSavedReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00063">findFirstFreeSGPR()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01793">findHoistingInsertPosAndDeps()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01240">findIncDecAfter()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01220">findIncDecBefore()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01309">findNextInsertLocation()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00377">findOnlyInterestingUse()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02166">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l01395">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01034">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l01369">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00985">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00526">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00286">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00264">findSingleRegUse()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00360">findSurvivorBackwards()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00582">findTemporariesForLR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00269">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01995">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="SplitKit_8cpp_source.html#l01480">llvm::SplitEditor::finish()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01112">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00169">flagsNeedToBePreservedBeforeTheTerminators()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03423">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02633">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03277">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02102">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00609">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00546">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00062">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07043">forceReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00157">llvm::RegScavenger::forward()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01101">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02220">llvm::SIRegisterInfo::get32BitRegister()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03380">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04988">getARClassRegisterMask()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01695">getBaseWithConstantOffset()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00109">llvm::getBRegFromDReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04097">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04120">getBundledUseMI()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04226">getConstantZext32Val()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03694">llvm::X86InstrInfo::getConstValDefinedInReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00768">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00742">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00026">llvm::getCRFromCRBit()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="MachineInstr_8h_source.html#l00505">llvm::MachineInstr::getDebugOperandForReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00389">llvm::getDefIgnoringCopies()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03185">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00372">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00149">llvm::getDRegFromBReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00466">GetDSubRegs()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00253">llvm::HexagonMCInstrInfo::getDuplexRegisterNumbering()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00178">getDwarfRegNum()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00057">llvm::MipsFunctionInfo::getEhDataRegFI()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01886">llvm::PeelingModuloScheduleExpander::getEquivalentRegisterIn()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00127">llvm::SystemZMC::getFirstReg()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00315">getFPReg()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00078">llvm::AggressiveAntiDepState::GetGroupRegs()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00066">getHexagonRegisterPair()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00083">llvm::R600RegisterInfo::getHWRegIndex()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01157">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32906">getIndirectThunkSymbol()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="HexagonVectorPrint_8cpp_source.html#l00108">getInstrVecReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00069">llvm::MipsFunctionInfo::getISRRegFI()</a>, <a class="el" href="LanaiBaseInfo_8h_source.html#l00040">llvm::getLanaiRegisterNumbering()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00239">llvm::getLiveLaneMask()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00217">llvm::FunctionLoweringInfo::GetLiveOutRegInfo()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00205">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00258">llvm::getLiveRegs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03533">getLoadStoreRegOpcode()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00076">getLocalId()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l00734">llvm::MipsMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00412">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="HexagonMCCodeEmitter_8cpp_source.html#l00713">llvm::HexagonMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">getMappedReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03152">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">llvm::MCRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00546">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00244">getMax32BitSubRegister()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00264">getMaxCalleeSavedReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00493">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04980">getMClassRegisterMask()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01332">llvm::AMDGPU::getMCReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00101">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02998">getNextIntArgReg()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04315">getNextRegister()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01174">getNextVectorRegister()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02053">getNumAllocatableRegsForConstraints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">llvm::MachineRegisterInfo::getOneDef()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00403">llvm::getOpcodeDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04330">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00166">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04279">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00309">getPairedGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05223">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04920">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="SIProgramInfo_8cpp_source.html#l00031">llvm::SIProgramInfo::getPGMRSrc1()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00681">getPHIDeps()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00425">getPhysicalRegisterVT()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00714">llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01821">llvm::SIRegisterInfo::getPhysRegClass()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01997">getPrologueDeath()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00126">llvm::rdf::PhysicalRegisterInfo::getRefForUnit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02076">llvm::RegisterSDNode::getReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00318">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00076">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00403">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00069">llvm::SystemZMC::getRegAsGR32()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00064">llvm::SystemZMC::getRegAsGR64()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00074">llvm::SystemZMC::getRegAsGRH32()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00970">llvm::TargetRegisterInfo::getRegAsmName()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01734">llvm::SIRegisterInfo::getRegAsmName()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00079">llvm::SystemZMC::getRegAsVR128()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00660">llvm::MachineRegisterInfo::getRegBankOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00634">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00912">llvm::MachineInstr::getRegClassConstraintEffectForVReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02027">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00217">getRegClassFromGRPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00651">llvm::MachineRegisterInfo::getRegClassOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00668">llvm::MachineRegisterInfo::getRegClassOrRegBank()</a>, <a class="el" href="FastISel_8cpp_source.html#l00277">llvm::FastISel::getRegForValue()</a>, <a class="el" href="AMDGPUPALMetadata_8cpp_source.html#l00161">llvm::AMDGPUPALMetadata::getRegister()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03259">llvm::SITargetLowering::getRegisterByName()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l02028">llvm::AVRTargetLowering::getRegisterByName()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00244">llvm::HexagonTargetLowering::getRegisterByName()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00215">llvm::LanaiTargetLowering::getRegisterByName()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l04715">llvm::MipsTargetLowering::getRegisterByName()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15399">llvm::PPCTargetLowering::getRegisterByName()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04552">llvm::RISCVTargetLowering::getRegisterByName()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01018">llvm::SparcTargetLowering::getRegisterByName()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01218">llvm::SystemZTargetLowering::getRegisterByName()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00508">llvm::VETargetLowering::getRegisterByName()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26587">llvm::X86TargetLowering::getRegisterByName()</a>, <a class="el" href="MIParser_8cpp_source.html#l00124">llvm::PerTargetMIParsingState::getRegisterByName()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l01039">llvm::MipsMCCodeEmitter::getRegisterListOpValue()</a>, <a class="el" href="MIParser_8cpp_source.html#l01176">getRegisterName()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00096">getRegisterSize()</a>, <a class="el" href="X86InstComments_8cpp_source.html#l00255">getRegName()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00656">llvm::PPCInstrInfo::getRegNumForOperand()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00280">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00491">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00764">llvm::SystemZFrameLowering::getRegSpillOffset()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02191">getRegularRegInfo()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01494">getRegUnits()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00204">llvm::SIRegisterInfo::getReservedRegs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00189">llvm::ARMBaseRegisterInfo::getReservedRegs()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00135">llvm::HexagonRegisterInfo::getReservedRegs()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00150">llvm::MipsRegisterInfo::getReservedRegs()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00076">llvm::RISCVRegisterInfo::getReservedRegs()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00045">llvm::WebAssemblyRegisterInfo::getReservedRegs()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00378">llvm::X86::getSegmentOverridePrefixForReg()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l01207">getSetupCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00203">getSingleDef()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01378">getSingleLiveInSuccBB()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01307">getSrcRegIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00396">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00255">llvm::R600InstrInfo::getSrcs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01053">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00421">getSubRegForIndex()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01266">getTestBitReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00732">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02943">getv64i1Argument()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00546">llvm::FunctionLoweringInfo::getValueFromVirtualReg()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01648">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01674">getVectorSHLImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03372">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00578">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00271">getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">llvm::MachineRegisterInfo::getVRegName()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00147">llvm::WebAssemblyFunctionInfo::getWARegStackId()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00029">llvm::getWRegFromXReg()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00784">llvm::getX86SubSuperRegister()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00611">llvm::getX86SubSuperRegisterOrZero()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00069">llvm::getXRegFromWReg()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00236">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01670">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03557">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01259">llvm::SelectionDAGBuilder::handleDebugValue()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01504">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00475">handleNormalInst()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00466">handleRegMaskClobber()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00181">llvm::LiveVariables::HandleVirtRegDef()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00129">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="BitTracker_8h_source.html#l00352">llvm::BitTracker::has()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00596">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00042">llvm::MCInstrDesc::hasDefOfPhysReg()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00033">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00596">llvm::MCInstrDesc::hasImplicitUseOfPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00125">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01346">hasOneNonDBGUseInst()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00289">hasOneUse()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02359">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02381">hasOnlyLiveOutUses()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01459">hasRegisterDependency()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00973">llvm::MachineInstr::hasRegisterImplicitUseOperand()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00404">llvm::TargetRegisterInfo::hasRegUnit()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01066">llvm::PPCRegisterInfo::hasReservedSpillSlot()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00139">llvm::RISCVRegisterInfo::hasReservedSpillSlot()</a>, <a class="el" href="FastISel_8cpp_source.html#l00241">llvm::FastISel::hasTrivialKill()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00351">hasUseAfterLoop()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00393">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00084">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00367">llvm::MIRParserImpl::initializeCallSiteInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00063">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00221">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00075">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00024">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01188">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00563">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00536">insertCSRSaves()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01131">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00092">InsertFPConstInst()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00061">InsertFPImmInst()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01707">InsertLDR_STR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01144">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04337">insertNoDuplicates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06975">llvm::AArch64InstrInfo::insertOutlinedCall()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06430">llvm::ARMBaseInstrInfo::insertOutlinedCall()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00761">insertPHI()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00675">InsertSEH()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00161">InsertSPConstInst()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00128">InsertSPImmInst()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">llvm::MachineRegisterInfo::insertVRegByName()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00388">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00414">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00408">instReadsReg()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00255">llvm::FunctionLoweringInfo::InvalidatePHILiveOutRegInfo()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07072">llvm::AArch64InstrInfo::isAddImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05440">llvm::ARMBaseInstrInfo::isAddImmediate()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00875">llvm::MipsInstrInfo::isAddImmediate()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02039">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00321">IsAliasOfSX()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00277">llvm::CCState::isAllocated()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00046">llvm::isARMArea1Register()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00062">llvm::isARMArea2Register()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00074">llvm::isARMArea3Register()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00160">llvm::isARMLowRegister()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02442">isCalleeSavedCR()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00242">llvm::SIMachineFunctionInfo::isCalleeSavedReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00092">llvm::isCalleeSavedRegister()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="WebAssemblyUtilities_8cpp_source.html#l00029">llvm::WebAssembly::isChild()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01439">llvm::MachineInstr::isConstantValuePHI()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00604">llvm::HexagonMCInstrInfo::isDblRegForSubInst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00132">isDblRegForSubInst()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00297">isDefLiveOut()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00152">isEAXLiveIn()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00230">isEvenReg()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00617">llvm::rdf::TargetOperandInfo::isFixedReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00262">isFullCopyOf()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00034">llvm::SystemZ::isHighReg()</a>, <a class="el" href="AllocationOrder_8h_source.html#l00114">llvm::AllocationOrder::isHint()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03360">isHReg()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01188">isIncrementOrDecrement()</a>, <a class="el" href="X86FixupLEAs_8cpp_source.html#l00310">isInefficientLEAReg()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l01966">isInlineValue()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00645">llvm::HexagonMCInstrInfo::isIntReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00127">isIntRegForSubInst()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00649">llvm::HexagonMCInstrInfo::isIntRegForSubInst()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00984">isInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00330">isKilled()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00566">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04383">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00114">llvm::AggressiveAntiDepState::IsLive()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00720">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00557">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00436">llvm::MachineRegisterInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00283">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="SIOptimizeExecMasking_8cpp_source.html#l00274">isLiveOut()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00737">llvm::LiveVariables::isLiveOut()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00728">llvm::LanaiInstrInfo::isLoadFromStackSlotPostFE()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00895">llvm::X86InstrInfo::isLoadFromStackSlotPostFE()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00152">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="AArch64AsmParser_8cpp_source.html#l04118">isMatchingOrAlias()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06534">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom()</a>, <a class="el" href="MicroMipsSizeReduction_8cpp_source.html#l00585">IsMovepDestinationReg()</a>, <a class="el" href="MicroMipsSizeReduction_8cpp_source.html#l00573">IsMovepSrcRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00306">llvm::LiveVariables::isPHIJoin()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00095">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00289">isPlainlyKilled()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00839">llvm::R600InstrInfo::isPredicated()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00748">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l00192">isRegOtherThanSPAndFP()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00263">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00079">isRematerializable()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00331">llvm::AArch64RegisterInfo::isReservedReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00642">llvm::MachineRegisterInfo::isReservedRegUnit()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02196">IsSafeAndProfitableToMove()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00318">isSafeToMove()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03170">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11659">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01270">llvm::AMDGPU::isSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01867">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00071">llvm::CCState::IsShadowAllocatedReg()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00325">isSSA()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00930">llvm::X86InstrInfo::isStoreToStackSlotPostFE()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00193">llvm::isTriviallyDead()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00360">isTwoAddrUse()</a>, <a class="el" href="HexagonVectorPrint_8cpp_source.html#l00073">isVecReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00214">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00579">llvm::PPCInstrInfo::isVFRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02032">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00488">isVRegCompatibleReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00582">llvm::PPCInstrInfo::isVRRegister()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00384">isVShiftRImm()</a>, <a class="el" href="X86InsertWait_8cpp_source.html#l00059">isX87Reg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00133">isYmmOrZmmReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01752">isZero()</a>, <a class="el" href="MachineInstr_8h_source.html#l01327">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00104">llvm::AggressiveAntiDepState::LeaveGroup()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04077">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04622">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04483">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04595">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04296">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l07366">listContainsReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01922">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00358">llvm::ARCInstrInfo::loadImmediate()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00426">llvm::XCoreInstrInfo::loadImmediate()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="BitTracker_8h_source.html#l00357">llvm::BitTracker::lookup()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01033">llvm::PPCRegisterInfo::lowerACCRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00995">llvm::PPCRegisterInfo::lowerACCSpilling()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00721">llvm::SelectionDAGBuilder::LowerAsSTATEPOINT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03645">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00532">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00715">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01092">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28883">LowerCMP_SWAP()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00913">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00794">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00751">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00706">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00486">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01556">llvm::R600TargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02188">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00753">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03420">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00381">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00637">llvm::HexagonTargetLowering::LowerINLINEASM()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01753">llvm::SystemZTargetLowering::LowerReturn()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00206">llvm::SparcTargetLowering::LowerReturn_32()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01147">llvm::HexagonTargetLowering::LowerRETURNADDR()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01052">llvm::LanaiTargetLowering::LowerRETURNADDR()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00132">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00991">llvm::SelectionDAGBuilder::LowerStatepoint()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00966">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06509">mapArgRegToOffsetAIX()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00202">llvm::yaml::MappingTraits&lt; VirtualRegisterDefinition &gt;::mapping()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00260">mapRegToGPRIndex()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00079">llvm::TargetRegisterInfo::markSuperRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00532">llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00707">llvm::BitTracker::MachineEvaluator::mask()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00032">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00046">llvm::MIPatternMatch::OneNonDBGUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00059">llvm::MIPatternMatch::ConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00074">llvm::MIPatternMatch::SpecificConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00435">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02287">llvm::CombinerHelper::matchCombineAnyExtTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02372">llvm::CombinerHelper::matchCombineFNegOfFNeg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02180">llvm::CombinerHelper::matchCombineI2PToP2I()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02198">llvm::CombinerHelper::matchCombineP2IToI2P()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00303">matchDupFromBuildVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03288">matchLoadAndBytePosition()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03018">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03456">matchZeroExtendFromS32()</a>, <a class="el" href="IfConversion_8cpp_source.html#l02114">MaySpeculate()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00245">llvm::MCRegisterInfo::mc_difflist_iterator&lt; SubT &gt;::mc_difflist_iterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00676">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00708">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00607">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00589">llvm::MCSubRegIterator::MCSubRegIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00638">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l01344">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00631">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00518">moveForSingleUse()</a>, <a class="el" href="MVEVPTOptimisationsPass_8cpp_source.html#l00470">MoveVPNOTBeforeFirstUser()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01579">needToReserveScavengingSpillSlots()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03222">nextReg()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00191">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00103">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00435">oneUseDominatesOtherUses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02035">llvm::PPCInstrInfo::onlyFoldImmediate()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01206">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04417">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02561">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00775">packSplitRegsToOrigType()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00078">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00801">llvm::MIRParserImpl::parseCalleeSavedRegister()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, <a class="el" href="MIParser_8cpp_source.html#l03232">llvm::parseNamedRegisterReference()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00191">parseOperands()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03991">parsePhysicalReg()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00541">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="MIParser_8cpp_source.html#l03226">llvm::parseRegisterReference()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01875">peekThroughBitcast()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01725">llvm::PeelingModuloScheduleExpander::peelPrologAndEpilogs()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00114">performCopyPropagation()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="SystemZElimCompare_8cpp_source.html#l00110">preservesValueOf()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00153">llvm::LiveIntervals::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00138">llvm::VirtRegMap::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00734">llvm::MachineOperand::print()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00407">printAsmMRegister()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00518">llvm::MipsAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AVRAsmPrinter_8cpp_source.html#l00085">llvm::AVRAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00449">printAsmVRegister()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00438">printCFIRegister()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00559">llvm::SIScheduleBlock::printDebug()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01641">llvm::AArch64InstPrinter::printGPR64as32()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01648">llvm::AArch64InstPrinter::printGPR64x8()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00826">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01255">llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00708">llvm::AArch64AppleInstPrinter::printInst()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00091">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00480">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00023">llvm::printLivesAt()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01440">llvm::AArch64InstPrinter::printMRSSystemRegister()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01466">llvm::AArch64InstPrinter::printMSRSystemRegister()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01627">llvm::ARMInstPrinter::printMVEVectorList()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00875">llvm::AArch64InstPrinter::printOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00311">llvm::ARMInstPrinter::printOperand()</a>, <a class="el" href="PPCInstPrinter_8cpp_source.html#l00627">llvm::PPCInstPrinter::printOperand()</a>, <a class="el" href="NVPTXInstPrinter_8cpp_source.html#l00084">llvm::NVPTXInstPrinter::printOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00917">llvm::AArch64InstPrinter::printPostIncOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00110">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00174">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00271">printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00193">printRegMIR()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="X86ATTInstPrinter_8cpp_source.html#l00489">llvm::X86ATTInstPrinter::printSTiRegOperand()</a>, <a class="el" href="X86IntelInstPrinter_8cpp_source.html#l00445">llvm::X86IntelInstPrinter::printSTiRegOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01531">llvm::AArch64InstPrinter::printSVERegOp()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01160">llvm::ARMInstPrinter::printT2SOOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01271">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01433">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01500">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01446">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01548">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00930">llvm::AArch64InstPrinter::printVRegOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01614">llvm::AArch64InstPrinter::printZPRasFPR()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01981">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00026">llvm::Win64EH::Instruction::PushNonVol()</a>, <a class="el" href="MachineInstr_8h_source.html#l01306">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l01314">llvm::MachineInstr::readsVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01005">llvm::MachineInstr::readsWritesVirtualRegister()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00294">llvm::GCNUpwardRPTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00765">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">llvm::MachineRegisterInfo::recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">llvm::MachineRegisterInfo::reg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">llvm::MachineRegisterInfo::reg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">llvm::MachineRegisterInfo::reg_nodbg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">llvm::MachineRegisterInfo::reg_nodbg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">llvm::MachineRegisterInfo::reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">llvm::MachineRegisterInfo::reg_operands()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05468">llvm::registerDefinedBetween()</a>, <a class="el" href="MachineInstr_8h_source.html#l01352">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00048">llvm::AArch64RegisterInfo::regNeedsCFI()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00426">regOverlapsSet()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00764">llvm::RegsForValue::RegsForValue()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00470">regToString()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00563">rematerializeCheapDef()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00425">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00145">llvm::LiveIntervals::removeInterval()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00539">llvm::MachineBasicBlock::removeLiveIn()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01688">llvm::LiveIntervals::removePhysRegDefAt()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00089">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00102">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="LiveVariables_8h_source.html#l00246">llvm::LiveVariables::removeVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00210">llvm::LiveVariables::removeVirtualRegisterKilled()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00689">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00732">llvm::RegBankSelect::RepairingPlacement::RepairingPlacement()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00681">llvm::LiveVariables::replaceKillInstruction()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00342">llvm::PPCRegisterInfo::requiresFrameIndexScavenging()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02054">reservePrivateMemoryRegs()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00115">llvm::R600RegisterInfo::reserveRegisterTuples()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00466">llvm::SIMachineFunctionInfo::ReserveWWMRegister()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00259">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00930">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00272">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02446">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00800">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02510">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00448">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZElimCompare_8cpp_source.html#l00133">resultTests()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01893">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00411">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00036">llvm::Win64EH::Instruction::SaveNonVol()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00056">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00042">llvm::Win64EH::Instruction::SaveXMM()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00659">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00561">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01753">llvm::SIScheduler::scheduleVariant()</a>, <a class="el" href="FastISel_8cpp_source.html#l01439">llvm::FastISel::selectBitCast()</a>, <a class="el" href="FastISel_8cpp_source.html#l01488">llvm::FastISel::selectFreeze()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="FastISel_8cpp_source.html#l01246">llvm::FastISel::selectIntrinsicCall()</a>, <a class="el" href="FastISel_8cpp_source.html#l01734">llvm::FastISel::selectOperator()</a>, <a class="el" href="FastISel_8cpp_source.html#l00817">llvm::FastISel::selectPatchpoint()</a>, <a class="el" href="BitTracker_8h_source.html#l00364">llvm::BitTracker::RegisterCell::self()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00853">setAliasRegs()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00110">llvm::WebAssemblyFunctionInfo::setBasePointerVreg()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00132">llvm::setDirectAddressInInstr()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00048">llvm::Win64EH::Instruction::SetFPReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00097">llvm::WebAssemblyFunctionInfo::setFrameBaseVreg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00734">llvm::SIMachineFunctionInfo::setFrameOffsetReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00042">llvm::SparcMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="VEMachineFunctionInfo_8h_source.html#l00038">llvm::VEMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00158">llvm::X86MachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="LiveVariables_8h_source.html#l00309">llvm::LiveVariables::setPHIJoin()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02039">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00607">llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="MCInst_8h_source.html#l00070">llvm::MCOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">llvm::MachineRegisterInfo::setRegBank()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">llvm::MachineRegisterInfo::setRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00678">llvm::MachineRegisterInfo::setRegClassOrRegBank()</a>, <a class="el" href="AMDGPUPALMetadata_8cpp_source.html#l00174">llvm::AMDGPUPALMetadata::setRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02013">llvm::MachineInstr::setRegisterDefReadUndef()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">setRegsToType()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00053">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00725">llvm::SIMachineFunctionInfo::setScratchRSrcReg()</a>, <a class="el" href="LanaiMachineFunctionInfo_8h_source.html#l00045">llvm::LanaiMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MSP430MachineFunctionInfo_8h_source.html#l00050">llvm::MSP430MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00048">llvm::SparcMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00155">llvm::X86MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00297">llvm::AArch64FunctionInfo::setSRetReturnReg()</a>, <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00047">llvm::HexagonMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00032">llvm::MipsFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00739">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00543">llvm::SIMachineFunctionInfo::setTIDReg()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00622">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00091">llvm::WebAssemblyFunctionInfo::setVarargBufferVreg()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02250">llvm::TargetLoweringBase::shouldLocalize()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00454">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l00319">SimplifyShortImmForm()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l00369">SimplifyShortMoveForm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00046">llvm::SIRegisterInfo::SIRegisterInfo()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01422">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00199">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00232">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00112">llvm::Mips16FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00179">llvm::MSP430FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02291">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00764">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02409">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00415">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00669">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00661">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00988">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00271">llvm::AVRRegisterInfo::splitReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01714">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00147">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00051">llvm::CriticalAntiDepBreaker::StartBlock()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00080">llvm::LivePhysRegs::stepForward()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00883">stripValuesNotDefiningMask()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00331">llvm::MCRegisterInfo::sub_and_superregs_inclusive()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00302">llvm::MCRegisterInfo::subregs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00309">llvm::MCRegisterInfo::subregs_inclusive()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00087">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00077">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00315">llvm::MCRegisterInfo::superregs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00323">llvm::MCRegisterInfo::superregs_inclusive()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01195">swapAntiDependences()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01947">swapRegAndNonRegOperand()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00049">llvm::SystemZFrameLowering::SystemZFrameLowering()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00186">toCallerWindow()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01095">toggleKills()</a>, <a class="el" href="AMDGPUPALMetadata_8cpp_source.html#l00603">llvm::AMDGPUPALMetadata::toString()</a>, <a class="el" href="Thumb2ITBlockPass_8cpp_source.html#l00081">TrackDefUses()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06244">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00771">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00989">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00826">llvm::MachineRegisterInfo::updateDbgUsersToReg()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00517">llvm::HexagonPacketizerList::updateOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01178">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05302">updateOperandRegConstraints()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00892">updatePhysDepsUpwards()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01481">UpdatePredRedefs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01115">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="WebAssemblyDebugValueManager_8cpp_source.html#l00044">llvm::WebAssemblyDebugValueManager::updateReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00373">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="FastISel_8cpp_source.html#l00401">llvm::FastISel::updateValueMap()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">llvm::MachineRegisterInfo::use_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00485">llvm::MachineRegisterInfo::use_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00560">llvm::MachineRegisterInfo::use_nodbg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00543">llvm::MachineRegisterInfo::use_nodbg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00526">llvm::MachineRegisterInfo::use_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00469">llvm::MachineRegisterInfo::use_operands()</a>, <a class="el" href="X86DomainReassignment_8cpp_source.html#l00522">usedAsAddr()</a>, <a class="el" href="X86EvexToVex_8cpp_source.html#l00117">usesExtendedRegister()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00472">llvm::Mips16InstrInfo::validImmediate()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00595">llvm::RegisterBankInfo::InstructionMapping::verify()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03616">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00374">VerifyLowRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">llvm::MachineRegisterInfo::verifyUseList()</a>, and <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02716">llvm::SelectionDAGBuilder::visitBitTestCase()</a>.</p>

</div>
</div>
<a id="a3b48f4c83665c4a2ece4938ffc9ffbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b48f4c83665c4a2ece4938ffc9ffbcd">&#9670;&nbsp;</a></span>sinking</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code sinking</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00247">247</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="aa9bd07756e340f92183dcefa9f7a2e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bd07756e340f92183dcefa9f7a2e80">&#9670;&nbsp;</a></span>SinkLoadBlocksThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SinkLoadBlocksThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-blocks-threshold&quot;, cl::desc(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;), cl::init(20), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-blocks-threshold&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(20)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8d28cf4a9945cff456d43a35c1875e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8d28cf4a9945cff456d43a35c1875e">&#9670;&nbsp;</a></span>SinkLoadInstsPerBlockThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SinkLoadInstsPerBlockThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-instrs-threshold&quot;, cl::desc(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;), cl::init(2000), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-load-instrs-threshold&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> a load <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(2000)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c7481f16f672682570159c664e85ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c7481f16f672682570159c664e85ca">&#9670;&nbsp;</a></span>SplitEdgeProbabilityThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SplitEdgeProbabilityThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>-probability-threshold&quot;, cl::desc( &quot;Percentage threshold <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>-probability-threshold&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Percentage threshold <a class="el" href="NVVMReflect_8cpp.html#adbe3fa02a27f967fb4552e3e608be5ce">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(40)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a090dd2b3e5094e686da7077ca7677e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090dd2b3e5094e686da7077ca7677e7a">&#9670;&nbsp;</a></span>SplitEdges</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; SplitEdges(&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>&quot;, cl::desc(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-<a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html#a53d40798a77c56a7b70b251cfcebc850">split</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="X86AvoidStoreForwardingBlocks_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f36ed1bc17fc1aa97fe291c439a0698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f36ed1bc17fc1aa97fe291c439a0698">&#9670;&nbsp;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* TRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LiveInRegUnits(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01371">MachineSink.cpp:1371</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01371">1371</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00040">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01326">llvm::DwarfCompileUnit::addAddress()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01351">llvm::DwarfCompileUnit::addComplexAddress()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00221">llvm::SIMachineFunctionInfo::addDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00199">llvm::SIMachineFunctionInfo::addDispatchPtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01102">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01660">addExclusiveRegPair()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00228">llvm::SIMachineFunctionInfo::addFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00235">llvm::SIMachineFunctionInfo::addImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00213">llvm::SIMachineFunctionInfo::addKernargSegmentPtr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00250">llvm::DwarfExpression::addMachineRegExpression()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00190">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00206">llvm::SIMachineFunctionInfo::addQueuePtr()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00079">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00086">llvm::LiveRegUnits::addReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01775">addRegAndItsAliases()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00093">llvm::LiveRegUnits::addRegMasked()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00480">addRegsToSet()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegUnits()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02196">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02825">AddSubReg()</a>, <a class="el" href="LiveVariables_8h_source.html#l00236">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00200">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00794">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00948">llvm::RegPressureTracker::advance()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01948">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00608">allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00264">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00355">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03154">llvm::X86InstrInfo::analyzeBranchPredicate()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00311">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00321">AnyAliasLiveIn()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00262">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01271">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00088">llvm::LanaiInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05462">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00670">llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00132">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01611">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02239">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00067">llvm::SystemZFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01343">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05284">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05237">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00240">buildAnyextOrCopy()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05243">buildCallOperands()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00296">buildGitPtr()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00794">buildScratchExecCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01043">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00415">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00117">canBeFeederToNewValueJump()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02876">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02840">canClobberReachingPhysRegUse()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01648">canInstrSubstituteCmpInstr()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01267">canRenameUpToDef()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00128">CC_X86_64_VectorCall()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10951">checkAndUpdateCPSRKill()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32123">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01420">clearKillFlags()</a>, <a class="el" href="RegisterCoalescer_8h_source.html#l00060">llvm::CoalescerPair::CoalescerPair()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l01778">collectRegDefs()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03565">computeIndirectRegAndOffset()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02562">computeIndirectRegIndex()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00242">llvm::computeLiveIns()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00421">llvm::HexagonBlockRanges::computeLiveMap()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01627">computeLiveOuts()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01450">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01264">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00321">llvm::MachineInstrBuilder::constrainAllUses()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00092">llvm::constrainOperandRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00133">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00294">llvm::MIRPrinter::convert()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00481">convertArgumentInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00493">llvm::MIRPrinter::convertCallSiteObjects()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00365">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00045">copyHint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00889">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01676">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03441">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00326">copyPhysSubRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03135">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01794">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00149">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00065">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00052">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03163">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03179">llvm::createILPListDAGScheduler()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00162">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01573">llvm::createLoadClusterDAGMutation()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00034">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01367">llvm::TargetInstrInfo::createMIROperandComment()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00548">llvm::ARMBaseInstrInfo::createMIROperandComment()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02751">createPostIncLoadStore()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03149">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01580">llvm::createStoreClusterDAGMutation()</a>, <a class="el" href="MachineInstr_8h_source.html#l01336">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01178">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07147">llvm::AArch64InstrInfo::describeLoadedValue()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00847">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08402">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08369">describeMOVrrLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07112">describeORRLoadedValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02540">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01658">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00860">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00133">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00078">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01270">llvm::SIFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01323">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00600">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00350">doesModifyCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00126">llvm::PressureDiff::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00095">llvm::RegisterPressure::dump()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00081">llvm::RegisterBank::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00075">llvm::SDep::dump()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01601">dump_registers()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00588">llvm::TargetRegisterInfo::dumpReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01342">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01169">emitAlignedDPRCS2Spills()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00473">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l02466">llvm::DwarfDebug::emitDebugLocValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10945">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01954">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00527">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01080">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03704">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03618">emitIndirectSrc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03808">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10983">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33782">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03424">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04806">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00837">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01520">estimateRSStackSizeLimit()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07268">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07235">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04603">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04626">expandNOVLXStore()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01720">llvm::AArch64InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01653">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00843">llvm::VEInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04661">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04588">expandXorFP()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00543">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11450">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l04690">FindAllMemoryUses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05478">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01793">findHoistingInsertPosAndDeps()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01309">findNextInsertLocation()</a>, <a class="el" href="MachineInstr_8h_source.html#l01395">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01034">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l01369">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00985">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01237">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01569">llvm::ARMTargetLowering::findRepresentativeClass()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02457">llvm::X86TargetLowering::findRepresentativeClass()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00526">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00360">findSurvivorBackwards()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="MVEVPTBlockPass_8cpp_source.html#l00066">findVCMPToFoldIntoVPST()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00260">firstCommonClass()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01112">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00563">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05494">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00747">forAllMIsUntilDef()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00080">foreachUnit()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00595">llvm::MipsInstrInfo::genInstrWithNewOpc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02278">llvm::AArch64InstrInfo::getAddrModeFromMemoryOp()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01548">llvm::MachineBasicBlock::getBeginClobberMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04097">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04120">getBundledUseMI()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00065">llvm::TargetFrameLowering::getCalleeSaves()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00141">getCopyRegClasses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04958">getCorrespondingDRegAndLane()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03185">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00466">GetDSubRegs()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00178">getDwarfRegNum()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01554">llvm::MachineBasicBlock::getEndClobberMask()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00367">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04988">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00277">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00278">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00537">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00086">llvm::AVRRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00244">getMax32BitSubRegister()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00264">getMaxCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01095">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06054">getMemcpyLoadsAndStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00241">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00798">llvm::LanaiInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02731">llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02262">llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01074">llvm::TargetInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00101">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00193">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02053">getNumAllocatableRegsForConstraints()</a>, <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00306">llvm::GCNTTIImpl::getNumberOfRegisters()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03022">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05754">llvm::ARMBaseInstrInfo::getOutliningCandidateInfo()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00753">llvm::RISCVInstrInfo::getOutliningCandidateInfo()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00795">llvm::RISCVInstrInfo::getOutliningType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06091">llvm::ARMBaseInstrInfo::getOutliningType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05223">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04920">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00076">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00047">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00873">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00941">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00912">llvm::MachineInstr::getRegClassConstraintEffectForVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00804">getRegClassesForCopy()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11775">llvm::SITargetLowering::getRegClassFor()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11229">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17777">llvm::ARMTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00206">llvm::BPFTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03242">llvm::HexagonTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00236">llvm::LanaiTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00394">llvm::MSP430TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04254">llvm::NVPTXTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15100">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04139">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03262">llvm::SparcTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01127">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02615">llvm::VETargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51183">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MIParser_8cpp_source.html#l01176">getRegisterName()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00085">getRegistersForValue()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08029">GetRegistersForValue()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00096">getRegisterSize()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00059">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01494">getRegUnits()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01378">getSingleLiveInSuccBB()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00389">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00526">getSubRegForClass()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00421">getSubRegForIndex()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00659">getTag()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00094">llvm::VirtRegMap::getTargetRegInfo()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00067">getVGPRSpillLaneOrTempRegister()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01488">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01504">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::hasBP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00228">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00435">llvm::VEFrameLowering::hasBP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00093">llvm::MipsFrameLowering::hasFP()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00026">hasRAWHazard()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00127">hasVectorOperands()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00147">hasWriteToReadDep()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00971">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00393">hoistAndMergeSGPRInits()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00066">llvm::LivePhysRegs::init()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00073">llvm::LiveRegUnits::init()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00110">INITIALIZE_PASS()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00139">llvm::outliner::Candidate::initLRU()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00563">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00536">insertCSRSaves()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03342">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00388">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00414">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00408">instReadsReg()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp.html#ad299727e45d144c27843f00d849cdc2c">InstReorderLimit()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00662">interpretValues()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02209">llvm::AArch64InstrInfo::isCandidateToMergeOrPair()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00536">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l01018">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00149">isCrossCopy()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00090">isDefBetween()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l01213">isEFLAGSLive()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02776">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00282">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00872">llvm::GCNTTIImpl::isInlineAsmSourceOfDivergence()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00984">isInvariantStore()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02743">isLdStSafeToCluster()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01133">llvm::TargetLoweringBase::isLegalRC()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00152">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05726">isLRAvailable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05751">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00336">isNopCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03551">llvm::isNZCVTouchedInInstructionRange()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01091">llvm::isOfRegClass()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l04659">IsOperandAMemoryOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00573">llvm::MachineRegisterInfo::isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00588">llvm::MachineRegisterInfo::isPhysRegUsed()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02083">llvm::ARMBaseInstrInfo::isProfitableToIfCvt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01277">llvm::AMDGPU::isRegIntersect()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l00192">isRegOtherThanSPAndFP()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00642">llvm::MachineRegisterInfo::isReservedRegUnit()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02196">IsSafeAndProfitableToMove()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01025">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11659">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01270">llvm::AMDGPU::isSGPR()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00168">isSGPRToVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03606">isSubRegOf()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00250">isUnsafeToMoveAcross()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00745">isValidCopy()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02704">llvm::HexagonInstrInfo::isValidOffset()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00161">isVGPRToSGPRCopy()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00488">isVRegCompatibleReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01327">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04622">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00502">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00058">llvm::LivePhysRegs::LivePhysRegs()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00039">llvm::LiveRegUnits::LiveRegUnits()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03516">loadM0FromVGPR()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03422">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01355">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00209">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00124">llvm::MipsInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02004">llvm::PPCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00169">llvm::RISCVInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01498">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00322">llvm::ARCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00159">llvm::AVRInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03826">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03397">loadRegPairFromStackSlot()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00271">lookupCandidateBaseReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02858">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01539">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00906">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01211">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00502">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00500">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00376">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03645">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00532">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00715">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01092">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="FastISel_8cpp_source.html#l01048">llvm::FastISel::lowerCallTo()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00794">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00848">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02188">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00659">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00519">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02445">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00132">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00242">lowerShiftReservedVGPR()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00468">matchSwap()</a>, <a class="el" href="MipsOptionRecord_8h_source.html#l00040">llvm::MipsRegInfoRecord::MipsRegInfoRecord()</a>, <a class="el" href="MachineInstr_8h_source.html#l01344">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00057">llvm::rdf::operator&lt;&lt;()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02979">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04136">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02352">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04611">llvm::TargetLowering::ParseConstraints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02612">llvm::SITargetLowering::passSpecialInputs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07954">patchMatchingInput()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00114">performCopyPropagation()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03706">llvm::X86InstrInfo::preservesZeroValueInReg()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00631">llvm::MIPrinter::print()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00761">llvm::RegisterBankInfo::OperandsMapper::print()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00086">llvm::RegisterBank::print()</a>, <a class="el" href="RegisterUsageInfo_8cpp_source.html#l00072">llvm::PhysicalRegisterUsageInfo::print()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00526">llvm::MachineFunction::print()</a>, <a class="el" href="LiveIntervalUnion_8cpp_source.html#l00082">llvm::LiveIntervalUnion::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00718">llvm::MachineOperand::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01590">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00330">llvm::MachineBasicBlock::print()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AVRAsmPrinter_8cpp_source.html#l00085">llvm::AVRAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00611">printCFI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00438">printCFIRegister()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00252">printCustomRegMask()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00480">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00883">PrintNodeInfo()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00110">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00174">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00271">printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00193">printRegMIR()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00141">llvm::printRegUnit()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00516">llvm::MachineOperand::printSubRegIdx()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00164">llvm::printVRegOrUnit()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01237">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01981">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00566">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01180">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l01306">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00810">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00930">llvm::LiveInterval::refineSubRanges()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05468">llvm::registerDefinedBetween()</a>, <a class="el" href="MachineInstr_8h_source.html#l01352">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00426">regOverlapsSet()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00416">regsAreCompatible()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00470">regToString()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00419">llvm::TargetInstrInfo::reMaterialize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">llvm::ARMBaseInstrInfo::reMaterialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01124">llvm::X86InstrInfo::reMaterialize()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00563">rematerializeCheapDef()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00425">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01688">llvm::LiveIntervals::removePhysRegDefAt()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00089">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00102">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00732">llvm::RegBankSelect::RepairingPlacement::RepairingPlacement()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03131">llvm::PPCInstrInfo::replaceInstrOperandWithImm()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00427">reportMismatch()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02054">reservePrivateMemoryRegs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00338">llvm::SIMachineFunctionInfo::reserveVGPRforSGPRSpills()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00259">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02421">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01472">llvm::ARMFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00272">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02446">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00800">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00448">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00520">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00067">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00411">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00062">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00659">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00606">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00829">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="FastISel_8cpp_source.html#l00817">llvm::FastISel::selectPatchpoint()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00082">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00853">setAliasRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05015">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02039">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00438">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00622">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00363">shareSameRegisterFile()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02782">llvm::PPCInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00613">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00884">SinkingPreventsImplicitNullCheck()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00199">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02279">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01432">llvm::ARMFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00232">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02291">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00764">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00415">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00669">spillVGPRtoAGPR()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00988">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03245">storeRegPairToStackSlot()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00245">llvm::MipsSEInstrInfo::storeRegToStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03268">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01114">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00166">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00116">llvm::MipsInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01944">llvm::PPCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00134">llvm::RISCVInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01365">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00293">llvm::ARCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00120">llvm::AVRInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03791">llvm::X86InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86TileConfig_8cpp_source.html#l00105">storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00883">stripValuesNotDefiningMask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00087">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00077">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="Thumb2ITBlockPass_8cpp_source.html#l00081">TrackDefUses()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00175">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01036">tryConstantFoldOp()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02493">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01394">tryToFindRegisterToRename()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00090">tryToGetTargetInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06244">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00592">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00989">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01440">updateLiveIn()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00195">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01178">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05302">updateOperandRegConstraints()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00892">updatePhysDepsUpwards()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01481">UpdatePredRedefs()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00074">llvm::VirtRegMap::VirtRegMap()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00028">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="a3cfbeca720ee7c1651554ea23a701a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cfbeca720ee7c1651554ea23a701a91">&#9670;&nbsp;</a></span>UseBlockFreqInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; UseBlockFreqInfo(&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-bfi&quot;, cl::desc(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to <a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>-bfi&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to <a class="el" href="LICM_8cpp.html#a2ddaf05723dbbbfc030eaa96235dd6f7">sink</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:03:57 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
