{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678401265489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401265490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:34:25 2023 " "Processing started: Thu Mar  9 17:34:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401265490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401265490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401265490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678401266278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678401266278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab6vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgrewallab6vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgrewallab6vhdl-adder " "Found design unit 1: rgrewallab6vhdl-adder" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678401280193 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab6vhdl " "Found entity 1: rgrewallab6vhdl" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678401280193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab6vhdl " "Elaborating entity \"rgrewallab6vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678401280238 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(26) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(26): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280240 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(27) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(27): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280240 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(29) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(29): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280240 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(30) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(30): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280241 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(32) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(32): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280241 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(33) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(33): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280241 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(35) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(35): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280241 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(36) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(36): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401280241 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carryin rgrewallab6vhdl.vhd(19) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(19): inferring latch(es) for signal or variable \"carryin\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678401280242 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry rgrewallab6vhdl.vhd(19) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(19): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678401280242 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[1\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[1\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[2\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[2\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[3\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[3\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[0\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[0\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[1\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[1\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[2\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[2\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280243 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[3\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[3\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401280244 "|rgrewallab6vhdl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[0\] GND " "Pin \"Hex1\[0\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[1\] GND " "Pin \"Hex1\[1\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] GND " "Pin \"Hex1\[2\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] VCC " "Pin \"Hex1\[3\]\" is stuck at VCC" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[0\] GND " "Pin \"Hex2\[0\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[1\] GND " "Pin \"Hex2\[1\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[2\] GND " "Pin \"Hex2\[2\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[3\] VCC " "Pin \"Hex2\[3\]\" is stuck at VCC" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[4\] GND " "Pin \"Hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[5\] GND " "Pin \"Hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] GND " "Pin \"Hex2\[6\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401280822 "|rgrewallab6vhdl|Hex2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678401280822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678401280927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678401281351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678401281351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678401281451 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678401281451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678401281451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678401281451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401281487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:34:41 2023 " "Processing ended: Thu Mar  9 17:34:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401281487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401281487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401281487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401281487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678401283057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401283058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:34:42 2023 " "Processing started: Thu Mar  9 17:34:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401283058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678401283058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678401283059 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678401283231 ""}
{ "Info" "0" "" "Project  = rgrewallab6vhdl" {  } {  } 0 0 "Project  = rgrewallab6vhdl" 0 0 "Fitter" 0 0 1678401283232 ""}
{ "Info" "0" "" "Revision = rgrewallab6vhdl" {  } {  } 0 0 "Revision = rgrewallab6vhdl" 0 0 "Fitter" 0 0 1678401283232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678401283450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678401283454 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgrewallab6vhdl 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rgrewallab6vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678401283468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678401283533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678401283533 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678401284107 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678401284136 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678401284319 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678401298975 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401299019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678401299023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678401299023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678401299024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678401299024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678401299024 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678401299024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678401299025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678401299025 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678401299025 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401299061 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1678401311492 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab6vhdl.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab6vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678401311492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678401311493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678401311495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678401311495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678401311495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678401311498 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678401311621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401313820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678401316322 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678401317945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401317945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678401318876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678401326531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678401326531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678401327177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678401327177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401327180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678401329233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678401329275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678401329729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678401329729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678401330157 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678401333387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/output_files/rgrewallab6vhdl.fit.smsg " "Generated suppressed messages file C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/output_files/rgrewallab6vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678401333817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6129 " "Peak virtual memory: 6129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401334487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:35:34 2023 " "Processing ended: Thu Mar  9 17:35:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401334487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401334487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401334487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678401334487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678401335999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401336000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:35:35 2023 " "Processing started: Thu Mar  9 17:35:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401336000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678401336000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678401336000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678401337124 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678401344009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401344576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:35:44 2023 " "Processing ended: Thu Mar  9 17:35:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401344576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401344576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401344576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678401344576 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678401345288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678401346155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401346155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:35:45 2023 " "Processing started: Thu Mar  9 17:35:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401346155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678401346155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_sta rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678401346156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678401346349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678401347367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678401347367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401347430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401347430 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1678401348093 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab6vhdl.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab6vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678401348132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401348133 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State State " "create_clock -period 1.000 -name State State" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678401348134 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678401348134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678401348135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678401348135 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678401348136 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678401348164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678401348183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678401348183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.626 " "Worst-case setup slack is -1.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626              -4.762 State  " "   -1.626              -4.762 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401348186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.114 " "Worst-case hold slack is 1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 State  " "    1.114               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401348191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401348198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401348202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.245 " "Worst-case minimum pulse width slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 State  " "    0.245               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401348206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401348206 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678401348223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678401348274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678401349076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678401349183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678401349194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678401349194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.693 " "Worst-case setup slack is -1.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693              -4.993 State  " "   -1.693              -4.993 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401349197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.116 " "Worst-case hold slack is 1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 State  " "    1.116               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401349202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401349210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401349228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.234 " "Worst-case minimum pulse width slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 State  " "    0.234               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401349238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401349238 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678401349253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678401349453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678401350067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678401350146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678401350152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678401350152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.410 " "Worst-case setup slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -1.142 State  " "   -0.410              -1.142 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.548 " "Worst-case hold slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 State  " "    0.548               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401350184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401350191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.005 " "Worst-case minimum pulse width slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 State  " "    0.005               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350194 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678401350220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678401350448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678401350449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678401350449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.342 " "Worst-case setup slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -0.949 State  " "   -0.342              -0.949 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.520 " "Worst-case hold slack is 0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 State  " "    0.520               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401350464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678401350470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.003 " "Worst-case minimum pulse width slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 State  " "    0.003               0.000 State " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678401350483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678401350483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678401352544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678401352545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401352680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:35:52 2023 " "Processing ended: Thu Mar  9 17:35:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401352680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401352680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401352680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678401352680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678401353973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401353974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:35:53 2023 " "Processing started: Thu Mar  9 17:35:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401353974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678401353974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678401353974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678401355349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgrewallab6vhdl.vo C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/simulation/questa/ simulation " "Generated file rgrewallab6vhdl.vo in folder \"C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678401355433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401355532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:35:55 2023 " "Processing ended: Thu Mar  9 17:35:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401355532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401355532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401355532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678401355532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678401356269 ""}
