INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coproc_custom0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genexu_MUL_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_6stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC/activecore/designs/rtl/sigma/syn/syn_6stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
