
TestAVR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003a2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001ac  00800060  00003a2e  00003ac2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000140  0080020c  0080020c  00003c6e  2**0
                  ALLOC
  3 .stab         00003900  00000000  00000000  00003c70  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000185e  00000000  00000000  00007570  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00008dce  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d1  00000000  00000000  00008f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002010  00000000  00000000  0000911f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001161  00000000  00000000  0000b12f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001003  00000000  00000000  0000c290  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000d294  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002be  00000000  00000000  0000d434  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000090e  00000000  00000000  0000d6f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000e000  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 4f 0c 	jmp	0x189e	; 0x189e <__vector_1>
       8:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <__vector_2>
       c:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 7e 0a 	jmp	0x14fc	; 0x14fc <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 44 08 	jmp	0x1088	; 0x1088 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e2       	ldi	r30, 0x2E	; 46
      68:	fa e3       	ldi	r31, 0x3A	; 58
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 30       	cpi	r26, 0x0C	; 12
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	ac e0       	ldi	r26, 0x0C	; 12
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 34       	cpi	r26, 0x4C	; 76
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 92 1a 	call	0x3524	; 0x3524 <main>
      8a:	0c 94 15 1d 	jmp	0x3a2a	; 0x3a2a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 bd 1c 	jmp	0x397a	; 0x397a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a3 e0       	ldi	r26, 0x03	; 3
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d9 1c 	jmp	0x39b2	; 0x39b2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c9 1c 	jmp	0x3992	; 0x3992 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e5 1c 	jmp	0x39ca	; 0x39ca <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c9 1c 	jmp	0x3992	; 0x3992 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e5 1c 	jmp	0x39ca	; 0x39ca <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 bd 1c 	jmp	0x397a	; 0x397a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	83 e0       	ldi	r24, 0x03	; 3
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d9 1c 	jmp	0x39b2	; 0x39b2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c9 1c 	jmp	0x3992	; 0x3992 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 e5 1c 	jmp	0x39ca	; 0x39ca <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 c9 1c 	jmp	0x3992	; 0x3992 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 e5 1c 	jmp	0x39ca	; 0x39ca <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 c9 1c 	jmp	0x3992	; 0x3992 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 e5 1c 	jmp	0x39ca	; 0x39ca <__epilogue_restores__+0x18>

00000752 <__floatsisf>:
     752:	a8 e0       	ldi	r26, 0x08	; 8
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x12>
     75e:	9b 01       	movw	r18, r22
     760:	ac 01       	movw	r20, r24
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	89 83       	std	Y+1, r24	; 0x01
     766:	da 01       	movw	r26, r20
     768:	c9 01       	movw	r24, r18
     76a:	88 27       	eor	r24, r24
     76c:	b7 fd       	sbrc	r27, 7
     76e:	83 95       	inc	r24
     770:	99 27       	eor	r25, r25
     772:	aa 27       	eor	r26, r26
     774:	bb 27       	eor	r27, r27
     776:	b8 2e       	mov	r11, r24
     778:	21 15       	cp	r18, r1
     77a:	31 05       	cpc	r19, r1
     77c:	41 05       	cpc	r20, r1
     77e:	51 05       	cpc	r21, r1
     780:	19 f4       	brne	.+6      	; 0x788 <__floatsisf+0x36>
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	89 83       	std	Y+1, r24	; 0x01
     786:	3a c0       	rjmp	.+116    	; 0x7fc <__floatsisf+0xaa>
     788:	88 23       	and	r24, r24
     78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x64>
     78c:	20 30       	cpi	r18, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	38 07       	cpc	r19, r24
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	48 07       	cpc	r20, r24
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	58 07       	cpc	r21, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <__floatsisf+0x54>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	9f ec       	ldi	r25, 0xCF	; 207
     7a4:	30 c0       	rjmp	.+96     	; 0x806 <__floatsisf+0xb4>
     7a6:	ee 24       	eor	r14, r14
     7a8:	ff 24       	eor	r15, r15
     7aa:	87 01       	movw	r16, r14
     7ac:	e2 1a       	sub	r14, r18
     7ae:	f3 0a       	sbc	r15, r19
     7b0:	04 0b       	sbc	r16, r20
     7b2:	15 0b       	sbc	r17, r21
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <__floatsisf+0x68>
     7b6:	79 01       	movw	r14, r18
     7b8:	8a 01       	movw	r16, r20
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	c8 2e       	mov	r12, r24
     7be:	d1 2c       	mov	r13, r1
     7c0:	dc 82       	std	Y+4, r13	; 0x04
     7c2:	cb 82       	std	Y+3, r12	; 0x03
     7c4:	ed 82       	std	Y+5, r14	; 0x05
     7c6:	fe 82       	std	Y+6, r15	; 0x06
     7c8:	0f 83       	std	Y+7, r16	; 0x07
     7ca:	18 87       	std	Y+8, r17	; 0x08
     7cc:	c8 01       	movw	r24, r16
     7ce:	b7 01       	movw	r22, r14
     7d0:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__clzsi2>
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	84 f4       	brge	.+32     	; 0x7fc <__floatsisf+0xaa>
     7dc:	08 2e       	mov	r0, r24
     7de:	04 c0       	rjmp	.+8      	; 0x7e8 <__floatsisf+0x96>
     7e0:	ee 0c       	add	r14, r14
     7e2:	ff 1c       	adc	r15, r15
     7e4:	00 1f       	adc	r16, r16
     7e6:	11 1f       	adc	r17, r17
     7e8:	0a 94       	dec	r0
     7ea:	d2 f7       	brpl	.-12     	; 0x7e0 <__floatsisf+0x8e>
     7ec:	ed 82       	std	Y+5, r14	; 0x05
     7ee:	fe 82       	std	Y+6, r15	; 0x06
     7f0:	0f 83       	std	Y+7, r16	; 0x07
     7f2:	18 87       	std	Y+8, r17	; 0x08
     7f4:	c8 1a       	sub	r12, r24
     7f6:	d9 0a       	sbc	r13, r25
     7f8:	dc 82       	std	Y+4, r13	; 0x04
     7fa:	cb 82       	std	Y+3, r12	; 0x03
     7fc:	ba 82       	std	Y+2, r11	; 0x02
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     806:	28 96       	adiw	r28, 0x08	; 8
     808:	e9 e0       	ldi	r30, 0x09	; 9
     80a:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x12>

0000080e <__fixsfsi>:
     80e:	ac e0       	ldi	r26, 0x0C	; 12
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	ed e0       	ldi	r30, 0x0D	; 13
     814:	f4 e0       	ldi	r31, 0x04	; 4
     816:	0c 94 cd 1c 	jmp	0x399a	; 0x399a <__prologue_saves__+0x20>
     81a:	69 83       	std	Y+1, r22	; 0x01
     81c:	7a 83       	std	Y+2, r23	; 0x02
     81e:	8b 83       	std	Y+3, r24	; 0x03
     820:	9c 83       	std	Y+4, r25	; 0x04
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	be 01       	movw	r22, r28
     828:	6b 5f       	subi	r22, 0xFB	; 251
     82a:	7f 4f       	sbci	r23, 0xFF	; 255
     82c:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     830:	8d 81       	ldd	r24, Y+5	; 0x05
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	61 f1       	breq	.+88     	; 0x88e <__stack+0x2f>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	50 f1       	brcs	.+84     	; 0x88e <__stack+0x2f>
     83a:	84 30       	cpi	r24, 0x04	; 4
     83c:	21 f4       	brne	.+8      	; 0x846 <__fixsfsi+0x38>
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
     840:	88 23       	and	r24, r24
     842:	51 f1       	breq	.+84     	; 0x898 <__stack+0x39>
     844:	2e c0       	rjmp	.+92     	; 0x8a2 <__stack+0x43>
     846:	2f 81       	ldd	r18, Y+7	; 0x07
     848:	38 85       	ldd	r19, Y+8	; 0x08
     84a:	37 fd       	sbrc	r19, 7
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__stack+0x2f>
     84e:	6e 81       	ldd	r22, Y+6	; 0x06
     850:	2f 31       	cpi	r18, 0x1F	; 31
     852:	31 05       	cpc	r19, r1
     854:	1c f0       	brlt	.+6      	; 0x85c <__fixsfsi+0x4e>
     856:	66 23       	and	r22, r22
     858:	f9 f0       	breq	.+62     	; 0x898 <__stack+0x39>
     85a:	23 c0       	rjmp	.+70     	; 0x8a2 <__stack+0x43>
     85c:	8e e1       	ldi	r24, 0x1E	; 30
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	82 1b       	sub	r24, r18
     862:	93 0b       	sbc	r25, r19
     864:	29 85       	ldd	r18, Y+9	; 0x09
     866:	3a 85       	ldd	r19, Y+10	; 0x0a
     868:	4b 85       	ldd	r20, Y+11	; 0x0b
     86a:	5c 85       	ldd	r21, Y+12	; 0x0c
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	56 95       	lsr	r21
     870:	47 95       	ror	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	8a 95       	dec	r24
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	66 23       	and	r22, r22
     87c:	b1 f0       	breq	.+44     	; 0x8aa <__stack+0x4b>
     87e:	50 95       	com	r21
     880:	40 95       	com	r20
     882:	30 95       	com	r19
     884:	21 95       	neg	r18
     886:	3f 4f       	sbci	r19, 0xFF	; 255
     888:	4f 4f       	sbci	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	0e c0       	rjmp	.+28     	; 0x8aa <__stack+0x4b>
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	09 c0       	rjmp	.+18     	; 0x8aa <__stack+0x4b>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	3f ef       	ldi	r19, 0xFF	; 255
     89c:	4f ef       	ldi	r20, 0xFF	; 255
     89e:	5f e7       	ldi	r21, 0x7F	; 127
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__stack+0x4b>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e8       	ldi	r21, 0x80	; 128
     8aa:	b9 01       	movw	r22, r18
     8ac:	ca 01       	movw	r24, r20
     8ae:	2c 96       	adiw	r28, 0x0c	; 12
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	0c 94 e9 1c 	jmp	0x39d2	; 0x39d2 <__epilogue_restores__+0x20>

000008b6 <__clzsi2>:
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	0f 93       	push	r16
     8bc:	1f 93       	push	r17
     8be:	7b 01       	movw	r14, r22
     8c0:	8c 01       	movw	r16, r24
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	e8 16       	cp	r14, r24
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	f8 06       	cpc	r15, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	08 07       	cpc	r16, r24
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	18 07       	cpc	r17, r24
     8d2:	88 f4       	brcc	.+34     	; 0x8f6 <__clzsi2+0x40>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	e8 16       	cp	r14, r24
     8d8:	f1 04       	cpc	r15, r1
     8da:	01 05       	cpc	r16, r1
     8dc:	11 05       	cpc	r17, r1
     8de:	31 f0       	breq	.+12     	; 0x8ec <__clzsi2+0x36>
     8e0:	28 f0       	brcs	.+10     	; 0x8ec <__clzsi2+0x36>
     8e2:	88 e0       	ldi	r24, 0x08	; 8
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	17 c0       	rjmp	.+46     	; 0x91a <__clzsi2+0x64>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	a0 e0       	ldi	r26, 0x00	; 0
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	12 c0       	rjmp	.+36     	; 0x91a <__clzsi2+0x64>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	e8 16       	cp	r14, r24
     8fa:	80 e0       	ldi	r24, 0x00	; 0
     8fc:	f8 06       	cpc	r15, r24
     8fe:	80 e0       	ldi	r24, 0x00	; 0
     900:	08 07       	cpc	r16, r24
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	18 07       	cpc	r17, r24
     906:	28 f0       	brcs	.+10     	; 0x912 <__clzsi2+0x5c>
     908:	88 e1       	ldi	r24, 0x18	; 24
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	a0 e0       	ldi	r26, 0x00	; 0
     90e:	b0 e0       	ldi	r27, 0x00	; 0
     910:	04 c0       	rjmp	.+8      	; 0x91a <__clzsi2+0x64>
     912:	80 e1       	ldi	r24, 0x10	; 16
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	a0 e0       	ldi	r26, 0x00	; 0
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	20 e2       	ldi	r18, 0x20	; 32
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	28 1b       	sub	r18, r24
     924:	39 0b       	sbc	r19, r25
     926:	4a 0b       	sbc	r20, r26
     928:	5b 0b       	sbc	r21, r27
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__clzsi2+0x7e>
     92c:	16 95       	lsr	r17
     92e:	07 95       	ror	r16
     930:	f7 94       	ror	r15
     932:	e7 94       	ror	r14
     934:	8a 95       	dec	r24
     936:	d2 f7       	brpl	.-12     	; 0x92c <__clzsi2+0x76>
     938:	f7 01       	movw	r30, r14
     93a:	e5 5f       	subi	r30, 0xF5	; 245
     93c:	fe 4f       	sbci	r31, 0xFE	; 254
     93e:	80 81       	ld	r24, Z
     940:	28 1b       	sub	r18, r24
     942:	31 09       	sbc	r19, r1
     944:	41 09       	sbc	r20, r1
     946:	51 09       	sbc	r21, r1
     948:	c9 01       	movw	r24, r18
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <__pack_f>:
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	fc 01       	movw	r30, r24
     960:	e4 80       	ldd	r14, Z+4	; 0x04
     962:	f5 80       	ldd	r15, Z+5	; 0x05
     964:	06 81       	ldd	r16, Z+6	; 0x06
     966:	17 81       	ldd	r17, Z+7	; 0x07
     968:	d1 80       	ldd	r13, Z+1	; 0x01
     96a:	80 81       	ld	r24, Z
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	48 f4       	brcc	.+18     	; 0x982 <__pack_f+0x2e>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	a0 e1       	ldi	r26, 0x10	; 16
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	e8 2a       	or	r14, r24
     97a:	f9 2a       	or	r15, r25
     97c:	0a 2b       	or	r16, r26
     97e:	1b 2b       	or	r17, r27
     980:	a5 c0       	rjmp	.+330    	; 0xacc <__pack_f+0x178>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	09 f4       	brne	.+2      	; 0x988 <__pack_f+0x34>
     986:	9f c0       	rjmp	.+318    	; 0xac6 <__pack_f+0x172>
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	21 f4       	brne	.+8      	; 0x994 <__pack_f+0x40>
     98c:	ee 24       	eor	r14, r14
     98e:	ff 24       	eor	r15, r15
     990:	87 01       	movw	r16, r14
     992:	05 c0       	rjmp	.+10     	; 0x99e <__pack_f+0x4a>
     994:	e1 14       	cp	r14, r1
     996:	f1 04       	cpc	r15, r1
     998:	01 05       	cpc	r16, r1
     99a:	11 05       	cpc	r17, r1
     99c:	19 f4       	brne	.+6      	; 0x9a4 <__pack_f+0x50>
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	96 c0       	rjmp	.+300    	; 0xad0 <__pack_f+0x17c>
     9a4:	62 81       	ldd	r22, Z+2	; 0x02
     9a6:	73 81       	ldd	r23, Z+3	; 0x03
     9a8:	9f ef       	ldi	r25, 0xFF	; 255
     9aa:	62 38       	cpi	r22, 0x82	; 130
     9ac:	79 07       	cpc	r23, r25
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__pack_f+0x5e>
     9b0:	5b c0       	rjmp	.+182    	; 0xa68 <__pack_f+0x114>
     9b2:	22 e8       	ldi	r18, 0x82	; 130
     9b4:	3f ef       	ldi	r19, 0xFF	; 255
     9b6:	26 1b       	sub	r18, r22
     9b8:	37 0b       	sbc	r19, r23
     9ba:	2a 31       	cpi	r18, 0x1A	; 26
     9bc:	31 05       	cpc	r19, r1
     9be:	2c f0       	brlt	.+10     	; 0x9ca <__pack_f+0x76>
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	2a c0       	rjmp	.+84     	; 0xa1e <__pack_f+0xca>
     9ca:	b8 01       	movw	r22, r16
     9cc:	a7 01       	movw	r20, r14
     9ce:	02 2e       	mov	r0, r18
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__pack_f+0x86>
     9d2:	76 95       	lsr	r23
     9d4:	67 95       	ror	r22
     9d6:	57 95       	ror	r21
     9d8:	47 95       	ror	r20
     9da:	0a 94       	dec	r0
     9dc:	d2 f7       	brpl	.-12     	; 0x9d2 <__pack_f+0x7e>
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	04 c0       	rjmp	.+8      	; 0x9f0 <__pack_f+0x9c>
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	aa 1f       	adc	r26, r26
     9ee:	bb 1f       	adc	r27, r27
     9f0:	2a 95       	dec	r18
     9f2:	d2 f7       	brpl	.-12     	; 0x9e8 <__pack_f+0x94>
     9f4:	01 97       	sbiw	r24, 0x01	; 1
     9f6:	a1 09       	sbc	r26, r1
     9f8:	b1 09       	sbc	r27, r1
     9fa:	8e 21       	and	r24, r14
     9fc:	9f 21       	and	r25, r15
     9fe:	a0 23       	and	r26, r16
     a00:	b1 23       	and	r27, r17
     a02:	00 97       	sbiw	r24, 0x00	; 0
     a04:	a1 05       	cpc	r26, r1
     a06:	b1 05       	cpc	r27, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <__pack_f+0xbe>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	9a 01       	movw	r18, r20
     a14:	ab 01       	movw	r20, r22
     a16:	28 2b       	or	r18, r24
     a18:	39 2b       	or	r19, r25
     a1a:	4a 2b       	or	r20, r26
     a1c:	5b 2b       	or	r21, r27
     a1e:	da 01       	movw	r26, r20
     a20:	c9 01       	movw	r24, r18
     a22:	8f 77       	andi	r24, 0x7F	; 127
     a24:	90 70       	andi	r25, 0x00	; 0
     a26:	a0 70       	andi	r26, 0x00	; 0
     a28:	b0 70       	andi	r27, 0x00	; 0
     a2a:	80 34       	cpi	r24, 0x40	; 64
     a2c:	91 05       	cpc	r25, r1
     a2e:	a1 05       	cpc	r26, r1
     a30:	b1 05       	cpc	r27, r1
     a32:	39 f4       	brne	.+14     	; 0xa42 <__pack_f+0xee>
     a34:	27 ff       	sbrs	r18, 7
     a36:	09 c0       	rjmp	.+18     	; 0xa4a <__pack_f+0xf6>
     a38:	20 5c       	subi	r18, 0xC0	; 192
     a3a:	3f 4f       	sbci	r19, 0xFF	; 255
     a3c:	4f 4f       	sbci	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <__pack_f+0xf6>
     a42:	21 5c       	subi	r18, 0xC1	; 193
     a44:	3f 4f       	sbci	r19, 0xFF	; 255
     a46:	4f 4f       	sbci	r20, 0xFF	; 255
     a48:	5f 4f       	sbci	r21, 0xFF	; 255
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	20 30       	cpi	r18, 0x00	; 0
     a50:	a0 e0       	ldi	r26, 0x00	; 0
     a52:	3a 07       	cpc	r19, r26
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	4a 07       	cpc	r20, r26
     a58:	a0 e4       	ldi	r26, 0x40	; 64
     a5a:	5a 07       	cpc	r21, r26
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <__pack_f+0x10e>
     a5e:	e1 e0       	ldi	r30, 0x01	; 1
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	79 01       	movw	r14, r18
     a64:	8a 01       	movw	r16, r20
     a66:	27 c0       	rjmp	.+78     	; 0xab6 <__pack_f+0x162>
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	71 05       	cpc	r23, r1
     a6c:	64 f5       	brge	.+88     	; 0xac6 <__pack_f+0x172>
     a6e:	fb 01       	movw	r30, r22
     a70:	e1 58       	subi	r30, 0x81	; 129
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	d8 01       	movw	r26, r16
     a76:	c7 01       	movw	r24, r14
     a78:	8f 77       	andi	r24, 0x7F	; 127
     a7a:	90 70       	andi	r25, 0x00	; 0
     a7c:	a0 70       	andi	r26, 0x00	; 0
     a7e:	b0 70       	andi	r27, 0x00	; 0
     a80:	80 34       	cpi	r24, 0x40	; 64
     a82:	91 05       	cpc	r25, r1
     a84:	a1 05       	cpc	r26, r1
     a86:	b1 05       	cpc	r27, r1
     a88:	39 f4       	brne	.+14     	; 0xa98 <__pack_f+0x144>
     a8a:	e7 fe       	sbrs	r14, 7
     a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__pack_f+0x154>
     a8e:	80 e4       	ldi	r24, 0x40	; 64
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a0 e0       	ldi	r26, 0x00	; 0
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	04 c0       	rjmp	.+8      	; 0xaa0 <__pack_f+0x14c>
     a98:	8f e3       	ldi	r24, 0x3F	; 63
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e8 0e       	add	r14, r24
     aa2:	f9 1e       	adc	r15, r25
     aa4:	0a 1f       	adc	r16, r26
     aa6:	1b 1f       	adc	r17, r27
     aa8:	17 ff       	sbrs	r17, 7
     aaa:	05 c0       	rjmp	.+10     	; 0xab6 <__pack_f+0x162>
     aac:	16 95       	lsr	r17
     aae:	07 95       	ror	r16
     ab0:	f7 94       	ror	r15
     ab2:	e7 94       	ror	r14
     ab4:	31 96       	adiw	r30, 0x01	; 1
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	16 95       	lsr	r17
     aba:	07 95       	ror	r16
     abc:	f7 94       	ror	r15
     abe:	e7 94       	ror	r14
     ac0:	8a 95       	dec	r24
     ac2:	d1 f7       	brne	.-12     	; 0xab8 <__pack_f+0x164>
     ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__pack_f+0x17c>
     ac6:	ee 24       	eor	r14, r14
     ac8:	ff 24       	eor	r15, r15
     aca:	87 01       	movw	r16, r14
     acc:	ef ef       	ldi	r30, 0xFF	; 255
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	6e 2f       	mov	r22, r30
     ad2:	67 95       	ror	r22
     ad4:	66 27       	eor	r22, r22
     ad6:	67 95       	ror	r22
     ad8:	90 2f       	mov	r25, r16
     ada:	9f 77       	andi	r25, 0x7F	; 127
     adc:	d7 94       	ror	r13
     ade:	dd 24       	eor	r13, r13
     ae0:	d7 94       	ror	r13
     ae2:	8e 2f       	mov	r24, r30
     ae4:	86 95       	lsr	r24
     ae6:	49 2f       	mov	r20, r25
     ae8:	46 2b       	or	r20, r22
     aea:	58 2f       	mov	r21, r24
     aec:	5d 29       	or	r21, r13
     aee:	b7 01       	movw	r22, r14
     af0:	ca 01       	movw	r24, r20
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	08 95       	ret

00000afe <__unpack_f>:
     afe:	fc 01       	movw	r30, r24
     b00:	db 01       	movw	r26, r22
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	62 2f       	mov	r22, r18
     b0a:	6f 77       	andi	r22, 0x7F	; 127
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	22 1f       	adc	r18, r18
     b10:	22 27       	eor	r18, r18
     b12:	22 1f       	adc	r18, r18
     b14:	93 81       	ldd	r25, Z+3	; 0x03
     b16:	89 2f       	mov	r24, r25
     b18:	88 0f       	add	r24, r24
     b1a:	82 2b       	or	r24, r18
     b1c:	28 2f       	mov	r18, r24
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	99 1f       	adc	r25, r25
     b22:	99 27       	eor	r25, r25
     b24:	99 1f       	adc	r25, r25
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	9c 93       	st	X, r25
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	21 15       	cp	r18, r1
     b2e:	31 05       	cpc	r19, r1
     b30:	a9 f5       	brne	.+106    	; 0xb9c <__unpack_f+0x9e>
     b32:	41 15       	cp	r20, r1
     b34:	51 05       	cpc	r21, r1
     b36:	61 05       	cpc	r22, r1
     b38:	71 05       	cpc	r23, r1
     b3a:	11 f4       	brne	.+4      	; 0xb40 <__unpack_f+0x42>
     b3c:	82 e0       	ldi	r24, 0x02	; 2
     b3e:	37 c0       	rjmp	.+110    	; 0xbae <__unpack_f+0xb0>
     b40:	82 e8       	ldi	r24, 0x82	; 130
     b42:	9f ef       	ldi	r25, 0xFF	; 255
     b44:	13 96       	adiw	r26, 0x03	; 3
     b46:	9c 93       	st	X, r25
     b48:	8e 93       	st	-X, r24
     b4a:	12 97       	sbiw	r26, 0x02	; 2
     b4c:	9a 01       	movw	r18, r20
     b4e:	ab 01       	movw	r20, r22
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	6a 95       	dec	r22
     b5c:	d1 f7       	brne	.-12     	; 0xb52 <__unpack_f+0x54>
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	8c 93       	st	X, r24
     b62:	0d c0       	rjmp	.+26     	; 0xb7e <__unpack_f+0x80>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	44 1f       	adc	r20, r20
     b6a:	55 1f       	adc	r21, r21
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	8d 91       	ld	r24, X+
     b70:	9c 91       	ld	r25, X
     b72:	13 97       	sbiw	r26, 0x03	; 3
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	13 96       	adiw	r26, 0x03	; 3
     b78:	9c 93       	st	X, r25
     b7a:	8e 93       	st	-X, r24
     b7c:	12 97       	sbiw	r26, 0x02	; 2
     b7e:	20 30       	cpi	r18, 0x00	; 0
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	38 07       	cpc	r19, r24
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	48 07       	cpc	r20, r24
     b88:	80 e4       	ldi	r24, 0x40	; 64
     b8a:	58 07       	cpc	r21, r24
     b8c:	58 f3       	brcs	.-42     	; 0xb64 <__unpack_f+0x66>
     b8e:	14 96       	adiw	r26, 0x04	; 4
     b90:	2d 93       	st	X+, r18
     b92:	3d 93       	st	X+, r19
     b94:	4d 93       	st	X+, r20
     b96:	5c 93       	st	X, r21
     b98:	17 97       	sbiw	r26, 0x07	; 7
     b9a:	08 95       	ret
     b9c:	2f 3f       	cpi	r18, 0xFF	; 255
     b9e:	31 05       	cpc	r19, r1
     ba0:	79 f4       	brne	.+30     	; 0xbc0 <__unpack_f+0xc2>
     ba2:	41 15       	cp	r20, r1
     ba4:	51 05       	cpc	r21, r1
     ba6:	61 05       	cpc	r22, r1
     ba8:	71 05       	cpc	r23, r1
     baa:	19 f4       	brne	.+6      	; 0xbb2 <__unpack_f+0xb4>
     bac:	84 e0       	ldi	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
     bb0:	08 95       	ret
     bb2:	64 ff       	sbrs	r22, 4
     bb4:	03 c0       	rjmp	.+6      	; 0xbbc <__unpack_f+0xbe>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8c 93       	st	X, r24
     bba:	12 c0       	rjmp	.+36     	; 0xbe0 <__unpack_f+0xe2>
     bbc:	1c 92       	st	X, r1
     bbe:	10 c0       	rjmp	.+32     	; 0xbe0 <__unpack_f+0xe2>
     bc0:	2f 57       	subi	r18, 0x7F	; 127
     bc2:	30 40       	sbci	r19, 0x00	; 0
     bc4:	13 96       	adiw	r26, 0x03	; 3
     bc6:	3c 93       	st	X, r19
     bc8:	2e 93       	st	-X, r18
     bca:	12 97       	sbiw	r26, 0x02	; 2
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	8c 93       	st	X, r24
     bd0:	87 e0       	ldi	r24, 0x07	; 7
     bd2:	44 0f       	add	r20, r20
     bd4:	55 1f       	adc	r21, r21
     bd6:	66 1f       	adc	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	8a 95       	dec	r24
     bdc:	d1 f7       	brne	.-12     	; 0xbd2 <__unpack_f+0xd4>
     bde:	70 64       	ori	r23, 0x40	; 64
     be0:	14 96       	adiw	r26, 0x04	; 4
     be2:	4d 93       	st	X+, r20
     be4:	5d 93       	st	X+, r21
     be6:	6d 93       	st	X+, r22
     be8:	7c 93       	st	X, r23
     bea:	17 97       	sbiw	r26, 0x07	; 7
     bec:	08 95       	ret

00000bee <__fpcmp_parts_f>:
     bee:	1f 93       	push	r17
     bf0:	dc 01       	movw	r26, r24
     bf2:	fb 01       	movw	r30, r22
     bf4:	9c 91       	ld	r25, X
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	08 f4       	brcc	.+2      	; 0xbfc <__fpcmp_parts_f+0xe>
     bfa:	47 c0       	rjmp	.+142    	; 0xc8a <__fpcmp_parts_f+0x9c>
     bfc:	80 81       	ld	r24, Z
     bfe:	82 30       	cpi	r24, 0x02	; 2
     c00:	08 f4       	brcc	.+2      	; 0xc04 <__fpcmp_parts_f+0x16>
     c02:	43 c0       	rjmp	.+134    	; 0xc8a <__fpcmp_parts_f+0x9c>
     c04:	94 30       	cpi	r25, 0x04	; 4
     c06:	51 f4       	brne	.+20     	; 0xc1c <__fpcmp_parts_f+0x2e>
     c08:	11 96       	adiw	r26, 0x01	; 1
     c0a:	1c 91       	ld	r17, X
     c0c:	84 30       	cpi	r24, 0x04	; 4
     c0e:	99 f5       	brne	.+102    	; 0xc76 <__fpcmp_parts_f+0x88>
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	68 2f       	mov	r22, r24
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	61 1b       	sub	r22, r17
     c18:	71 09       	sbc	r23, r1
     c1a:	3f c0       	rjmp	.+126    	; 0xc9a <__fpcmp_parts_f+0xac>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	21 f0       	breq	.+8      	; 0xc28 <__fpcmp_parts_f+0x3a>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	31 f4       	brne	.+12     	; 0xc30 <__fpcmp_parts_f+0x42>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	b9 f1       	breq	.+110    	; 0xc96 <__fpcmp_parts_f+0xa8>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	89 f1       	breq	.+98     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c2e:	2d c0       	rjmp	.+90     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	1c 91       	ld	r17, X
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	f1 f0       	breq	.+60     	; 0xc76 <__fpcmp_parts_f+0x88>
     c3a:	81 81       	ldd	r24, Z+1	; 0x01
     c3c:	18 17       	cp	r17, r24
     c3e:	d9 f4       	brne	.+54     	; 0xc76 <__fpcmp_parts_f+0x88>
     c40:	12 96       	adiw	r26, 0x02	; 2
     c42:	2d 91       	ld	r18, X+
     c44:	3c 91       	ld	r19, X
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	94 f0       	brlt	.+36     	; 0xc76 <__fpcmp_parts_f+0x88>
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	bc f0       	brlt	.+46     	; 0xc86 <__fpcmp_parts_f+0x98>
     c58:	14 96       	adiw	r26, 0x04	; 4
     c5a:	8d 91       	ld	r24, X+
     c5c:	9d 91       	ld	r25, X+
     c5e:	0d 90       	ld	r0, X+
     c60:	bc 91       	ld	r27, X
     c62:	a0 2d       	mov	r26, r0
     c64:	24 81       	ldd	r18, Z+4	; 0x04
     c66:	35 81       	ldd	r19, Z+5	; 0x05
     c68:	46 81       	ldd	r20, Z+6	; 0x06
     c6a:	57 81       	ldd	r21, Z+7	; 0x07
     c6c:	28 17       	cp	r18, r24
     c6e:	39 07       	cpc	r19, r25
     c70:	4a 07       	cpc	r20, r26
     c72:	5b 07       	cpc	r21, r27
     c74:	18 f4       	brcc	.+6      	; 0xc7c <__fpcmp_parts_f+0x8e>
     c76:	11 23       	and	r17, r17
     c78:	41 f0       	breq	.+16     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c7a:	0a c0       	rjmp	.+20     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	a4 07       	cpc	r26, r20
     c82:	b5 07       	cpc	r27, r21
     c84:	40 f4       	brcc	.+16     	; 0xc96 <__fpcmp_parts_f+0xa8>
     c86:	11 23       	and	r17, r17
     c88:	19 f0       	breq	.+6      	; 0xc90 <__fpcmp_parts_f+0xa2>
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__fpcmp_parts_f+0xac>
     c90:	6f ef       	ldi	r22, 0xFF	; 255
     c92:	7f ef       	ldi	r23, 0xFF	; 255
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <__fpcmp_parts_f+0xac>
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	70 e0       	ldi	r23, 0x00	; 0
     c9a:	cb 01       	movw	r24, r22
     c9c:	1f 91       	pop	r17
     c9e:	08 95       	ret

00000ca0 <UART_AddToBuffer>:

#define BUFFER_SIZE 150
u8 CircularBuffer[BUFFER_SIZE];
u8 head = 0, tail = 0;

void UART_AddToBuffer(u8 data) {
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	89 83       	std	Y+1, r24	; 0x01
    CircularBuffer[head] = data;
     cac:	80 91 14 02 	lds	r24, 0x0214
     cb0:	88 2f       	mov	r24, r24
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	fc 01       	movw	r30, r24
     cb6:	e2 5e       	subi	r30, 0xE2	; 226
     cb8:	fd 4f       	sbci	r31, 0xFD	; 253
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	80 83       	st	Z, r24
    head = (head + 1) % BUFFER_SIZE;
     cbe:	80 91 14 02 	lds	r24, 0x0214
     cc2:	88 2f       	mov	r24, r24
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	01 96       	adiw	r24, 0x01	; 1
     cc8:	26 e9       	ldi	r18, 0x96	; 150
     cca:	30 e0       	ldi	r19, 0x00	; 0
     ccc:	b9 01       	movw	r22, r18
     cce:	0e 94 74 1c 	call	0x38e8	; 0x38e8 <__divmodhi4>
     cd2:	80 93 14 02 	sts	0x0214, r24
    if (head == tail) {  // Buffer overflow
     cd6:	90 91 14 02 	lds	r25, 0x0214
     cda:	80 91 15 02 	lds	r24, 0x0215
     cde:	98 17       	cp	r25, r24
     ce0:	61 f4       	brne	.+24     	; 0xcfa <UART_AddToBuffer+0x5a>
        tail = (tail + 1) % BUFFER_SIZE;  // Drop oldest data
     ce2:	80 91 15 02 	lds	r24, 0x0215
     ce6:	88 2f       	mov	r24, r24
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	01 96       	adiw	r24, 0x01	; 1
     cec:	26 e9       	ldi	r18, 0x96	; 150
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	b9 01       	movw	r22, r18
     cf2:	0e 94 74 1c 	call	0x38e8	; 0x38e8 <__divmodhi4>
     cf6:	80 93 15 02 	sts	0x0215, r24
    }
}
     cfa:	0f 90       	pop	r0
     cfc:	cf 91       	pop	r28
     cfe:	df 91       	pop	r29
     d00:	08 95       	ret

00000d02 <UART_GetFromBuffer>:

u8 UART_GetFromBuffer(void) {
     d02:	df 93       	push	r29
     d04:	cf 93       	push	r28
     d06:	00 d0       	rcall	.+0      	; 0xd08 <UART_GetFromBuffer+0x6>
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
    if (head == tail) {
     d0c:	90 91 14 02 	lds	r25, 0x0214
     d10:	80 91 15 02 	lds	r24, 0x0215
     d14:	98 17       	cp	r25, r24
     d16:	11 f4       	brne	.+4      	; 0xd1c <UART_GetFromBuffer+0x1a>
        return 0;  // Buffer empty
     d18:	1a 82       	std	Y+2, r1	; 0x02
     d1a:	17 c0       	rjmp	.+46     	; 0xd4a <UART_GetFromBuffer+0x48>
    }
    u8 data = CircularBuffer[tail];
     d1c:	80 91 15 02 	lds	r24, 0x0215
     d20:	88 2f       	mov	r24, r24
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	fc 01       	movw	r30, r24
     d26:	e2 5e       	subi	r30, 0xE2	; 226
     d28:	fd 4f       	sbci	r31, 0xFD	; 253
     d2a:	80 81       	ld	r24, Z
     d2c:	89 83       	std	Y+1, r24	; 0x01
    tail = (tail + 1) % BUFFER_SIZE;
     d2e:	80 91 15 02 	lds	r24, 0x0215
     d32:	88 2f       	mov	r24, r24
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	01 96       	adiw	r24, 0x01	; 1
     d38:	26 e9       	ldi	r18, 0x96	; 150
     d3a:	30 e0       	ldi	r19, 0x00	; 0
     d3c:	b9 01       	movw	r22, r18
     d3e:	0e 94 74 1c 	call	0x38e8	; 0x38e8 <__divmodhi4>
     d42:	80 93 15 02 	sts	0x0215, r24
    return data;
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	8a 83       	std	Y+2, r24	; 0x02
     d4a:	8a 81       	ldd	r24, Y+2	; 0x02
}
     d4c:	0f 90       	pop	r0
     d4e:	0f 90       	pop	r0
     d50:	cf 91       	pop	r28
     d52:	df 91       	pop	r29
     d54:	08 95       	ret

00000d56 <UART_voidInit>:


void UART_voidInit (void)
{
     d56:	df 93       	push	r29
     d58:	cf 93       	push	r28
     d5a:	cd b7       	in	r28, 0x3d	; 61
     d5c:	de b7       	in	r29, 0x3e	; 62
	//Set the mode to be transmitter and receiver at the same time
	   SET_BIT(UCSRB,UCSRB_RXEN);  //Enable transmission
     d5e:	aa e2       	ldi	r26, 0x2A	; 42
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	ea e2       	ldi	r30, 0x2A	; 42
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 61       	ori	r24, 0x10	; 16
     d6a:	8c 93       	st	X, r24
	   SET_BIT(UCSRB,UCSRB_TXEN);  //Enable receiver
     d6c:	aa e2       	ldi	r26, 0x2A	; 42
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	ea e2       	ldi	r30, 0x2A	; 42
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	88 60       	ori	r24, 0x08	; 8
     d78:	8c 93       	st	X, r24

	//SEt character size to be 8 bit
	   CLR_BIT(UCSRB,UCSRB_UCSZ2);
     d7a:	aa e2       	ldi	r26, 0x2A	; 42
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	ea e2       	ldi	r30, 0x2A	; 42
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	8b 7f       	andi	r24, 0xFB	; 251
     d86:	8c 93       	st	X, r24
	   UCSRC = (1<<UCSRC_UCSZ1) | (1<<UCSRC_UCSZ2) | (1<<UCSRC_URSEL);
     d88:	e0 e4       	ldi	r30, 0x40	; 64
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	86 e8       	ldi	r24, 0x86	; 134
     d8e:	80 83       	st	Z, r24
	   UBRRL =51;
     d90:	e9 e2       	ldi	r30, 0x29	; 41
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	83 e3       	ldi	r24, 0x33	; 51
     d96:	80 83       	st	Z, r24

	// Set Baud rate to be 9600 bps
	   UBRRL =51;
     d98:	e9 e2       	ldi	r30, 0x29	; 41
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	83 e3       	ldi	r24, 0x33	; 51
     d9e:	80 83       	st	Z, r24

	   //No parity bits
	   // 1 stop bit
}
     da0:	cf 91       	pop	r28
     da2:	df 91       	pop	r29
     da4:	08 95       	ret

00000da6 <UART_voidSendDataSync>:


void UART_voidSendDataSync(u8 Copy_u8Data )
{
     da6:	df 93       	push	r29
     da8:	cf 93       	push	r28
     daa:	0f 92       	push	r0
     dac:	cd b7       	in	r28, 0x3d	; 61
     dae:	de b7       	in	r29, 0x3e	; 62
     db0:	89 83       	std	Y+1, r24	; 0x01
	//1. make sure that the transmission buffer is empty
	while ((GET_BIT(UCSRA,UCSRA_UDRE)) == 0);
     db2:	eb e2       	ldi	r30, 0x2B	; 43
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	82 95       	swap	r24
     dba:	86 95       	lsr	r24
     dbc:	87 70       	andi	r24, 0x07	; 7
     dbe:	88 2f       	mov	r24, r24
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	81 70       	andi	r24, 0x01	; 1
     dc4:	90 70       	andi	r25, 0x00	; 0
     dc6:	00 97       	sbiw	r24, 0x00	; 0
     dc8:	a1 f3       	breq	.-24     	; 0xdb2 <UART_voidSendDataSync+0xc>
	//2.Write the data to get transmission
	UDR = Copy_u8Data;
     dca:	ec e2       	ldi	r30, 0x2C	; 44
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	89 81       	ldd	r24, Y+1	; 0x01
     dd0:	80 83       	st	Z, r24
	//3.Wait till the end of transmission
	while ((GET_BIT(UCSRA ,UCSRA_TXC)) == 0 );
     dd2:	eb e2       	ldi	r30, 0x2B	; 43
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	82 95       	swap	r24
     dda:	86 95       	lsr	r24
     ddc:	86 95       	lsr	r24
     dde:	83 70       	andi	r24, 0x03	; 3
     de0:	88 2f       	mov	r24, r24
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	81 70       	andi	r24, 0x01	; 1
     de6:	90 70       	andi	r25, 0x00	; 0
     de8:	00 97       	sbiw	r24, 0x00	; 0
     dea:	99 f3       	breq	.-26     	; 0xdd2 <UART_voidSendDataSync+0x2c>
	//4.Clear end of transmission flag
	SET_BIT(UCSRA ,UCSRA_TXC);
     dec:	ab e2       	ldi	r26, 0x2B	; 43
     dee:	b0 e0       	ldi	r27, 0x00	; 0
     df0:	eb e2       	ldi	r30, 0x2B	; 43
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	80 81       	ld	r24, Z
     df6:	80 64       	ori	r24, 0x40	; 64
     df8:	8c 93       	st	X, r24
}
     dfa:	0f 90       	pop	r0
     dfc:	cf 91       	pop	r28
     dfe:	df 91       	pop	r29
     e00:	08 95       	ret

00000e02 <UART_voidSendDataAsync>:

void UART_voidSendDataAsync(u8 Copy_u8Data , void(*Copy_ptrFunction)(void))
{
     e02:	df 93       	push	r29
     e04:	cf 93       	push	r28
     e06:	00 d0       	rcall	.+0      	; 0xe08 <UART_voidSendDataAsync+0x6>
     e08:	0f 92       	push	r0
     e0a:	cd b7       	in	r28, 0x3d	; 61
     e0c:	de b7       	in	r29, 0x3e	; 62
     e0e:	89 83       	std	Y+1, r24	; 0x01
     e10:	7b 83       	std	Y+3, r23	; 0x03
     e12:	6a 83       	std	Y+2, r22	; 0x02

  //1.Enable TX intr
	SET_BIT(UCSRB,UCSRB_TXCIE);
     e14:	aa e2       	ldi	r26, 0x2A	; 42
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	ea e2       	ldi	r30, 0x2A	; 42
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	80 64       	ori	r24, 0x40	; 64
     e20:	8c 93       	st	X, r24

	Global_ptrFunctionTXcomplete = Copy_ptrFunction;
     e22:	8a 81       	ldd	r24, Y+2	; 0x02
     e24:	9b 81       	ldd	r25, Y+3	; 0x03
     e26:	90 93 11 02 	sts	0x0211, r25
     e2a:	80 93 10 02 	sts	0x0210, r24

	UDR = Copy_u8Data ;
     e2e:	ec e2       	ldi	r30, 0x2C	; 44
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	89 81       	ldd	r24, Y+1	; 0x01
     e34:	80 83       	st	Z, r24

}
     e36:	0f 90       	pop	r0
     e38:	0f 90       	pop	r0
     e3a:	0f 90       	pop	r0
     e3c:	cf 91       	pop	r28
     e3e:	df 91       	pop	r29
     e40:	08 95       	ret

00000e42 <UART_voidSendStringSync>:


void UART_voidSendStringSync(char * Copy_ptrToString)
{
     e42:	df 93       	push	r29
     e44:	cf 93       	push	r28
     e46:	00 d0       	rcall	.+0      	; 0xe48 <UART_voidSendStringSync+0x6>
     e48:	0f 92       	push	r0
     e4a:	cd b7       	in	r28, 0x3d	; 61
     e4c:	de b7       	in	r29, 0x3e	; 62
     e4e:	9b 83       	std	Y+3, r25	; 0x03
     e50:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Iterator = 0 ;
     e52:	19 82       	std	Y+1, r1	; 0x01
     e54:	0e c0       	rjmp	.+28     	; 0xe72 <UART_voidSendStringSync+0x30>
	while(Copy_ptrToString[Local_u8Iterator] != '\0')
	{
		UART_voidSendDataSync(Copy_ptrToString[Local_u8Iterator]);
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	28 2f       	mov	r18, r24
     e5a:	30 e0       	ldi	r19, 0x00	; 0
     e5c:	8a 81       	ldd	r24, Y+2	; 0x02
     e5e:	9b 81       	ldd	r25, Y+3	; 0x03
     e60:	fc 01       	movw	r30, r24
     e62:	e2 0f       	add	r30, r18
     e64:	f3 1f       	adc	r31, r19
     e66:	80 81       	ld	r24, Z
     e68:	0e 94 d3 06 	call	0xda6	; 0xda6 <UART_voidSendDataSync>
		Local_u8Iterator++;
     e6c:	89 81       	ldd	r24, Y+1	; 0x01
     e6e:	8f 5f       	subi	r24, 0xFF	; 255
     e70:	89 83       	std	Y+1, r24	; 0x01


void UART_voidSendStringSync(char * Copy_ptrToString)
{
	u8 Local_u8Iterator = 0 ;
	while(Copy_ptrToString[Local_u8Iterator] != '\0')
     e72:	89 81       	ldd	r24, Y+1	; 0x01
     e74:	28 2f       	mov	r18, r24
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	8a 81       	ldd	r24, Y+2	; 0x02
     e7a:	9b 81       	ldd	r25, Y+3	; 0x03
     e7c:	fc 01       	movw	r30, r24
     e7e:	e2 0f       	add	r30, r18
     e80:	f3 1f       	adc	r31, r19
     e82:	80 81       	ld	r24, Z
     e84:	88 23       	and	r24, r24
     e86:	39 f7       	brne	.-50     	; 0xe56 <UART_voidSendStringSync+0x14>
	{
		UART_voidSendDataSync(Copy_ptrToString[Local_u8Iterator]);
		Local_u8Iterator++;
	}

}
     e88:	0f 90       	pop	r0
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	cf 91       	pop	r28
     e90:	df 91       	pop	r29
     e92:	08 95       	ret

00000e94 <UART_u8ReceiveDataSync>:

u8 UART_u8ReceiveDataSync(void)
{
     e94:	df 93       	push	r29
     e96:	cf 93       	push	r28
     e98:	cd b7       	in	r28, 0x3d	; 61
     e9a:	de b7       	in	r29, 0x3e	; 62
	//1.Wait till the end of reception
	while ((GET_BIT(UCSRA ,UCSRA_RXC)) == 0 );
     e9c:	eb e2       	ldi	r30, 0x2B	; 43
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	88 23       	and	r24, r24
     ea4:	dc f7       	brge	.-10     	; 0xe9c <UART_u8ReceiveDataSync+0x8>
	//2. Get the received data -> the flag is cleared
	return UDR ;
     ea6:	ec e2       	ldi	r30, 0x2C	; 44
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z

}
     eac:	cf 91       	pop	r28
     eae:	df 91       	pop	r29
     eb0:	08 95       	ret

00000eb2 <UART_voidSendNumber>:

void UART_voidSendNumber(u32 copy_u32Number)
{
     eb2:	ef 92       	push	r14
     eb4:	ff 92       	push	r15
     eb6:	0f 93       	push	r16
     eb8:	1f 93       	push	r17
     eba:	df 93       	push	r29
     ebc:	cf 93       	push	r28
     ebe:	cd b7       	in	r28, 0x3d	; 61
     ec0:	de b7       	in	r29, 0x3e	; 62
     ec2:	28 97       	sbiw	r28, 0x08	; 8
     ec4:	0f b6       	in	r0, 0x3f	; 63
     ec6:	f8 94       	cli
     ec8:	de bf       	out	0x3e, r29	; 62
     eca:	0f be       	out	0x3f, r0	; 63
     ecc:	cd bf       	out	0x3d, r28	; 61
     ece:	6d 83       	std	Y+5, r22	; 0x05
     ed0:	7e 83       	std	Y+6, r23	; 0x06
     ed2:	8f 83       	std	Y+7, r24	; 0x07
     ed4:	98 87       	std	Y+8, r25	; 0x08
	u32 Local_u32Reverse = 1;
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	a0 e0       	ldi	r26, 0x00	; 0
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	89 83       	std	Y+1, r24	; 0x01
     ee0:	9a 83       	std	Y+2, r25	; 0x02
     ee2:	ab 83       	std	Y+3, r26	; 0x03
     ee4:	bc 83       	std	Y+4, r27	; 0x04
     ee6:	36 c0       	rjmp	.+108    	; 0xf54 <UART_voidSendNumber+0xa2>
while(copy_u32Number != 0)
{
	Local_u32Reverse = Local_u32Reverse * 10 + copy_u32Number%10;
     ee8:	89 81       	ldd	r24, Y+1	; 0x01
     eea:	9a 81       	ldd	r25, Y+2	; 0x02
     eec:	ab 81       	ldd	r26, Y+3	; 0x03
     eee:	bc 81       	ldd	r27, Y+4	; 0x04
     ef0:	2a e0       	ldi	r18, 0x0A	; 10
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	40 e0       	ldi	r20, 0x00	; 0
     ef6:	50 e0       	ldi	r21, 0x00	; 0
     ef8:	bc 01       	movw	r22, r24
     efa:	cd 01       	movw	r24, r26
     efc:	0e 94 55 1c 	call	0x38aa	; 0x38aa <__mulsi3>
     f00:	7b 01       	movw	r14, r22
     f02:	8c 01       	movw	r16, r24
     f04:	8d 81       	ldd	r24, Y+5	; 0x05
     f06:	9e 81       	ldd	r25, Y+6	; 0x06
     f08:	af 81       	ldd	r26, Y+7	; 0x07
     f0a:	b8 85       	ldd	r27, Y+8	; 0x08
     f0c:	2a e0       	ldi	r18, 0x0A	; 10
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	40 e0       	ldi	r20, 0x00	; 0
     f12:	50 e0       	ldi	r21, 0x00	; 0
     f14:	bc 01       	movw	r22, r24
     f16:	cd 01       	movw	r24, r26
     f18:	0e 94 87 1c 	call	0x390e	; 0x390e <__udivmodsi4>
     f1c:	dc 01       	movw	r26, r24
     f1e:	cb 01       	movw	r24, r22
     f20:	8e 0d       	add	r24, r14
     f22:	9f 1d       	adc	r25, r15
     f24:	a0 1f       	adc	r26, r16
     f26:	b1 1f       	adc	r27, r17
     f28:	89 83       	std	Y+1, r24	; 0x01
     f2a:	9a 83       	std	Y+2, r25	; 0x02
     f2c:	ab 83       	std	Y+3, r26	; 0x03
     f2e:	bc 83       	std	Y+4, r27	; 0x04
	copy_u32Number /= 10;
     f30:	8d 81       	ldd	r24, Y+5	; 0x05
     f32:	9e 81       	ldd	r25, Y+6	; 0x06
     f34:	af 81       	ldd	r26, Y+7	; 0x07
     f36:	b8 85       	ldd	r27, Y+8	; 0x08
     f38:	2a e0       	ldi	r18, 0x0A	; 10
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	40 e0       	ldi	r20, 0x00	; 0
     f3e:	50 e0       	ldi	r21, 0x00	; 0
     f40:	bc 01       	movw	r22, r24
     f42:	cd 01       	movw	r24, r26
     f44:	0e 94 87 1c 	call	0x390e	; 0x390e <__udivmodsi4>
     f48:	da 01       	movw	r26, r20
     f4a:	c9 01       	movw	r24, r18
     f4c:	8d 83       	std	Y+5, r24	; 0x05
     f4e:	9e 83       	std	Y+6, r25	; 0x06
     f50:	af 83       	std	Y+7, r26	; 0x07
     f52:	b8 87       	std	Y+8, r27	; 0x08
}

void UART_voidSendNumber(u32 copy_u32Number)
{
	u32 Local_u32Reverse = 1;
while(copy_u32Number != 0)
     f54:	8d 81       	ldd	r24, Y+5	; 0x05
     f56:	9e 81       	ldd	r25, Y+6	; 0x06
     f58:	af 81       	ldd	r26, Y+7	; 0x07
     f5a:	b8 85       	ldd	r27, Y+8	; 0x08
     f5c:	00 97       	sbiw	r24, 0x00	; 0
     f5e:	a1 05       	cpc	r26, r1
     f60:	b1 05       	cpc	r27, r1
     f62:	11 f6       	brne	.-124    	; 0xee8 <UART_voidSendNumber+0x36>
	copy_u32Number /= 10;

}
do
{
	UART_voidSendDataSync((Local_u32Reverse%10) +'0');
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	9a 81       	ldd	r25, Y+2	; 0x02
     f68:	ab 81       	ldd	r26, Y+3	; 0x03
     f6a:	bc 81       	ldd	r27, Y+4	; 0x04
     f6c:	2a e0       	ldi	r18, 0x0A	; 10
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	40 e0       	ldi	r20, 0x00	; 0
     f72:	50 e0       	ldi	r21, 0x00	; 0
     f74:	bc 01       	movw	r22, r24
     f76:	cd 01       	movw	r24, r26
     f78:	0e 94 87 1c 	call	0x390e	; 0x390e <__udivmodsi4>
     f7c:	dc 01       	movw	r26, r24
     f7e:	cb 01       	movw	r24, r22
     f80:	80 5d       	subi	r24, 0xD0	; 208
     f82:	0e 94 d3 06 	call	0xda6	; 0xda6 <UART_voidSendDataSync>
	Local_u32Reverse /= 10;
     f86:	89 81       	ldd	r24, Y+1	; 0x01
     f88:	9a 81       	ldd	r25, Y+2	; 0x02
     f8a:	ab 81       	ldd	r26, Y+3	; 0x03
     f8c:	bc 81       	ldd	r27, Y+4	; 0x04
     f8e:	2a e0       	ldi	r18, 0x0A	; 10
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	40 e0       	ldi	r20, 0x00	; 0
     f94:	50 e0       	ldi	r21, 0x00	; 0
     f96:	bc 01       	movw	r22, r24
     f98:	cd 01       	movw	r24, r26
     f9a:	0e 94 87 1c 	call	0x390e	; 0x390e <__udivmodsi4>
     f9e:	da 01       	movw	r26, r20
     fa0:	c9 01       	movw	r24, r18
     fa2:	89 83       	std	Y+1, r24	; 0x01
     fa4:	9a 83       	std	Y+2, r25	; 0x02
     fa6:	ab 83       	std	Y+3, r26	; 0x03
     fa8:	bc 83       	std	Y+4, r27	; 0x04

}
while(Local_u32Reverse != 1);
     faa:	89 81       	ldd	r24, Y+1	; 0x01
     fac:	9a 81       	ldd	r25, Y+2	; 0x02
     fae:	ab 81       	ldd	r26, Y+3	; 0x03
     fb0:	bc 81       	ldd	r27, Y+4	; 0x04
     fb2:	81 30       	cpi	r24, 0x01	; 1
     fb4:	91 05       	cpc	r25, r1
     fb6:	a1 05       	cpc	r26, r1
     fb8:	b1 05       	cpc	r27, r1
     fba:	a1 f6       	brne	.-88     	; 0xf64 <UART_voidSendNumber+0xb2>
}
     fbc:	28 96       	adiw	r28, 0x08	; 8
     fbe:	0f b6       	in	r0, 0x3f	; 63
     fc0:	f8 94       	cli
     fc2:	de bf       	out	0x3e, r29	; 62
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	cd bf       	out	0x3d, r28	; 61
     fc8:	cf 91       	pop	r28
     fca:	df 91       	pop	r29
     fcc:	1f 91       	pop	r17
     fce:	0f 91       	pop	r16
     fd0:	ff 90       	pop	r15
     fd2:	ef 90       	pop	r14
     fd4:	08 95       	ret

00000fd6 <UART_voidReceiveDataAsync>:



void UART_voidReceiveDataAsync(u8 *Copy_u8ReceiveData , void(*Copy_ptrFunction)(void))
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	00 d0       	rcall	.+0      	; 0xfdc <UART_voidReceiveDataAsync+0x6>
     fdc:	00 d0       	rcall	.+0      	; 0xfde <UART_voidReceiveDataAsync+0x8>
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	9a 83       	std	Y+2, r25	; 0x02
     fe4:	89 83       	std	Y+1, r24	; 0x01
     fe6:	7c 83       	std	Y+4, r23	; 0x04
     fe8:	6b 83       	std	Y+3, r22	; 0x03

	  //1.Enable TX intr
		SET_BIT(UCSRB,UCSRB_RXCIE);
     fea:	aa e2       	ldi	r26, 0x2A	; 42
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	ea e2       	ldi	r30, 0x2A	; 42
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	80 68       	ori	r24, 0x80	; 128
     ff6:	8c 93       	st	X, r24

		Global_ptrFunctionRXcomplete =Copy_ptrFunction ;
     ff8:	8b 81       	ldd	r24, Y+3	; 0x03
     ffa:	9c 81       	ldd	r25, Y+4	; 0x04
     ffc:	90 93 0f 02 	sts	0x020F, r25
    1000:	80 93 0e 02 	sts	0x020E, r24
        Global_u8ReceiveData = Copy_u8ReceiveData ;
    1004:	89 81       	ldd	r24, Y+1	; 0x01
    1006:	9a 81       	ldd	r25, Y+2	; 0x02
    1008:	90 93 0d 02 	sts	0x020D, r25
    100c:	80 93 0c 02 	sts	0x020C, r24


}
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	cf 91       	pop	r28
    101a:	df 91       	pop	r29
    101c:	08 95       	ret

0000101e <__vector_13>:
// }
//
 //RX Complete
 void __vector_13(void)  __attribute__((signal));
 void __vector_13(void)
 {
    101e:	1f 92       	push	r1
    1020:	0f 92       	push	r0
    1022:	0f b6       	in	r0, 0x3f	; 63
    1024:	0f 92       	push	r0
    1026:	11 24       	eor	r1, r1
    1028:	2f 93       	push	r18
    102a:	3f 93       	push	r19
    102c:	4f 93       	push	r20
    102e:	5f 93       	push	r21
    1030:	6f 93       	push	r22
    1032:	7f 93       	push	r23
    1034:	8f 93       	push	r24
    1036:	9f 93       	push	r25
    1038:	af 93       	push	r26
    103a:	bf 93       	push	r27
    103c:	ef 93       	push	r30
    103e:	ff 93       	push	r31
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62

	 		 *Global_u8ReceiveData =UDR ;
    1048:	a0 91 0c 02 	lds	r26, 0x020C
    104c:	b0 91 0d 02 	lds	r27, 0x020D
    1050:	ec e2       	ldi	r30, 0x2C	; 44
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	80 81       	ld	r24, Z
    1056:	8c 93       	st	X, r24
	 		Global_ptrFunctionRXcomplete();
    1058:	e0 91 0e 02 	lds	r30, 0x020E
    105c:	f0 91 0f 02 	lds	r31, 0x020F
    1060:	09 95       	icall


 }
    1062:	cf 91       	pop	r28
    1064:	df 91       	pop	r29
    1066:	ff 91       	pop	r31
    1068:	ef 91       	pop	r30
    106a:	bf 91       	pop	r27
    106c:	af 91       	pop	r26
    106e:	9f 91       	pop	r25
    1070:	8f 91       	pop	r24
    1072:	7f 91       	pop	r23
    1074:	6f 91       	pop	r22
    1076:	5f 91       	pop	r21
    1078:	4f 91       	pop	r20
    107a:	3f 91       	pop	r19
    107c:	2f 91       	pop	r18
    107e:	0f 90       	pop	r0
    1080:	0f be       	out	0x3f, r0	; 63
    1082:	0f 90       	pop	r0
    1084:	1f 90       	pop	r1
    1086:	18 95       	reti

00001088 <__vector_15>:
// }
//
// //TX Complete
 void __vector_15(void)  __attribute__((signal));
 void __vector_15(void)
 {
    1088:	1f 92       	push	r1
    108a:	0f 92       	push	r0
    108c:	0f b6       	in	r0, 0x3f	; 63
    108e:	0f 92       	push	r0
    1090:	11 24       	eor	r1, r1
    1092:	2f 93       	push	r18
    1094:	3f 93       	push	r19
    1096:	4f 93       	push	r20
    1098:	5f 93       	push	r21
    109a:	6f 93       	push	r22
    109c:	7f 93       	push	r23
    109e:	8f 93       	push	r24
    10a0:	9f 93       	push	r25
    10a2:	af 93       	push	r26
    10a4:	bf 93       	push	r27
    10a6:	ef 93       	push	r30
    10a8:	ff 93       	push	r31
    10aa:	df 93       	push	r29
    10ac:	cf 93       	push	r28
    10ae:	cd b7       	in	r28, 0x3d	; 61
    10b0:	de b7       	in	r29, 0x3e	; 62
 	 if (Global_ptrFunctionTXcomplete != NULL)
    10b2:	80 91 10 02 	lds	r24, 0x0210
    10b6:	90 91 11 02 	lds	r25, 0x0211
    10ba:	00 97       	sbiw	r24, 0x00	; 0
    10bc:	29 f0       	breq	.+10     	; 0x10c8 <__vector_15+0x40>
 	 {
 		 Global_ptrFunctionTXcomplete();
    10be:	e0 91 10 02 	lds	r30, 0x0210
    10c2:	f0 91 11 02 	lds	r31, 0x0211
    10c6:	09 95       	icall
 	 }
 }
    10c8:	cf 91       	pop	r28
    10ca:	df 91       	pop	r29
    10cc:	ff 91       	pop	r31
    10ce:	ef 91       	pop	r30
    10d0:	bf 91       	pop	r27
    10d2:	af 91       	pop	r26
    10d4:	9f 91       	pop	r25
    10d6:	8f 91       	pop	r24
    10d8:	7f 91       	pop	r23
    10da:	6f 91       	pop	r22
    10dc:	5f 91       	pop	r21
    10de:	4f 91       	pop	r20
    10e0:	3f 91       	pop	r19
    10e2:	2f 91       	pop	r18
    10e4:	0f 90       	pop	r0
    10e6:	0f be       	out	0x3f, r0	; 63
    10e8:	0f 90       	pop	r0
    10ea:	1f 90       	pop	r1
    10ec:	18 95       	reti

000010ee <UART_u8IsDataAvailable>:

 u8 UART_u8IsDataAvailable(void) {
    10ee:	df 93       	push	r29
    10f0:	cf 93       	push	r28
    10f2:	0f 92       	push	r0
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
     return (UCSRA & (1 << UCSRA_RXC)) ? 1 : 0; // Return 1 if RXC bit is set, 0 otherwise
    10f8:	eb e2       	ldi	r30, 0x2B	; 43
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	19 82       	std	Y+1, r1	; 0x01
    1100:	88 23       	and	r24, r24
    1102:	14 f4       	brge	.+4      	; 0x1108 <UART_u8IsDataAvailable+0x1a>
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	89 83       	std	Y+1, r24	; 0x01
    1108:	89 81       	ldd	r24, Y+1	; 0x01
 }
    110a:	0f 90       	pop	r0
    110c:	cf 91       	pop	r28
    110e:	df 91       	pop	r29
    1110:	08 95       	ret

00001112 <TIMER1_voidInit>:


void (*Ptrf)(void); 

void TIMER1_voidInit(void)
{
    1112:	df 93       	push	r29
    1114:	cf 93       	push	r28
    1116:	cd b7       	in	r28, 0x3d	; 61
    1118:	de b7       	in	r29, 0x3e	; 62

	 // MODE 14
	 SET_BIT(TCCR1A,WGM11);
    111a:	af e4       	ldi	r26, 0x4F	; 79
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	ef e4       	ldi	r30, 0x4F	; 79
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	82 60       	ori	r24, 0x02	; 2
    1126:	8c 93       	st	X, r24
	 CLR_BIT(TCCR1A,WGM10);
    1128:	af e4       	ldi	r26, 0x4F	; 79
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	ef e4       	ldi	r30, 0x4F	; 79
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	8e 7f       	andi	r24, 0xFE	; 254
    1134:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B,WGM12);
    1136:	ae e4       	ldi	r26, 0x4E	; 78
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	ee e4       	ldi	r30, 0x4E	; 78
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	88 60       	ori	r24, 0x08	; 8
    1142:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B,WGM13);
    1144:	ae e4       	ldi	r26, 0x4E	; 78
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	ee e4       	ldi	r30, 0x4E	; 78
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	80 61       	ori	r24, 0x10	; 16
    1150:	8c 93       	st	X, r24

}
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	08 95       	ret

00001158 <TMR0_voidInit>:
void TMR0_voidInit(void)
{
    1158:	df 93       	push	r29
    115a:	cf 93       	push	r28
    115c:	cd b7       	in	r28, 0x3d	; 61
    115e:	de b7       	in	r29, 0x3e	; 62
    // Configure Timer0 for Fast PWM mode
    SET_BIT(TIMER0_TCCR0, TCCR0_WGM0); // Set WGM00 for Fast PWM
    1160:	a3 e5       	ldi	r26, 0x53	; 83
    1162:	b0 e0       	ldi	r27, 0x00	; 0
    1164:	e3 e5       	ldi	r30, 0x53	; 83
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 81       	ld	r24, Z
    116a:	80 64       	ori	r24, 0x40	; 64
    116c:	8c 93       	st	X, r24
    SET_BIT(TIMER0_TCCR0, TCCR0_WGM1); // Set WGM01 for Fast PWM
    116e:	a3 e5       	ldi	r26, 0x53	; 83
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e3 e5       	ldi	r30, 0x53	; 83
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	88 60       	ori	r24, 0x08	; 8
    117a:	8c 93       	st	X, r24

    // Set initial non-inverted mode for OC0
    SET_BIT(TIMER0_TCCR0, TCCR0_COM1); // Set COM01 to 1
    117c:	a3 e5       	ldi	r26, 0x53	; 83
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	e3 e5       	ldi	r30, 0x53	; 83
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	80 81       	ld	r24, Z
    1186:	80 62       	ori	r24, 0x20	; 32
    1188:	8c 93       	st	X, r24
    CLR_BIT(TIMER0_TCCR0, TCCR0_COM0); // Clear COM00 to 0
    118a:	a3 e5       	ldi	r26, 0x53	; 83
    118c:	b0 e0       	ldi	r27, 0x00	; 0
    118e:	e3 e5       	ldi	r30, 0x53	; 83
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	8f 7e       	andi	r24, 0xEF	; 239
    1196:	8c 93       	st	X, r24
}
    1198:	cf 91       	pop	r28
    119a:	df 91       	pop	r29
    119c:	08 95       	ret

0000119e <TMR2_voidInit>:

void TMR2_voidInit(void) {
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	cd b7       	in	r28, 0x3d	; 61
    11a4:	de b7       	in	r29, 0x3e	; 62
    // Set Timer 2 to Fast PWM mode
    SET_BIT(TCCR2, WGM20);
    11a6:	a5 e4       	ldi	r26, 0x45	; 69
    11a8:	b0 e0       	ldi	r27, 0x00	; 0
    11aa:	e5 e4       	ldi	r30, 0x45	; 69
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	80 64       	ori	r24, 0x40	; 64
    11b2:	8c 93       	st	X, r24
    SET_BIT(TCCR2, WGM21);
    11b4:	a5 e4       	ldi	r26, 0x45	; 69
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e5 e4       	ldi	r30, 0x45	; 69
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	88 60       	ori	r24, 0x08	; 8
    11c0:	8c 93       	st	X, r24
    // Non-inverted mode
    SET_BIT(TCCR2, COM21);
    11c2:	a5 e4       	ldi	r26, 0x45	; 69
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e5 e4       	ldi	r30, 0x45	; 69
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	80 62       	ori	r24, 0x20	; 32
    11ce:	8c 93       	st	X, r24
    CLR_BIT(TCCR2, COM20);
    11d0:	a5 e4       	ldi	r26, 0x45	; 69
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e5 e4       	ldi	r30, 0x45	; 69
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	8f 7e       	andi	r24, 0xEF	; 239
    11dc:	8c 93       	st	X, r24
}
    11de:	cf 91       	pop	r28
    11e0:	df 91       	pop	r29
    11e2:	08 95       	ret

000011e4 <TMR0_voidFastPWMNonInverted>:


void TMR0_voidFastPWMNonInverted(u8 Copy_u8Prescaler)
{
    11e4:	df 93       	push	r29
    11e6:	cf 93       	push	r28
    11e8:	0f 92       	push	r0
    11ea:	cd b7       	in	r28, 0x3d	; 61
    11ec:	de b7       	in	r29, 0x3e	; 62
    11ee:	89 83       	std	Y+1, r24	; 0x01
    // Configure Timer0 for Fast PWM mode
    SET_BIT(TIMER0_TCCR0, TCCR0_WGM0); // Set WGM00 for Fast PWM
    11f0:	a3 e5       	ldi	r26, 0x53	; 83
    11f2:	b0 e0       	ldi	r27, 0x00	; 0
    11f4:	e3 e5       	ldi	r30, 0x53	; 83
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	80 64       	ori	r24, 0x40	; 64
    11fc:	8c 93       	st	X, r24
    SET_BIT(TIMER0_TCCR0, TCCR0_WGM1); // Set WGM01 for Fast PWM
    11fe:	a3 e5       	ldi	r26, 0x53	; 83
    1200:	b0 e0       	ldi	r27, 0x00	; 0
    1202:	e3 e5       	ldi	r30, 0x53	; 83
    1204:	f0 e0       	ldi	r31, 0x00	; 0
    1206:	80 81       	ld	r24, Z
    1208:	88 60       	ori	r24, 0x08	; 8
    120a:	8c 93       	st	X, r24

    // Set non-inverted mode
    SET_BIT(TIMER0_TCCR0, TCCR0_COM1); // Set COM01 to 1
    120c:	a3 e5       	ldi	r26, 0x53	; 83
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	e3 e5       	ldi	r30, 0x53	; 83
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	80 62       	ori	r24, 0x20	; 32
    1218:	8c 93       	st	X, r24
    CLR_BIT(TIMER0_TCCR0, TCCR0_COM0); // Clear COM00 to 0
    121a:	a3 e5       	ldi	r26, 0x53	; 83
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	e3 e5       	ldi	r30, 0x53	; 83
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	80 81       	ld	r24, Z
    1224:	8f 7e       	andi	r24, 0xEF	; 239
    1226:	8c 93       	st	X, r24

    // Apply prescaler by masking the clock bits and setting the desired value
    TIMER0_TCCR0 &= ~((1 << TCCR0_CS2) | (1 << TCCR0_CS1) | (1 << TCCR0_CS0)); // Clear prescaler bits
    1228:	a3 e5       	ldi	r26, 0x53	; 83
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	e3 e5       	ldi	r30, 0x53	; 83
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	88 7f       	andi	r24, 0xF8	; 248
    1234:	8c 93       	st	X, r24
    TIMER0_TCCR0 |= Copy_u8Prescaler; // Set the desired prescaler
    1236:	a3 e5       	ldi	r26, 0x53	; 83
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	e3 e5       	ldi	r30, 0x53	; 83
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	90 81       	ld	r25, Z
    1240:	89 81       	ldd	r24, Y+1	; 0x01
    1242:	89 2b       	or	r24, r25
    1244:	8c 93       	st	X, r24
}
    1246:	0f 90       	pop	r0
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	08 95       	ret

0000124e <TMR2_voidFastPWMNonInverted>:
void TMR2_voidFastPWMNonInverted(u8 Copy_u8Prescaler)
{
    124e:	df 93       	push	r29
    1250:	cf 93       	push	r28
    1252:	0f 92       	push	r0
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
    1258:	89 83       	std	Y+1, r24	; 0x01
    // Configure Timer2 for Fast PWM mode
    SET_BIT(TCCR2, WGM20); // Set WGM20 for Fast PWM
    125a:	a5 e4       	ldi	r26, 0x45	; 69
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e5 e4       	ldi	r30, 0x45	; 69
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	80 64       	ori	r24, 0x40	; 64
    1266:	8c 93       	st	X, r24
    SET_BIT(TCCR2, WGM21); // Set WGM21 for Fast PWM
    1268:	a5 e4       	ldi	r26, 0x45	; 69
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	e5 e4       	ldi	r30, 0x45	; 69
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	88 60       	ori	r24, 0x08	; 8
    1274:	8c 93       	st	X, r24

    // Set non-inverted mode
    SET_BIT(TCCR2, COM21); // Set COM21 to 1
    1276:	a5 e4       	ldi	r26, 0x45	; 69
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	e5 e4       	ldi	r30, 0x45	; 69
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	80 62       	ori	r24, 0x20	; 32
    1282:	8c 93       	st	X, r24
    CLR_BIT(TCCR2, COM20); // Clear COM20 to 0
    1284:	a5 e4       	ldi	r26, 0x45	; 69
    1286:	b0 e0       	ldi	r27, 0x00	; 0
    1288:	e5 e4       	ldi	r30, 0x45	; 69
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
    128e:	8f 7e       	andi	r24, 0xEF	; 239
    1290:	8c 93       	st	X, r24

    // Apply prescaler by masking the clock bits and setting the desired value
    TCCR2 &= ~((1 << CS22) | (1 << CS21) | (1 << CS20)); // Clear prescaler bits
    1292:	a5 e4       	ldi	r26, 0x45	; 69
    1294:	b0 e0       	ldi	r27, 0x00	; 0
    1296:	e5 e4       	ldi	r30, 0x45	; 69
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	88 7f       	andi	r24, 0xF8	; 248
    129e:	8c 93       	st	X, r24
    TCCR2 |= Copy_u8Prescaler; // Set the desired prescaler
    12a0:	a5 e4       	ldi	r26, 0x45	; 69
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	e5 e4       	ldi	r30, 0x45	; 69
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	90 81       	ld	r25, Z
    12aa:	89 81       	ldd	r24, Y+1	; 0x01
    12ac:	89 2b       	or	r24, r25
    12ae:	8c 93       	st	X, r24
}
    12b0:	0f 90       	pop	r0
    12b2:	cf 91       	pop	r28
    12b4:	df 91       	pop	r29
    12b6:	08 95       	ret

000012b8 <TMR0_voidSetDutyCycle>:

void TMR0_voidSetDutyCycle(u8 dutyCycle)
{
    12b8:	df 93       	push	r29
    12ba:	cf 93       	push	r28
    12bc:	0f 92       	push	r0
    12be:	cd b7       	in	r28, 0x3d	; 61
    12c0:	de b7       	in	r29, 0x3e	; 62
    12c2:	89 83       	std	Y+1, r24	; 0x01
    // Set duty cycle for Timer 0 (Servo 1)
    TIMER0_OCR0 = dutyCycle;
    12c4:	ec e5       	ldi	r30, 0x5C	; 92
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	89 81       	ldd	r24, Y+1	; 0x01
    12ca:	80 83       	st	Z, r24
}
    12cc:	0f 90       	pop	r0
    12ce:	cf 91       	pop	r28
    12d0:	df 91       	pop	r29
    12d2:	08 95       	ret

000012d4 <TMR2_voidSetDutyCycle>:



void TMR2_voidSetDutyCycle(u8 dutyCycle) {
    12d4:	df 93       	push	r29
    12d6:	cf 93       	push	r28
    12d8:	0f 92       	push	r0
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
    12de:	89 83       	std	Y+1, r24	; 0x01
    // Set duty cycle for Timer 2 (Servo 2)
    TIMER2_OCR2 = dutyCycle;
    12e0:	e3 e4       	ldi	r30, 0x43	; 67
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	89 81       	ldd	r24, Y+1	; 0x01
    12e6:	80 83       	st	Z, r24
}
    12e8:	0f 90       	pop	r0
    12ea:	cf 91       	pop	r28
    12ec:	df 91       	pop	r29
    12ee:	08 95       	ret

000012f0 <TIMER1_voidFastPWMNonIntvered>:
void TIMER1_voidFastPWMNonIntvered(u8 Copy_u8Channel , u8 Copy_u8Prescaler)
{
    12f0:	df 93       	push	r29
    12f2:	cf 93       	push	r28
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <TIMER1_voidFastPWMNonIntvered+0x6>
    12f6:	00 d0       	rcall	.+0      	; 0x12f8 <TIMER1_voidFastPWMNonIntvered+0x8>
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	6a 83       	std	Y+2, r22	; 0x02
				switch(Copy_u8Channel)
    1300:	89 81       	ldd	r24, Y+1	; 0x01
    1302:	28 2f       	mov	r18, r24
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	3c 83       	std	Y+4, r19	; 0x04
    1308:	2b 83       	std	Y+3, r18	; 0x03
    130a:	8b 81       	ldd	r24, Y+3	; 0x03
    130c:	9c 81       	ldd	r25, Y+4	; 0x04
    130e:	00 97       	sbiw	r24, 0x00	; 0
    1310:	31 f0       	breq	.+12     	; 0x131e <TIMER1_voidFastPWMNonIntvered+0x2e>
    1312:	2b 81       	ldd	r18, Y+3	; 0x03
    1314:	3c 81       	ldd	r19, Y+4	; 0x04
    1316:	21 30       	cpi	r18, 0x01	; 1
    1318:	31 05       	cpc	r19, r1
    131a:	81 f0       	breq	.+32     	; 0x133c <TIMER1_voidFastPWMNonIntvered+0x4c>
    131c:	1d c0       	rjmp	.+58     	; 0x1358 <TIMER1_voidFastPWMNonIntvered+0x68>
				{
				case CHANNELA :
					SET_BIT(TCCR1A ,COM1A1);
    131e:	af e4       	ldi	r26, 0x4F	; 79
    1320:	b0 e0       	ldi	r27, 0x00	; 0
    1322:	ef e4       	ldi	r30, 0x4F	; 79
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	80 68       	ori	r24, 0x80	; 128
    132a:	8c 93       	st	X, r24
					CLR_BIT(TCCR1A ,COM1A0);
    132c:	af e4       	ldi	r26, 0x4F	; 79
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	ef e4       	ldi	r30, 0x4F	; 79
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	8f 7b       	andi	r24, 0xBF	; 191
    1338:	8c 93       	st	X, r24
    133a:	0e c0       	rjmp	.+28     	; 0x1358 <TIMER1_voidFastPWMNonIntvered+0x68>
					break;

				case CHANNELB:
					SET_BIT(TCCR1A ,COM1B1);
    133c:	af e4       	ldi	r26, 0x4F	; 79
    133e:	b0 e0       	ldi	r27, 0x00	; 0
    1340:	ef e4       	ldi	r30, 0x4F	; 79
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	80 62       	ori	r24, 0x20	; 32
    1348:	8c 93       	st	X, r24
					CLR_BIT(TCCR1A ,COM1B0);
    134a:	af e4       	ldi	r26, 0x4F	; 79
    134c:	b0 e0       	ldi	r27, 0x00	; 0
    134e:	ef e4       	ldi	r30, 0x4F	; 79
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	8f 7e       	andi	r24, 0xEF	; 239
    1356:	8c 93       	st	X, r24
				}


				//Run timer with target prescaler

				TCCR1B &= CLK_MASK ;
    1358:	ae e4       	ldi	r26, 0x4E	; 78
    135a:	b0 e0       	ldi	r27, 0x00	; 0
    135c:	ee e4       	ldi	r30, 0x4E	; 78
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	88 7f       	andi	r24, 0xF8	; 248
    1364:	8c 93       	st	X, r24
				TCCR1B |=Copy_u8Prescaler ;
    1366:	ae e4       	ldi	r26, 0x4E	; 78
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	ee e4       	ldi	r30, 0x4E	; 78
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	90 81       	ld	r25, Z
    1370:	8a 81       	ldd	r24, Y+2	; 0x02
    1372:	89 2b       	or	r24, r25
    1374:	8c 93       	st	X, r24
}
    1376:	0f 90       	pop	r0
    1378:	0f 90       	pop	r0
    137a:	0f 90       	pop	r0
    137c:	0f 90       	pop	r0
    137e:	cf 91       	pop	r28
    1380:	df 91       	pop	r29
    1382:	08 95       	ret

00001384 <TIMER1_voidSetDutyCycle>:


void TIMER1_voidSetDutyCycle(u8 Copy_u8Channel ,u16 Copy_u16DutyCycle)
{
    1384:	df 93       	push	r29
    1386:	cf 93       	push	r28
    1388:	00 d0       	rcall	.+0      	; 0x138a <TIMER1_voidSetDutyCycle+0x6>
    138a:	00 d0       	rcall	.+0      	; 0x138c <TIMER1_voidSetDutyCycle+0x8>
    138c:	0f 92       	push	r0
    138e:	cd b7       	in	r28, 0x3d	; 61
    1390:	de b7       	in	r29, 0x3e	; 62
    1392:	89 83       	std	Y+1, r24	; 0x01
    1394:	7b 83       	std	Y+3, r23	; 0x03
    1396:	6a 83       	std	Y+2, r22	; 0x02

	switch(Copy_u8Channel)
    1398:	89 81       	ldd	r24, Y+1	; 0x01
    139a:	28 2f       	mov	r18, r24
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	3d 83       	std	Y+5, r19	; 0x05
    13a0:	2c 83       	std	Y+4, r18	; 0x04
    13a2:	8c 81       	ldd	r24, Y+4	; 0x04
    13a4:	9d 81       	ldd	r25, Y+5	; 0x05
    13a6:	00 97       	sbiw	r24, 0x00	; 0
    13a8:	31 f0       	breq	.+12     	; 0x13b6 <TIMER1_voidSetDutyCycle+0x32>
    13aa:	2c 81       	ldd	r18, Y+4	; 0x04
    13ac:	3d 81       	ldd	r19, Y+5	; 0x05
    13ae:	21 30       	cpi	r18, 0x01	; 1
    13b0:	31 05       	cpc	r19, r1
    13b2:	41 f0       	breq	.+16     	; 0x13c4 <TIMER1_voidSetDutyCycle+0x40>
    13b4:	0d c0       	rjmp	.+26     	; 0x13d0 <TIMER1_voidSetDutyCycle+0x4c>
			{
			case CHANNELA : OCR1A = Copy_u16DutyCycle ;	break;
    13b6:	ea e4       	ldi	r30, 0x4A	; 74
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	8a 81       	ldd	r24, Y+2	; 0x02
    13bc:	9b 81       	ldd	r25, Y+3	; 0x03
    13be:	91 83       	std	Z+1, r25	; 0x01
    13c0:	80 83       	st	Z, r24
    13c2:	06 c0       	rjmp	.+12     	; 0x13d0 <TIMER1_voidSetDutyCycle+0x4c>

			case CHANNELB:  OCR1B = Copy_u16DutyCycle ;	break;
    13c4:	e8 e4       	ldi	r30, 0x48	; 72
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ca:	9b 81       	ldd	r25, Y+3	; 0x03
    13cc:	91 83       	std	Z+1, r25	; 0x01
    13ce:	80 83       	st	Z, r24

			}

}
    13d0:	0f 90       	pop	r0
    13d2:	0f 90       	pop	r0
    13d4:	0f 90       	pop	r0
    13d6:	0f 90       	pop	r0
    13d8:	0f 90       	pop	r0
    13da:	cf 91       	pop	r28
    13dc:	df 91       	pop	r29
    13de:	08 95       	ret

000013e0 <TMR0_voidSetTopValue>:

void TMR0_voidSetTopValue(u8 Copy_u8TopValue)
{
    13e0:	df 93       	push	r29
    13e2:	cf 93       	push	r28
    13e4:	0f 92       	push	r0
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
    13ea:	89 83       	std	Y+1, r24	; 0x01
    // Set the top value for Timer0
    TIMER0_OCR0 = Copy_u8TopValue;
    13ec:	ec e5       	ldi	r30, 0x5C	; 92
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	89 81       	ldd	r24, Y+1	; 0x01
    13f2:	80 83       	st	Z, r24
}
    13f4:	0f 90       	pop	r0
    13f6:	cf 91       	pop	r28
    13f8:	df 91       	pop	r29
    13fa:	08 95       	ret

000013fc <TIMER1_voidSetTopValue>:

void TIMER1_voidSetTopValue(u16 Copy_u16TopValue)
{
    13fc:	df 93       	push	r29
    13fe:	cf 93       	push	r28
    1400:	00 d0       	rcall	.+0      	; 0x1402 <TIMER1_voidSetTopValue+0x6>
    1402:	cd b7       	in	r28, 0x3d	; 61
    1404:	de b7       	in	r29, 0x3e	; 62
    1406:	9a 83       	std	Y+2, r25	; 0x02
    1408:	89 83       	std	Y+1, r24	; 0x01

			ICR1 = Copy_u16TopValue ;
    140a:	e6 e4       	ldi	r30, 0x46	; 70
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	89 81       	ldd	r24, Y+1	; 0x01
    1410:	9a 81       	ldd	r25, Y+2	; 0x02
    1412:	91 83       	std	Z+1, r25	; 0x01
    1414:	80 83       	st	Z, r24
}
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	cf 91       	pop	r28
    141c:	df 91       	pop	r29
    141e:	08 95       	ret

00001420 <TMR2_voidSetTopValue>:

void TMR2_voidSetTopValue(u8 Copy_u8TopValue)
{
    1420:	df 93       	push	r29
    1422:	cf 93       	push	r28
    1424:	0f 92       	push	r0
    1426:	cd b7       	in	r28, 0x3d	; 61
    1428:	de b7       	in	r29, 0x3e	; 62
    142a:	89 83       	std	Y+1, r24	; 0x01
    // Set the top value for Timer2
    TIMER2_OCR2 = Copy_u8TopValue;
    142c:	e3 e4       	ldi	r30, 0x43	; 67
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	89 81       	ldd	r24, Y+1	; 0x01
    1432:	80 83       	st	Z, r24
}
    1434:	0f 90       	pop	r0
    1436:	cf 91       	pop	r28
    1438:	df 91       	pop	r29
    143a:	08 95       	ret

0000143c <TIMER1_voidNormalMode>:


void TIMER1_voidNormalMode(u8 Copy_u8Prescaler)
{
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	0f 92       	push	r0
    1442:	cd b7       	in	r28, 0x3d	; 61
    1444:	de b7       	in	r29, 0x3e	; 62
    1446:	89 83       	std	Y+1, r24	; 0x01
	//Run timer with target prescaler

	TCCR1B &= CLK_MASK ;
    1448:	ae e4       	ldi	r26, 0x4E	; 78
    144a:	b0 e0       	ldi	r27, 0x00	; 0
    144c:	ee e4       	ldi	r30, 0x4E	; 78
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	88 7f       	andi	r24, 0xF8	; 248
    1454:	8c 93       	st	X, r24
	TCCR1B |=Copy_u8Prescaler ;
    1456:	ae e4       	ldi	r26, 0x4E	; 78
    1458:	b0 e0       	ldi	r27, 0x00	; 0
    145a:	ee e4       	ldi	r30, 0x4E	; 78
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	90 81       	ld	r25, Z
    1460:	89 81       	ldd	r24, Y+1	; 0x01
    1462:	89 2b       	or	r24, r25
    1464:	8c 93       	st	X, r24
}
    1466:	0f 90       	pop	r0
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <TIMER1_voidResetTimer>:

void TIMER1_voidResetTimer(void)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	cd b7       	in	r28, 0x3d	; 61
    1474:	de b7       	in	r29, 0x3e	; 62
 TCNT1 = 0 ;
    1476:	ec e4       	ldi	r30, 0x4C	; 76
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	11 82       	std	Z+1, r1	; 0x01
    147c:	10 82       	st	Z, r1
}
    147e:	cf 91       	pop	r28
    1480:	df 91       	pop	r29
    1482:	08 95       	ret

00001484 <TIMER1_u16GetElapsedTimer>:

u16  TIMER1_u16GetElapsedTimer(void)
{
    1484:	df 93       	push	r29
    1486:	cf 93       	push	r28
    1488:	cd b7       	in	r28, 0x3d	; 61
    148a:	de b7       	in	r29, 0x3e	; 62

	return TCNT1 ;
    148c:	ec e4       	ldi	r30, 0x4C	; 76
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	91 81       	ldd	r25, Z+1	; 0x01
}
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	08 95       	ret

0000149a <TIMER1_voidStopTimer1>:
void TIMER1_voidStopTimer1(void)
{
    149a:	df 93       	push	r29
    149c:	cf 93       	push	r28
    149e:	cd b7       	in	r28, 0x3d	; 61
    14a0:	de b7       	in	r29, 0x3e	; 62
	//Run timer with target prescaler

	TCCR1B &= CLK_MASK ;
    14a2:	ae e4       	ldi	r26, 0x4E	; 78
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	ee e4       	ldi	r30, 0x4E	; 78
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	88 7f       	andi	r24, 0xF8	; 248
    14ae:	8c 93       	st	X, r24
	TCCR1B |=PRESCALAR_NO_CLOCK ;
    14b0:	ae e4       	ldi	r26, 0x4E	; 78
    14b2:	b0 e0       	ldi	r27, 0x00	; 0
    14b4:	ee e4       	ldi	r30, 0x4E	; 78
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	80 81       	ld	r24, Z
    14ba:	8c 93       	st	X, r24
}
    14bc:	cf 91       	pop	r28
    14be:	df 91       	pop	r29
    14c0:	08 95       	ret

000014c2 <ICU_CallBackFun>:




void ICU_CallBackFun(void (*ptr)(void))
{
    14c2:	df 93       	push	r29
    14c4:	cf 93       	push	r28
    14c6:	00 d0       	rcall	.+0      	; 0x14c8 <ICU_CallBackFun+0x6>
    14c8:	cd b7       	in	r28, 0x3d	; 61
    14ca:	de b7       	in	r29, 0x3e	; 62
    14cc:	9a 83       	std	Y+2, r25	; 0x02
    14ce:	89 83       	std	Y+1, r24	; 0x01
	Ptrf=ptr;
    14d0:	89 81       	ldd	r24, Y+1	; 0x01
    14d2:	9a 81       	ldd	r25, Y+2	; 0x02
    14d4:	90 93 b5 02 	sts	0x02B5, r25
    14d8:	80 93 b4 02 	sts	0x02B4, r24
	
}
    14dc:	0f 90       	pop	r0
    14de:	0f 90       	pop	r0
    14e0:	cf 91       	pop	r28
    14e2:	df 91       	pop	r29
    14e4:	08 95       	ret

000014e6 <ICU_u16ReadInputCapture>:

u16 ICU_u16ReadInputCapture (void)
{
    14e6:	df 93       	push	r29
    14e8:	cf 93       	push	r28
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    14ee:	e6 e4       	ldi	r30, 0x46	; 70
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	80 81       	ld	r24, Z
    14f4:	91 81       	ldd	r25, Z+1	; 0x01
}
    14f6:	cf 91       	pop	r28
    14f8:	df 91       	pop	r29
    14fa:	08 95       	ret

000014fc <__vector_6>:

void __vector_6(void) __attribute__((signal)); 
void __vector_6(void)
{
    14fc:	1f 92       	push	r1
    14fe:	0f 92       	push	r0
    1500:	0f b6       	in	r0, 0x3f	; 63
    1502:	0f 92       	push	r0
    1504:	11 24       	eor	r1, r1
    1506:	2f 93       	push	r18
    1508:	3f 93       	push	r19
    150a:	4f 93       	push	r20
    150c:	5f 93       	push	r21
    150e:	6f 93       	push	r22
    1510:	7f 93       	push	r23
    1512:	8f 93       	push	r24
    1514:	9f 93       	push	r25
    1516:	af 93       	push	r26
    1518:	bf 93       	push	r27
    151a:	ef 93       	push	r30
    151c:	ff 93       	push	r31
    151e:	df 93       	push	r29
    1520:	cf 93       	push	r28
    1522:	cd b7       	in	r28, 0x3d	; 61
    1524:	de b7       	in	r29, 0x3e	; 62
	
	Ptrf();
    1526:	e0 91 b4 02 	lds	r30, 0x02B4
    152a:	f0 91 b5 02 	lds	r31, 0x02B5
    152e:	09 95       	icall
	
} 
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	ff 91       	pop	r31
    1536:	ef 91       	pop	r30
    1538:	bf 91       	pop	r27
    153a:	af 91       	pop	r26
    153c:	9f 91       	pop	r25
    153e:	8f 91       	pop	r24
    1540:	7f 91       	pop	r23
    1542:	6f 91       	pop	r22
    1544:	5f 91       	pop	r21
    1546:	4f 91       	pop	r20
    1548:	3f 91       	pop	r19
    154a:	2f 91       	pop	r18
    154c:	0f 90       	pop	r0
    154e:	0f be       	out	0x3f, r0	; 63
    1550:	0f 90       	pop	r0
    1552:	1f 90       	pop	r1
    1554:	18 95       	reti

00001556 <EXTI_voidEnableInterrupt>:
void (*CallbackFuncINT0) (void) = NULL ;
void (*CallbackFuncINT1) (void) = NULL ;
void (*CallbackFuncINT2) (void) = NULL ;

void EXTI_voidEnableInterrupt(u8 Copy_u8InterruptId)
{
    1556:	df 93       	push	r29
    1558:	cf 93       	push	r28
    155a:	00 d0       	rcall	.+0      	; 0x155c <EXTI_voidEnableInterrupt+0x6>
    155c:	0f 92       	push	r0
    155e:	cd b7       	in	r28, 0x3d	; 61
    1560:	de b7       	in	r29, 0x3e	; 62
    1562:	89 83       	std	Y+1, r24	; 0x01
	//switching over interrupt sources
	switch(Copy_u8InterruptId)
    1564:	89 81       	ldd	r24, Y+1	; 0x01
    1566:	28 2f       	mov	r18, r24
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	3b 83       	std	Y+3, r19	; 0x03
    156c:	2a 83       	std	Y+2, r18	; 0x02
    156e:	8a 81       	ldd	r24, Y+2	; 0x02
    1570:	9b 81       	ldd	r25, Y+3	; 0x03
    1572:	81 30       	cpi	r24, 0x01	; 1
    1574:	91 05       	cpc	r25, r1
    1576:	89 f0       	breq	.+34     	; 0x159a <EXTI_voidEnableInterrupt+0x44>
    1578:	2a 81       	ldd	r18, Y+2	; 0x02
    157a:	3b 81       	ldd	r19, Y+3	; 0x03
    157c:	22 30       	cpi	r18, 0x02	; 2
    157e:	31 05       	cpc	r19, r1
    1580:	a1 f0       	breq	.+40     	; 0x15aa <EXTI_voidEnableInterrupt+0x54>
    1582:	8a 81       	ldd	r24, Y+2	; 0x02
    1584:	9b 81       	ldd	r25, Y+3	; 0x03
    1586:	00 97       	sbiw	r24, 0x00	; 0
    1588:	b9 f4       	brne	.+46     	; 0x15b8 <EXTI_voidEnableInterrupt+0x62>
	{
		case EXTI_INT0 :
				SET_BIT(EXTI_GICR , GICR_INT0) ; break ;
    158a:	ab e5       	ldi	r26, 0x5B	; 91
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	eb e5       	ldi	r30, 0x5B	; 91
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	80 64       	ori	r24, 0x40	; 64
    1596:	8c 93       	st	X, r24
    1598:	0f c0       	rjmp	.+30     	; 0x15b8 <EXTI_voidEnableInterrupt+0x62>

		case EXTI_INT1 :
				SET_BIT(EXTI_GICR , GICR_INT1) ; break ;
    159a:	ab e5       	ldi	r26, 0x5B	; 91
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	eb e5       	ldi	r30, 0x5B	; 91
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	80 68       	ori	r24, 0x80	; 128
    15a6:	8c 93       	st	X, r24
    15a8:	07 c0       	rjmp	.+14     	; 0x15b8 <EXTI_voidEnableInterrupt+0x62>

		case EXTI_INT2 :
				SET_BIT(EXTI_GICR , GICR_INT2) ; break ;
    15aa:	ab e5       	ldi	r26, 0x5B	; 91
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	eb e5       	ldi	r30, 0x5B	; 91
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	80 62       	ori	r24, 0x20	; 32
    15b6:	8c 93       	st	X, r24
	}
}
    15b8:	0f 90       	pop	r0
    15ba:	0f 90       	pop	r0
    15bc:	0f 90       	pop	r0
    15be:	cf 91       	pop	r28
    15c0:	df 91       	pop	r29
    15c2:	08 95       	ret

000015c4 <EXTI_voidDisableInterrupt>:

void EXTI_voidDisableInterrupt(u8 Copy_u8InterruptId)
{
    15c4:	df 93       	push	r29
    15c6:	cf 93       	push	r28
    15c8:	00 d0       	rcall	.+0      	; 0x15ca <EXTI_voidDisableInterrupt+0x6>
    15ca:	0f 92       	push	r0
    15cc:	cd b7       	in	r28, 0x3d	; 61
    15ce:	de b7       	in	r29, 0x3e	; 62
    15d0:	89 83       	std	Y+1, r24	; 0x01
	//switching over interrupt sources
	switch(Copy_u8InterruptId)
    15d2:	89 81       	ldd	r24, Y+1	; 0x01
    15d4:	28 2f       	mov	r18, r24
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	3b 83       	std	Y+3, r19	; 0x03
    15da:	2a 83       	std	Y+2, r18	; 0x02
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	9b 81       	ldd	r25, Y+3	; 0x03
    15e0:	81 30       	cpi	r24, 0x01	; 1
    15e2:	91 05       	cpc	r25, r1
    15e4:	89 f0       	breq	.+34     	; 0x1608 <EXTI_voidDisableInterrupt+0x44>
    15e6:	2a 81       	ldd	r18, Y+2	; 0x02
    15e8:	3b 81       	ldd	r19, Y+3	; 0x03
    15ea:	22 30       	cpi	r18, 0x02	; 2
    15ec:	31 05       	cpc	r19, r1
    15ee:	a1 f0       	breq	.+40     	; 0x1618 <EXTI_voidDisableInterrupt+0x54>
    15f0:	8a 81       	ldd	r24, Y+2	; 0x02
    15f2:	9b 81       	ldd	r25, Y+3	; 0x03
    15f4:	00 97       	sbiw	r24, 0x00	; 0
    15f6:	b9 f4       	brne	.+46     	; 0x1626 <EXTI_voidDisableInterrupt+0x62>
	{
		case EXTI_INT0 :
				CLR_BIT(EXTI_GICR , GICR_INT0) ; break ;
    15f8:	ab e5       	ldi	r26, 0x5B	; 91
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	eb e5       	ldi	r30, 0x5B	; 91
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	8f 7b       	andi	r24, 0xBF	; 191
    1604:	8c 93       	st	X, r24
    1606:	0f c0       	rjmp	.+30     	; 0x1626 <EXTI_voidDisableInterrupt+0x62>

		case EXTI_INT1 :
				CLR_BIT(EXTI_GICR , GICR_INT1) ; break ;
    1608:	ab e5       	ldi	r26, 0x5B	; 91
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	eb e5       	ldi	r30, 0x5B	; 91
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	8f 77       	andi	r24, 0x7F	; 127
    1614:	8c 93       	st	X, r24
    1616:	07 c0       	rjmp	.+14     	; 0x1626 <EXTI_voidDisableInterrupt+0x62>

		case EXTI_INT2 :
				CLR_BIT(EXTI_GICR , GICR_INT2) ; break ;
    1618:	ab e5       	ldi	r26, 0x5B	; 91
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	eb e5       	ldi	r30, 0x5B	; 91
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	8f 7d       	andi	r24, 0xDF	; 223
    1624:	8c 93       	st	X, r24
	}
}
    1626:	0f 90       	pop	r0
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	cf 91       	pop	r28
    162e:	df 91       	pop	r29
    1630:	08 95       	ret

00001632 <EXTI_voidSetSenseSignalINT0>:

void EXTI_voidSetSenseSignalINT0(u8 Copy_u8INT0SenseSignal)
{
    1632:	df 93       	push	r29
    1634:	cf 93       	push	r28
    1636:	00 d0       	rcall	.+0      	; 0x1638 <EXTI_voidSetSenseSignalINT0+0x6>
    1638:	0f 92       	push	r0
    163a:	cd b7       	in	r28, 0x3d	; 61
    163c:	de b7       	in	r29, 0x3e	; 62
    163e:	89 83       	std	Y+1, r24	; 0x01
	//switch over available sense signals for interrupt 0
	switch(Copy_u8INT0SenseSignal)
    1640:	89 81       	ldd	r24, Y+1	; 0x01
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	3b 83       	std	Y+3, r19	; 0x03
    1648:	2a 83       	std	Y+2, r18	; 0x02
    164a:	8a 81       	ldd	r24, Y+2	; 0x02
    164c:	9b 81       	ldd	r25, Y+3	; 0x03
    164e:	81 30       	cpi	r24, 0x01	; 1
    1650:	91 05       	cpc	r25, r1
    1652:	21 f1       	breq	.+72     	; 0x169c <EXTI_voidSetSenseSignalINT0+0x6a>
    1654:	2a 81       	ldd	r18, Y+2	; 0x02
    1656:	3b 81       	ldd	r19, Y+3	; 0x03
    1658:	22 30       	cpi	r18, 0x02	; 2
    165a:	31 05       	cpc	r19, r1
    165c:	2c f4       	brge	.+10     	; 0x1668 <EXTI_voidSetSenseSignalINT0+0x36>
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	9b 81       	ldd	r25, Y+3	; 0x03
    1662:	00 97       	sbiw	r24, 0x00	; 0
    1664:	61 f0       	breq	.+24     	; 0x167e <EXTI_voidSetSenseSignalINT0+0x4c>
    1666:	46 c0       	rjmp	.+140    	; 0x16f4 <EXTI_voidSetSenseSignalINT0+0xc2>
    1668:	2a 81       	ldd	r18, Y+2	; 0x02
    166a:	3b 81       	ldd	r19, Y+3	; 0x03
    166c:	22 30       	cpi	r18, 0x02	; 2
    166e:	31 05       	cpc	r19, r1
    1670:	99 f1       	breq	.+102    	; 0x16d8 <EXTI_voidSetSenseSignalINT0+0xa6>
    1672:	8a 81       	ldd	r24, Y+2	; 0x02
    1674:	9b 81       	ldd	r25, Y+3	; 0x03
    1676:	83 30       	cpi	r24, 0x03	; 3
    1678:	91 05       	cpc	r25, r1
    167a:	f9 f0       	breq	.+62     	; 0x16ba <EXTI_voidSetSenseSignalINT0+0x88>
    167c:	3b c0       	rjmp	.+118    	; 0x16f4 <EXTI_voidSetSenseSignalINT0+0xc2>
	{
		case EXTI_INT0_FALLING_EDGE :
			SET_BIT(EXTI_MCUCR , MCUCR_ISC01) ;
    167e:	a5 e5       	ldi	r26, 0x55	; 85
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	e5 e5       	ldi	r30, 0x55	; 85
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	82 60       	ori	r24, 0x02	; 2
    168a:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC00) ;
    168c:	a5 e5       	ldi	r26, 0x55	; 85
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	e5 e5       	ldi	r30, 0x55	; 85
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	8e 7f       	andi	r24, 0xFE	; 254
    1698:	8c 93       	st	X, r24
    169a:	2c c0       	rjmp	.+88     	; 0x16f4 <EXTI_voidSetSenseSignalINT0+0xc2>
			 break ;

		case EXTI_INT0_RISING_EDGE :
			SET_BIT(EXTI_MCUCR , MCUCR_ISC01) ;
    169c:	a5 e5       	ldi	r26, 0x55	; 85
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e5 e5       	ldi	r30, 0x55	; 85
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	82 60       	ori	r24, 0x02	; 2
    16a8:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR , MCUCR_ISC00) ;
    16aa:	a5 e5       	ldi	r26, 0x55	; 85
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e5 e5       	ldi	r30, 0x55	; 85
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	81 60       	ori	r24, 0x01	; 1
    16b6:	8c 93       	st	X, r24
    16b8:	1d c0       	rjmp	.+58     	; 0x16f4 <EXTI_voidSetSenseSignalINT0+0xc2>
			break ;

		case EXTI_INT0_LOW_LEVEL :
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC01) ;
    16ba:	a5 e5       	ldi	r26, 0x55	; 85
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	e5 e5       	ldi	r30, 0x55	; 85
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	8d 7f       	andi	r24, 0xFD	; 253
    16c6:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC00) ;
    16c8:	a5 e5       	ldi	r26, 0x55	; 85
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	e5 e5       	ldi	r30, 0x55	; 85
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	8e 7f       	andi	r24, 0xFE	; 254
    16d4:	8c 93       	st	X, r24
    16d6:	0e c0       	rjmp	.+28     	; 0x16f4 <EXTI_voidSetSenseSignalINT0+0xc2>
			break ;

		case EXTI_INT0_ON_CHANGE :
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC01) ;
    16d8:	a5 e5       	ldi	r26, 0x55	; 85
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e5 e5       	ldi	r30, 0x55	; 85
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	8d 7f       	andi	r24, 0xFD	; 253
    16e4:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR , MCUCR_ISC00) ;
    16e6:	a5 e5       	ldi	r26, 0x55	; 85
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e5 e5       	ldi	r30, 0x55	; 85
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	81 60       	ori	r24, 0x01	; 1
    16f2:	8c 93       	st	X, r24
			break ;
	}
}
    16f4:	0f 90       	pop	r0
    16f6:	0f 90       	pop	r0
    16f8:	0f 90       	pop	r0
    16fa:	cf 91       	pop	r28
    16fc:	df 91       	pop	r29
    16fe:	08 95       	ret

00001700 <EXTI_voidSetSenseSignalINT1>:

void EXTI_voidSetSenseSignalINT1(u8 Copy_u8INT1SenseSignal)
{
    1700:	df 93       	push	r29
    1702:	cf 93       	push	r28
    1704:	00 d0       	rcall	.+0      	; 0x1706 <EXTI_voidSetSenseSignalINT1+0x6>
    1706:	0f 92       	push	r0
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	89 83       	std	Y+1, r24	; 0x01
	//switch over available sense signals for interrupt 0
	switch(Copy_u8INT1SenseSignal)
    170e:	89 81       	ldd	r24, Y+1	; 0x01
    1710:	28 2f       	mov	r18, r24
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	3b 83       	std	Y+3, r19	; 0x03
    1716:	2a 83       	std	Y+2, r18	; 0x02
    1718:	8a 81       	ldd	r24, Y+2	; 0x02
    171a:	9b 81       	ldd	r25, Y+3	; 0x03
    171c:	81 30       	cpi	r24, 0x01	; 1
    171e:	91 05       	cpc	r25, r1
    1720:	21 f1       	breq	.+72     	; 0x176a <EXTI_voidSetSenseSignalINT1+0x6a>
    1722:	2a 81       	ldd	r18, Y+2	; 0x02
    1724:	3b 81       	ldd	r19, Y+3	; 0x03
    1726:	22 30       	cpi	r18, 0x02	; 2
    1728:	31 05       	cpc	r19, r1
    172a:	2c f4       	brge	.+10     	; 0x1736 <EXTI_voidSetSenseSignalINT1+0x36>
    172c:	8a 81       	ldd	r24, Y+2	; 0x02
    172e:	9b 81       	ldd	r25, Y+3	; 0x03
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	61 f0       	breq	.+24     	; 0x174c <EXTI_voidSetSenseSignalINT1+0x4c>
    1734:	46 c0       	rjmp	.+140    	; 0x17c2 <EXTI_voidSetSenseSignalINT1+0xc2>
    1736:	2a 81       	ldd	r18, Y+2	; 0x02
    1738:	3b 81       	ldd	r19, Y+3	; 0x03
    173a:	22 30       	cpi	r18, 0x02	; 2
    173c:	31 05       	cpc	r19, r1
    173e:	99 f1       	breq	.+102    	; 0x17a6 <EXTI_voidSetSenseSignalINT1+0xa6>
    1740:	8a 81       	ldd	r24, Y+2	; 0x02
    1742:	9b 81       	ldd	r25, Y+3	; 0x03
    1744:	83 30       	cpi	r24, 0x03	; 3
    1746:	91 05       	cpc	r25, r1
    1748:	f9 f0       	breq	.+62     	; 0x1788 <EXTI_voidSetSenseSignalINT1+0x88>
    174a:	3b c0       	rjmp	.+118    	; 0x17c2 <EXTI_voidSetSenseSignalINT1+0xc2>
	{
		case EXTI_INT1_FALLING_EDGE :
			SET_BIT(EXTI_MCUCR , MCUCR_ISC11) ;
    174c:	a5 e5       	ldi	r26, 0x55	; 85
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e5 e5       	ldi	r30, 0x55	; 85
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	88 60       	ori	r24, 0x08	; 8
    1758:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC10) ;
    175a:	a5 e5       	ldi	r26, 0x55	; 85
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	e5 e5       	ldi	r30, 0x55	; 85
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	8b 7f       	andi	r24, 0xFB	; 251
    1766:	8c 93       	st	X, r24
    1768:	2c c0       	rjmp	.+88     	; 0x17c2 <EXTI_voidSetSenseSignalINT1+0xc2>
			 break ;

		case EXTI_INT1_RISING_EDGE :
			SET_BIT(EXTI_MCUCR , MCUCR_ISC11) ;
    176a:	a5 e5       	ldi	r26, 0x55	; 85
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	e5 e5       	ldi	r30, 0x55	; 85
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	88 60       	ori	r24, 0x08	; 8
    1776:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR , MCUCR_ISC10) ;
    1778:	a5 e5       	ldi	r26, 0x55	; 85
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	e5 e5       	ldi	r30, 0x55	; 85
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	84 60       	ori	r24, 0x04	; 4
    1784:	8c 93       	st	X, r24
    1786:	1d c0       	rjmp	.+58     	; 0x17c2 <EXTI_voidSetSenseSignalINT1+0xc2>
			break ;

		case EXTI_INT1_LOW_LEVEL :
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC11) ;
    1788:	a5 e5       	ldi	r26, 0x55	; 85
    178a:	b0 e0       	ldi	r27, 0x00	; 0
    178c:	e5 e5       	ldi	r30, 0x55	; 85
    178e:	f0 e0       	ldi	r31, 0x00	; 0
    1790:	80 81       	ld	r24, Z
    1792:	87 7f       	andi	r24, 0xF7	; 247
    1794:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC10) ;
    1796:	a5 e5       	ldi	r26, 0x55	; 85
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	e5 e5       	ldi	r30, 0x55	; 85
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	8b 7f       	andi	r24, 0xFB	; 251
    17a2:	8c 93       	st	X, r24
    17a4:	0e c0       	rjmp	.+28     	; 0x17c2 <EXTI_voidSetSenseSignalINT1+0xc2>
			break ;

		case EXTI_INT1_ON_CHANGE :
			CLR_BIT(EXTI_MCUCR , MCUCR_ISC11) ;
    17a6:	a5 e5       	ldi	r26, 0x55	; 85
    17a8:	b0 e0       	ldi	r27, 0x00	; 0
    17aa:	e5 e5       	ldi	r30, 0x55	; 85
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	87 7f       	andi	r24, 0xF7	; 247
    17b2:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR , MCUCR_ISC10) ;
    17b4:	a5 e5       	ldi	r26, 0x55	; 85
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e5 e5       	ldi	r30, 0x55	; 85
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	84 60       	ori	r24, 0x04	; 4
    17c0:	8c 93       	st	X, r24
			break ;
	}
}
    17c2:	0f 90       	pop	r0
    17c4:	0f 90       	pop	r0
    17c6:	0f 90       	pop	r0
    17c8:	cf 91       	pop	r28
    17ca:	df 91       	pop	r29
    17cc:	08 95       	ret

000017ce <EXTI_voidSetSenseSignalINT2>:

void EXTI_voidSetSenseSignalINT2(u8 Copy_u8INT2SenseSignal)
{
    17ce:	df 93       	push	r29
    17d0:	cf 93       	push	r28
    17d2:	00 d0       	rcall	.+0      	; 0x17d4 <EXTI_voidSetSenseSignalINT2+0x6>
    17d4:	0f 92       	push	r0
    17d6:	cd b7       	in	r28, 0x3d	; 61
    17d8:	de b7       	in	r29, 0x3e	; 62
    17da:	89 83       	std	Y+1, r24	; 0x01
	//switch over available sense signals for interrupt 0
	switch(Copy_u8INT2SenseSignal)
    17dc:	89 81       	ldd	r24, Y+1	; 0x01
    17de:	28 2f       	mov	r18, r24
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	3b 83       	std	Y+3, r19	; 0x03
    17e4:	2a 83       	std	Y+2, r18	; 0x02
    17e6:	8a 81       	ldd	r24, Y+2	; 0x02
    17e8:	9b 81       	ldd	r25, Y+3	; 0x03
    17ea:	00 97       	sbiw	r24, 0x00	; 0
    17ec:	31 f0       	breq	.+12     	; 0x17fa <EXTI_voidSetSenseSignalINT2+0x2c>
    17ee:	2a 81       	ldd	r18, Y+2	; 0x02
    17f0:	3b 81       	ldd	r19, Y+3	; 0x03
    17f2:	21 30       	cpi	r18, 0x01	; 1
    17f4:	31 05       	cpc	r19, r1
    17f6:	49 f0       	breq	.+18     	; 0x180a <EXTI_voidSetSenseSignalINT2+0x3c>
    17f8:	0f c0       	rjmp	.+30     	; 0x1818 <EXTI_voidSetSenseSignalINT2+0x4a>
	{
		case EXTI_INT2_FALLING_EDGE :
			CLR_BIT(EXTI_MCUCSR , MCUCSR_ISC2) ;
    17fa:	a4 e5       	ldi	r26, 0x54	; 84
    17fc:	b0 e0       	ldi	r27, 0x00	; 0
    17fe:	e4 e5       	ldi	r30, 0x54	; 84
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	8f 7b       	andi	r24, 0xBF	; 191
    1806:	8c 93       	st	X, r24
    1808:	07 c0       	rjmp	.+14     	; 0x1818 <EXTI_voidSetSenseSignalINT2+0x4a>
			 break ;

		case EXTI_INT2_RISING_EDGE :
			SET_BIT(EXTI_MCUCSR , MCUCSR_ISC2) ;
    180a:	a4 e5       	ldi	r26, 0x54	; 84
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e4 e5       	ldi	r30, 0x54	; 84
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	80 64       	ori	r24, 0x40	; 64
    1816:	8c 93       	st	X, r24
			break ;
	}


}
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	08 95       	ret

00001824 <EXTI_voidControlGlobalInterrupt>:

void EXTI_voidControlGlobalInterrupt(u8 Copy_u8State)
{
    1824:	df 93       	push	r29
    1826:	cf 93       	push	r28
    1828:	00 d0       	rcall	.+0      	; 0x182a <EXTI_voidControlGlobalInterrupt+0x6>
    182a:	0f 92       	push	r0
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	89 83       	std	Y+1, r24	; 0x01
	//Write 0 or 1 to the bit depending on input state
	switch(Copy_u8State)
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	28 2f       	mov	r18, r24
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	3b 83       	std	Y+3, r19	; 0x03
    183a:	2a 83       	std	Y+2, r18	; 0x02
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	9b 81       	ldd	r25, Y+3	; 0x03
    1840:	00 97       	sbiw	r24, 0x00	; 0
    1842:	31 f0       	breq	.+12     	; 0x1850 <EXTI_voidControlGlobalInterrupt+0x2c>
    1844:	2a 81       	ldd	r18, Y+2	; 0x02
    1846:	3b 81       	ldd	r19, Y+3	; 0x03
    1848:	21 30       	cpi	r18, 0x01	; 1
    184a:	31 05       	cpc	r19, r1
    184c:	49 f0       	breq	.+18     	; 0x1860 <EXTI_voidControlGlobalInterrupt+0x3c>
    184e:	0f c0       	rjmp	.+30     	; 0x186e <EXTI_voidControlGlobalInterrupt+0x4a>
		{
			case GIE_DISABLED :
				CLR_BIT(GIE_SREG , SREG_I) ;
    1850:	af e5       	ldi	r26, 0x5F	; 95
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	ef e5       	ldi	r30, 0x5F	; 95
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	8f 77       	andi	r24, 0x7F	; 127
    185c:	8c 93       	st	X, r24
    185e:	07 c0       	rjmp	.+14     	; 0x186e <EXTI_voidControlGlobalInterrupt+0x4a>
				 break ;

			case GIE_ENABLED :
				SET_BIT(GIE_SREG , SREG_I) ;
    1860:	af e5       	ldi	r26, 0x5F	; 95
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	ef e5       	ldi	r30, 0x5F	; 95
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	80 68       	ori	r24, 0x80	; 128
    186c:	8c 93       	st	X, r24
				break ;
		}


}
    186e:	0f 90       	pop	r0
    1870:	0f 90       	pop	r0
    1872:	0f 90       	pop	r0
    1874:	cf 91       	pop	r28
    1876:	df 91       	pop	r29
    1878:	08 95       	ret

0000187a <EXTI_voidSetCallbackINT0>:

void EXTI_voidSetCallbackINT0(void (*Copy_voidFuncptr) (void))
{
    187a:	df 93       	push	r29
    187c:	cf 93       	push	r28
    187e:	00 d0       	rcall	.+0      	; 0x1880 <EXTI_voidSetCallbackINT0+0x6>
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	9a 83       	std	Y+2, r25	; 0x02
    1886:	89 83       	std	Y+1, r24	; 0x01
	CallbackFuncINT0 = Copy_voidFuncptr ;
    1888:	89 81       	ldd	r24, Y+1	; 0x01
    188a:	9a 81       	ldd	r25, Y+2	; 0x02
    188c:	90 93 17 02 	sts	0x0217, r25
    1890:	80 93 16 02 	sts	0x0216, r24
}
    1894:	0f 90       	pop	r0
    1896:	0f 90       	pop	r0
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <__vector_1>:

void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
    189e:	1f 92       	push	r1
    18a0:	0f 92       	push	r0
    18a2:	0f b6       	in	r0, 0x3f	; 63
    18a4:	0f 92       	push	r0
    18a6:	11 24       	eor	r1, r1
    18a8:	2f 93       	push	r18
    18aa:	3f 93       	push	r19
    18ac:	4f 93       	push	r20
    18ae:	5f 93       	push	r21
    18b0:	6f 93       	push	r22
    18b2:	7f 93       	push	r23
    18b4:	8f 93       	push	r24
    18b6:	9f 93       	push	r25
    18b8:	af 93       	push	r26
    18ba:	bf 93       	push	r27
    18bc:	ef 93       	push	r30
    18be:	ff 93       	push	r31
    18c0:	df 93       	push	r29
    18c2:	cf 93       	push	r28
    18c4:	cd b7       	in	r28, 0x3d	; 61
    18c6:	de b7       	in	r29, 0x3e	; 62
  if (CallbackFuncINT0 != NULL)
    18c8:	80 91 16 02 	lds	r24, 0x0216
    18cc:	90 91 17 02 	lds	r25, 0x0217
    18d0:	00 97       	sbiw	r24, 0x00	; 0
    18d2:	29 f0       	breq	.+10     	; 0x18de <__vector_1+0x40>
  {
	  CallbackFuncINT0();
    18d4:	e0 91 16 02 	lds	r30, 0x0216
    18d8:	f0 91 17 02 	lds	r31, 0x0217
    18dc:	09 95       	icall
  }
}
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	ff 91       	pop	r31
    18e4:	ef 91       	pop	r30
    18e6:	bf 91       	pop	r27
    18e8:	af 91       	pop	r26
    18ea:	9f 91       	pop	r25
    18ec:	8f 91       	pop	r24
    18ee:	7f 91       	pop	r23
    18f0:	6f 91       	pop	r22
    18f2:	5f 91       	pop	r21
    18f4:	4f 91       	pop	r20
    18f6:	3f 91       	pop	r19
    18f8:	2f 91       	pop	r18
    18fa:	0f 90       	pop	r0
    18fc:	0f be       	out	0x3f, r0	; 63
    18fe:	0f 90       	pop	r0
    1900:	1f 90       	pop	r1
    1902:	18 95       	reti

00001904 <EXTI_voidSetCallbackINT1>:

void EXTI_voidSetCallbackINT1(void (*Copy_voidFuncptr) (void))
{
    1904:	df 93       	push	r29
    1906:	cf 93       	push	r28
    1908:	00 d0       	rcall	.+0      	; 0x190a <EXTI_voidSetCallbackINT1+0x6>
    190a:	cd b7       	in	r28, 0x3d	; 61
    190c:	de b7       	in	r29, 0x3e	; 62
    190e:	9a 83       	std	Y+2, r25	; 0x02
    1910:	89 83       	std	Y+1, r24	; 0x01
	CallbackFuncINT1 = Copy_voidFuncptr ;
    1912:	89 81       	ldd	r24, Y+1	; 0x01
    1914:	9a 81       	ldd	r25, Y+2	; 0x02
    1916:	90 93 19 02 	sts	0x0219, r25
    191a:	80 93 18 02 	sts	0x0218, r24
}
    191e:	0f 90       	pop	r0
    1920:	0f 90       	pop	r0
    1922:	cf 91       	pop	r28
    1924:	df 91       	pop	r29
    1926:	08 95       	ret

00001928 <__vector_2>:

void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
    1928:	1f 92       	push	r1
    192a:	0f 92       	push	r0
    192c:	0f b6       	in	r0, 0x3f	; 63
    192e:	0f 92       	push	r0
    1930:	11 24       	eor	r1, r1
    1932:	2f 93       	push	r18
    1934:	3f 93       	push	r19
    1936:	4f 93       	push	r20
    1938:	5f 93       	push	r21
    193a:	6f 93       	push	r22
    193c:	7f 93       	push	r23
    193e:	8f 93       	push	r24
    1940:	9f 93       	push	r25
    1942:	af 93       	push	r26
    1944:	bf 93       	push	r27
    1946:	ef 93       	push	r30
    1948:	ff 93       	push	r31
    194a:	df 93       	push	r29
    194c:	cf 93       	push	r28
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62
  if (CallbackFuncINT1 != NULL)
    1952:	80 91 18 02 	lds	r24, 0x0218
    1956:	90 91 19 02 	lds	r25, 0x0219
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	29 f0       	breq	.+10     	; 0x1968 <__vector_2+0x40>
  {
	  CallbackFuncINT1();
    195e:	e0 91 18 02 	lds	r30, 0x0218
    1962:	f0 91 19 02 	lds	r31, 0x0219
    1966:	09 95       	icall
  }
}
    1968:	cf 91       	pop	r28
    196a:	df 91       	pop	r29
    196c:	ff 91       	pop	r31
    196e:	ef 91       	pop	r30
    1970:	bf 91       	pop	r27
    1972:	af 91       	pop	r26
    1974:	9f 91       	pop	r25
    1976:	8f 91       	pop	r24
    1978:	7f 91       	pop	r23
    197a:	6f 91       	pop	r22
    197c:	5f 91       	pop	r21
    197e:	4f 91       	pop	r20
    1980:	3f 91       	pop	r19
    1982:	2f 91       	pop	r18
    1984:	0f 90       	pop	r0
    1986:	0f be       	out	0x3f, r0	; 63
    1988:	0f 90       	pop	r0
    198a:	1f 90       	pop	r1
    198c:	18 95       	reti

0000198e <EXTI_voidSetCallbackINT2>:
void EXTI_voidSetCallbackINT2(void (*Copy_voidFuncptr) (void))
{
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	00 d0       	rcall	.+0      	; 0x1994 <EXTI_voidSetCallbackINT2+0x6>
    1994:	cd b7       	in	r28, 0x3d	; 61
    1996:	de b7       	in	r29, 0x3e	; 62
    1998:	9a 83       	std	Y+2, r25	; 0x02
    199a:	89 83       	std	Y+1, r24	; 0x01
	CallbackFuncINT2 = Copy_voidFuncptr ;
    199c:	89 81       	ldd	r24, Y+1	; 0x01
    199e:	9a 81       	ldd	r25, Y+2	; 0x02
    19a0:	90 93 1b 02 	sts	0x021B, r25
    19a4:	80 93 1a 02 	sts	0x021A, r24
}
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <__vector_3>:

void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
    19b2:	1f 92       	push	r1
    19b4:	0f 92       	push	r0
    19b6:	0f b6       	in	r0, 0x3f	; 63
    19b8:	0f 92       	push	r0
    19ba:	11 24       	eor	r1, r1
    19bc:	2f 93       	push	r18
    19be:	3f 93       	push	r19
    19c0:	4f 93       	push	r20
    19c2:	5f 93       	push	r21
    19c4:	6f 93       	push	r22
    19c6:	7f 93       	push	r23
    19c8:	8f 93       	push	r24
    19ca:	9f 93       	push	r25
    19cc:	af 93       	push	r26
    19ce:	bf 93       	push	r27
    19d0:	ef 93       	push	r30
    19d2:	ff 93       	push	r31
    19d4:	df 93       	push	r29
    19d6:	cf 93       	push	r28
    19d8:	cd b7       	in	r28, 0x3d	; 61
    19da:	de b7       	in	r29, 0x3e	; 62
  if (CallbackFuncINT2 != NULL)
    19dc:	80 91 1a 02 	lds	r24, 0x021A
    19e0:	90 91 1b 02 	lds	r25, 0x021B
    19e4:	00 97       	sbiw	r24, 0x00	; 0
    19e6:	29 f0       	breq	.+10     	; 0x19f2 <__vector_3+0x40>
  {
	  CallbackFuncINT2();
    19e8:	e0 91 1a 02 	lds	r30, 0x021A
    19ec:	f0 91 1b 02 	lds	r31, 0x021B
    19f0:	09 95       	icall
  }
}
    19f2:	cf 91       	pop	r28
    19f4:	df 91       	pop	r29
    19f6:	ff 91       	pop	r31
    19f8:	ef 91       	pop	r30
    19fa:	bf 91       	pop	r27
    19fc:	af 91       	pop	r26
    19fe:	9f 91       	pop	r25
    1a00:	8f 91       	pop	r24
    1a02:	7f 91       	pop	r23
    1a04:	6f 91       	pop	r22
    1a06:	5f 91       	pop	r21
    1a08:	4f 91       	pop	r20
    1a0a:	3f 91       	pop	r19
    1a0c:	2f 91       	pop	r18
    1a0e:	0f 90       	pop	r0
    1a10:	0f be       	out	0x3f, r0	; 63
    1a12:	0f 90       	pop	r0
    1a14:	1f 90       	pop	r1
    1a16:	18 95       	reti

00001a18 <DIO_voidSetPinDirection>:




void DIO_voidSetPinDirection   (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8DIRECTION)
{
    1a18:	df 93       	push	r29
    1a1a:	cf 93       	push	r28
    1a1c:	cd b7       	in	r28, 0x3d	; 61
    1a1e:	de b7       	in	r29, 0x3e	; 62
    1a20:	29 97       	sbiw	r28, 0x09	; 9
    1a22:	0f b6       	in	r0, 0x3f	; 63
    1a24:	f8 94       	cli
    1a26:	de bf       	out	0x3e, r29	; 62
    1a28:	0f be       	out	0x3f, r0	; 63
    1a2a:	cd bf       	out	0x3d, r28	; 61
    1a2c:	89 83       	std	Y+1, r24	; 0x01
    1a2e:	6a 83       	std	Y+2, r22	; 0x02
    1a30:	4b 83       	std	Y+3, r20	; 0x03
	if ((Copy_u8PORT <= PORTD )&&(Copy_u8PIN <= PIN7))
    1a32:	89 81       	ldd	r24, Y+1	; 0x01
    1a34:	84 30       	cpi	r24, 0x04	; 4
    1a36:	08 f0       	brcs	.+2      	; 0x1a3a <DIO_voidSetPinDirection+0x22>
    1a38:	b0 c1       	rjmp	.+864    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	88 30       	cpi	r24, 0x08	; 8
    1a3e:	08 f0       	brcs	.+2      	; 0x1a42 <DIO_voidSetPinDirection+0x2a>
    1a40:	ac c1       	rjmp	.+856    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
	{
	if (Copy_u8DIRECTION==OUTPUT)
    1a42:	8b 81       	ldd	r24, Y+3	; 0x03
    1a44:	81 30       	cpi	r24, 0x01	; 1
    1a46:	09 f0       	breq	.+2      	; 0x1a4a <DIO_voidSetPinDirection+0x32>
    1a48:	6f c0       	rjmp	.+222    	; 0x1b28 <DIO_voidSetPinDirection+0x110>
	{
		switch(Copy_u8PORT)
    1a4a:	89 81       	ldd	r24, Y+1	; 0x01
    1a4c:	28 2f       	mov	r18, r24
    1a4e:	30 e0       	ldi	r19, 0x00	; 0
    1a50:	39 87       	std	Y+9, r19	; 0x09
    1a52:	28 87       	std	Y+8, r18	; 0x08
    1a54:	88 85       	ldd	r24, Y+8	; 0x08
    1a56:	99 85       	ldd	r25, Y+9	; 0x09
    1a58:	81 30       	cpi	r24, 0x01	; 1
    1a5a:	91 05       	cpc	r25, r1
    1a5c:	49 f1       	breq	.+82     	; 0x1ab0 <DIO_voidSetPinDirection+0x98>
    1a5e:	28 85       	ldd	r18, Y+8	; 0x08
    1a60:	39 85       	ldd	r19, Y+9	; 0x09
    1a62:	22 30       	cpi	r18, 0x02	; 2
    1a64:	31 05       	cpc	r19, r1
    1a66:	2c f4       	brge	.+10     	; 0x1a72 <DIO_voidSetPinDirection+0x5a>
    1a68:	88 85       	ldd	r24, Y+8	; 0x08
    1a6a:	99 85       	ldd	r25, Y+9	; 0x09
    1a6c:	00 97       	sbiw	r24, 0x00	; 0
    1a6e:	61 f0       	breq	.+24     	; 0x1a88 <DIO_voidSetPinDirection+0x70>
    1a70:	94 c1       	rjmp	.+808    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
    1a72:	28 85       	ldd	r18, Y+8	; 0x08
    1a74:	39 85       	ldd	r19, Y+9	; 0x09
    1a76:	22 30       	cpi	r18, 0x02	; 2
    1a78:	31 05       	cpc	r19, r1
    1a7a:	71 f1       	breq	.+92     	; 0x1ad8 <DIO_voidSetPinDirection+0xc0>
    1a7c:	88 85       	ldd	r24, Y+8	; 0x08
    1a7e:	99 85       	ldd	r25, Y+9	; 0x09
    1a80:	83 30       	cpi	r24, 0x03	; 3
    1a82:	91 05       	cpc	r25, r1
    1a84:	e9 f1       	breq	.+122    	; 0x1b00 <DIO_voidSetPinDirection+0xe8>
    1a86:	89 c1       	rjmp	.+786    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
		{
			case PORTA: SET_BIT(DDRA_REGISTER,Copy_u8PIN); break;
    1a88:	aa e3       	ldi	r26, 0x3A	; 58
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	ea e3       	ldi	r30, 0x3A	; 58
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	48 2f       	mov	r20, r24
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	28 2f       	mov	r18, r24
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	02 2e       	mov	r0, r18
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <DIO_voidSetPinDirection+0x8e>
    1aa2:	88 0f       	add	r24, r24
    1aa4:	99 1f       	adc	r25, r25
    1aa6:	0a 94       	dec	r0
    1aa8:	e2 f7       	brpl	.-8      	; 0x1aa2 <DIO_voidSetPinDirection+0x8a>
    1aaa:	84 2b       	or	r24, r20
    1aac:	8c 93       	st	X, r24
    1aae:	75 c1       	rjmp	.+746    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTB: SET_BIT(DDRB_REGISTER,Copy_u8PIN); break;
    1ab0:	a7 e3       	ldi	r26, 0x37	; 55
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	e7 e3       	ldi	r30, 0x37	; 55
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	48 2f       	mov	r20, r24
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	02 2e       	mov	r0, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <DIO_voidSetPinDirection+0xb6>
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	0a 94       	dec	r0
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <DIO_voidSetPinDirection+0xb2>
    1ad2:	84 2b       	or	r24, r20
    1ad4:	8c 93       	st	X, r24
    1ad6:	61 c1       	rjmp	.+706    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTC: SET_BIT(DDRC_REGISTER,Copy_u8PIN); break;
    1ad8:	a4 e3       	ldi	r26, 0x34	; 52
    1ada:	b0 e0       	ldi	r27, 0x00	; 0
    1adc:	e4 e3       	ldi	r30, 0x34	; 52
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	80 81       	ld	r24, Z
    1ae2:	48 2f       	mov	r20, r24
    1ae4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae6:	28 2f       	mov	r18, r24
    1ae8:	30 e0       	ldi	r19, 0x00	; 0
    1aea:	81 e0       	ldi	r24, 0x01	; 1
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	02 2e       	mov	r0, r18
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <DIO_voidSetPinDirection+0xde>
    1af2:	88 0f       	add	r24, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	0a 94       	dec	r0
    1af8:	e2 f7       	brpl	.-8      	; 0x1af2 <DIO_voidSetPinDirection+0xda>
    1afa:	84 2b       	or	r24, r20
    1afc:	8c 93       	st	X, r24
    1afe:	4d c1       	rjmp	.+666    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTD: SET_BIT(DDRD_REGISTER,Copy_u8PIN); break;
    1b00:	a1 e3       	ldi	r26, 0x31	; 49
    1b02:	b0 e0       	ldi	r27, 0x00	; 0
    1b04:	e1 e3       	ldi	r30, 0x31	; 49
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	48 2f       	mov	r20, r24
    1b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0e:	28 2f       	mov	r18, r24
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	81 e0       	ldi	r24, 0x01	; 1
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	02 2e       	mov	r0, r18
    1b18:	02 c0       	rjmp	.+4      	; 0x1b1e <DIO_voidSetPinDirection+0x106>
    1b1a:	88 0f       	add	r24, r24
    1b1c:	99 1f       	adc	r25, r25
    1b1e:	0a 94       	dec	r0
    1b20:	e2 f7       	brpl	.-8      	; 0x1b1a <DIO_voidSetPinDirection+0x102>
    1b22:	84 2b       	or	r24, r20
    1b24:	8c 93       	st	X, r24
    1b26:	39 c1       	rjmp	.+626    	; 0x1d9a <DIO_voidSetPinDirection+0x382>

		}

	}
	else if (Copy_u8DIRECTION==INPUT)
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	88 23       	and	r24, r24
    1b2c:	09 f0       	breq	.+2      	; 0x1b30 <DIO_voidSetPinDirection+0x118>
    1b2e:	74 c0       	rjmp	.+232    	; 0x1c18 <DIO_voidSetPinDirection+0x200>
	{
		switch(Copy_u8PORT)
    1b30:	89 81       	ldd	r24, Y+1	; 0x01
    1b32:	28 2f       	mov	r18, r24
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	3f 83       	std	Y+7, r19	; 0x07
    1b38:	2e 83       	std	Y+6, r18	; 0x06
    1b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    1b3c:	9f 81       	ldd	r25, Y+7	; 0x07
    1b3e:	81 30       	cpi	r24, 0x01	; 1
    1b40:	91 05       	cpc	r25, r1
    1b42:	59 f1       	breq	.+86     	; 0x1b9a <DIO_voidSetPinDirection+0x182>
    1b44:	2e 81       	ldd	r18, Y+6	; 0x06
    1b46:	3f 81       	ldd	r19, Y+7	; 0x07
    1b48:	22 30       	cpi	r18, 0x02	; 2
    1b4a:	31 05       	cpc	r19, r1
    1b4c:	2c f4       	brge	.+10     	; 0x1b58 <DIO_voidSetPinDirection+0x140>
    1b4e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b50:	9f 81       	ldd	r25, Y+7	; 0x07
    1b52:	00 97       	sbiw	r24, 0x00	; 0
    1b54:	69 f0       	breq	.+26     	; 0x1b70 <DIO_voidSetPinDirection+0x158>
    1b56:	21 c1       	rjmp	.+578    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
    1b58:	2e 81       	ldd	r18, Y+6	; 0x06
    1b5a:	3f 81       	ldd	r19, Y+7	; 0x07
    1b5c:	22 30       	cpi	r18, 0x02	; 2
    1b5e:	31 05       	cpc	r19, r1
    1b60:	89 f1       	breq	.+98     	; 0x1bc4 <DIO_voidSetPinDirection+0x1ac>
    1b62:	8e 81       	ldd	r24, Y+6	; 0x06
    1b64:	9f 81       	ldd	r25, Y+7	; 0x07
    1b66:	83 30       	cpi	r24, 0x03	; 3
    1b68:	91 05       	cpc	r25, r1
    1b6a:	09 f4       	brne	.+2      	; 0x1b6e <DIO_voidSetPinDirection+0x156>
    1b6c:	40 c0       	rjmp	.+128    	; 0x1bee <DIO_voidSetPinDirection+0x1d6>
    1b6e:	15 c1       	rjmp	.+554    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
		{
			case PORTA: CLR_BIT(DDRA_REGISTER,Copy_u8PIN); break;
    1b70:	aa e3       	ldi	r26, 0x3A	; 58
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	ea e3       	ldi	r30, 0x3A	; 58
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	48 2f       	mov	r20, r24
    1b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	02 2e       	mov	r0, r18
    1b88:	02 c0       	rjmp	.+4      	; 0x1b8e <DIO_voidSetPinDirection+0x176>
    1b8a:	88 0f       	add	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	0a 94       	dec	r0
    1b90:	e2 f7       	brpl	.-8      	; 0x1b8a <DIO_voidSetPinDirection+0x172>
    1b92:	80 95       	com	r24
    1b94:	84 23       	and	r24, r20
    1b96:	8c 93       	st	X, r24
    1b98:	00 c1       	rjmp	.+512    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTB: CLR_BIT(DDRB_REGISTER,Copy_u8PIN); break;
    1b9a:	a7 e3       	ldi	r26, 0x37	; 55
    1b9c:	b0 e0       	ldi	r27, 0x00	; 0
    1b9e:	e7 e3       	ldi	r30, 0x37	; 55
    1ba0:	f0 e0       	ldi	r31, 0x00	; 0
    1ba2:	80 81       	ld	r24, Z
    1ba4:	48 2f       	mov	r20, r24
    1ba6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba8:	28 2f       	mov	r18, r24
    1baa:	30 e0       	ldi	r19, 0x00	; 0
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	02 2e       	mov	r0, r18
    1bb2:	02 c0       	rjmp	.+4      	; 0x1bb8 <DIO_voidSetPinDirection+0x1a0>
    1bb4:	88 0f       	add	r24, r24
    1bb6:	99 1f       	adc	r25, r25
    1bb8:	0a 94       	dec	r0
    1bba:	e2 f7       	brpl	.-8      	; 0x1bb4 <DIO_voidSetPinDirection+0x19c>
    1bbc:	80 95       	com	r24
    1bbe:	84 23       	and	r24, r20
    1bc0:	8c 93       	st	X, r24
    1bc2:	eb c0       	rjmp	.+470    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTC: CLR_BIT(DDRC_REGISTER,Copy_u8PIN); break;
    1bc4:	a4 e3       	ldi	r26, 0x34	; 52
    1bc6:	b0 e0       	ldi	r27, 0x00	; 0
    1bc8:	e4 e3       	ldi	r30, 0x34	; 52
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	80 81       	ld	r24, Z
    1bce:	48 2f       	mov	r20, r24
    1bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd2:	28 2f       	mov	r18, r24
    1bd4:	30 e0       	ldi	r19, 0x00	; 0
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	02 2e       	mov	r0, r18
    1bdc:	02 c0       	rjmp	.+4      	; 0x1be2 <DIO_voidSetPinDirection+0x1ca>
    1bde:	88 0f       	add	r24, r24
    1be0:	99 1f       	adc	r25, r25
    1be2:	0a 94       	dec	r0
    1be4:	e2 f7       	brpl	.-8      	; 0x1bde <DIO_voidSetPinDirection+0x1c6>
    1be6:	80 95       	com	r24
    1be8:	84 23       	and	r24, r20
    1bea:	8c 93       	st	X, r24
    1bec:	d6 c0       	rjmp	.+428    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			case PORTD: CLR_BIT(DDRD_REGISTER,Copy_u8PIN); break;
    1bee:	a1 e3       	ldi	r26, 0x31	; 49
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	e1 e3       	ldi	r30, 0x31	; 49
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	80 81       	ld	r24, Z
    1bf8:	48 2f       	mov	r20, r24
    1bfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfc:	28 2f       	mov	r18, r24
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	81 e0       	ldi	r24, 0x01	; 1
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	02 2e       	mov	r0, r18
    1c06:	02 c0       	rjmp	.+4      	; 0x1c0c <DIO_voidSetPinDirection+0x1f4>
    1c08:	88 0f       	add	r24, r24
    1c0a:	99 1f       	adc	r25, r25
    1c0c:	0a 94       	dec	r0
    1c0e:	e2 f7       	brpl	.-8      	; 0x1c08 <DIO_voidSetPinDirection+0x1f0>
    1c10:	80 95       	com	r24
    1c12:	84 23       	and	r24, r20
    1c14:	8c 93       	st	X, r24
    1c16:	c1 c0       	rjmp	.+386    	; 0x1d9a <DIO_voidSetPinDirection+0x382>

		}
	}
	else if (Copy_u8DIRECTION==INPUT_PULL_UP)
    1c18:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1a:	82 30       	cpi	r24, 0x02	; 2
    1c1c:	09 f0       	breq	.+2      	; 0x1c20 <DIO_voidSetPinDirection+0x208>
    1c1e:	bd c0       	rjmp	.+378    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
	{
		switch(Copy_u8PORT)
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	28 2f       	mov	r18, r24
    1c24:	30 e0       	ldi	r19, 0x00	; 0
    1c26:	3d 83       	std	Y+5, r19	; 0x05
    1c28:	2c 83       	std	Y+4, r18	; 0x04
    1c2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c2c:	9d 81       	ldd	r25, Y+5	; 0x05
    1c2e:	81 30       	cpi	r24, 0x01	; 1
    1c30:	91 05       	cpc	r25, r1
    1c32:	09 f4       	brne	.+2      	; 0x1c36 <DIO_voidSetPinDirection+0x21e>
    1c34:	3e c0       	rjmp	.+124    	; 0x1cb2 <DIO_voidSetPinDirection+0x29a>
    1c36:	2c 81       	ldd	r18, Y+4	; 0x04
    1c38:	3d 81       	ldd	r19, Y+5	; 0x05
    1c3a:	22 30       	cpi	r18, 0x02	; 2
    1c3c:	31 05       	cpc	r19, r1
    1c3e:	2c f4       	brge	.+10     	; 0x1c4a <DIO_voidSetPinDirection+0x232>
    1c40:	8c 81       	ldd	r24, Y+4	; 0x04
    1c42:	9d 81       	ldd	r25, Y+5	; 0x05
    1c44:	00 97       	sbiw	r24, 0x00	; 0
    1c46:	71 f0       	breq	.+28     	; 0x1c64 <DIO_voidSetPinDirection+0x24c>
    1c48:	a8 c0       	rjmp	.+336    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
    1c4a:	2c 81       	ldd	r18, Y+4	; 0x04
    1c4c:	3d 81       	ldd	r19, Y+5	; 0x05
    1c4e:	22 30       	cpi	r18, 0x02	; 2
    1c50:	31 05       	cpc	r19, r1
    1c52:	09 f4       	brne	.+2      	; 0x1c56 <DIO_voidSetPinDirection+0x23e>
    1c54:	55 c0       	rjmp	.+170    	; 0x1d00 <DIO_voidSetPinDirection+0x2e8>
    1c56:	8c 81       	ldd	r24, Y+4	; 0x04
    1c58:	9d 81       	ldd	r25, Y+5	; 0x05
    1c5a:	83 30       	cpi	r24, 0x03	; 3
    1c5c:	91 05       	cpc	r25, r1
    1c5e:	09 f4       	brne	.+2      	; 0x1c62 <DIO_voidSetPinDirection+0x24a>
    1c60:	76 c0       	rjmp	.+236    	; 0x1d4e <DIO_voidSetPinDirection+0x336>
    1c62:	9b c0       	rjmp	.+310    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
		{
			case PORTA : CLR_BIT(DDRA_REGISTER , Copy_u8PIN);
    1c64:	aa e3       	ldi	r26, 0x3A	; 58
    1c66:	b0 e0       	ldi	r27, 0x00	; 0
    1c68:	ea e3       	ldi	r30, 0x3A	; 58
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	80 81       	ld	r24, Z
    1c6e:	48 2f       	mov	r20, r24
    1c70:	8a 81       	ldd	r24, Y+2	; 0x02
    1c72:	28 2f       	mov	r18, r24
    1c74:	30 e0       	ldi	r19, 0x00	; 0
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	02 c0       	rjmp	.+4      	; 0x1c80 <DIO_voidSetPinDirection+0x268>
    1c7c:	88 0f       	add	r24, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	2a 95       	dec	r18
    1c82:	e2 f7       	brpl	.-8      	; 0x1c7c <DIO_voidSetPinDirection+0x264>
    1c84:	80 95       	com	r24
    1c86:	84 23       	and	r24, r20
    1c88:	8c 93       	st	X, r24
			  	  	  	 SET_BIT(PORTA_REGISTER , Copy_u8PIN);
    1c8a:	ab e3       	ldi	r26, 0x3B	; 59
    1c8c:	b0 e0       	ldi	r27, 0x00	; 0
    1c8e:	eb e3       	ldi	r30, 0x3B	; 59
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	80 81       	ld	r24, Z
    1c94:	48 2f       	mov	r20, r24
    1c96:	8a 81       	ldd	r24, Y+2	; 0x02
    1c98:	28 2f       	mov	r18, r24
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	81 e0       	ldi	r24, 0x01	; 1
    1c9e:	90 e0       	ldi	r25, 0x00	; 0
    1ca0:	02 2e       	mov	r0, r18
    1ca2:	02 c0       	rjmp	.+4      	; 0x1ca8 <DIO_voidSetPinDirection+0x290>
    1ca4:	88 0f       	add	r24, r24
    1ca6:	99 1f       	adc	r25, r25
    1ca8:	0a 94       	dec	r0
    1caa:	e2 f7       	brpl	.-8      	; 0x1ca4 <DIO_voidSetPinDirection+0x28c>
    1cac:	84 2b       	or	r24, r20
    1cae:	8c 93       	st	X, r24
    1cb0:	74 c0       	rjmp	.+232    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
			  	  	  	 break ;

			case PORTB : CLR_BIT(DDRB_REGISTER  , Copy_u8PIN);
    1cb2:	a7 e3       	ldi	r26, 0x37	; 55
    1cb4:	b0 e0       	ldi	r27, 0x00	; 0
    1cb6:	e7 e3       	ldi	r30, 0x37	; 55
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	80 81       	ld	r24, Z
    1cbc:	48 2f       	mov	r20, r24
    1cbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc0:	28 2f       	mov	r18, r24
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	02 c0       	rjmp	.+4      	; 0x1cce <DIO_voidSetPinDirection+0x2b6>
    1cca:	88 0f       	add	r24, r24
    1ccc:	99 1f       	adc	r25, r25
    1cce:	2a 95       	dec	r18
    1cd0:	e2 f7       	brpl	.-8      	; 0x1cca <DIO_voidSetPinDirection+0x2b2>
    1cd2:	80 95       	com	r24
    1cd4:	84 23       	and	r24, r20
    1cd6:	8c 93       	st	X, r24
				      	 SET_BIT(PORTB_REGISTER , Copy_u8PIN);
    1cd8:	a8 e3       	ldi	r26, 0x38	; 56
    1cda:	b0 e0       	ldi	r27, 0x00	; 0
    1cdc:	e8 e3       	ldi	r30, 0x38	; 56
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	48 2f       	mov	r20, r24
    1ce4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce6:	28 2f       	mov	r18, r24
    1ce8:	30 e0       	ldi	r19, 0x00	; 0
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	02 2e       	mov	r0, r18
    1cf0:	02 c0       	rjmp	.+4      	; 0x1cf6 <DIO_voidSetPinDirection+0x2de>
    1cf2:	88 0f       	add	r24, r24
    1cf4:	99 1f       	adc	r25, r25
    1cf6:	0a 94       	dec	r0
    1cf8:	e2 f7       	brpl	.-8      	; 0x1cf2 <DIO_voidSetPinDirection+0x2da>
    1cfa:	84 2b       	or	r24, r20
    1cfc:	8c 93       	st	X, r24
    1cfe:	4d c0       	rjmp	.+154    	; 0x1d9a <DIO_voidSetPinDirection+0x382>
				      	 break ;

			case PORTC : CLR_BIT(DDRC_REGISTER  , Copy_u8PIN);
    1d00:	a4 e3       	ldi	r26, 0x34	; 52
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e4 e3       	ldi	r30, 0x34	; 52
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	48 2f       	mov	r20, r24
    1d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d0e:	28 2f       	mov	r18, r24
    1d10:	30 e0       	ldi	r19, 0x00	; 0
    1d12:	81 e0       	ldi	r24, 0x01	; 1
    1d14:	90 e0       	ldi	r25, 0x00	; 0
    1d16:	02 c0       	rjmp	.+4      	; 0x1d1c <DIO_voidSetPinDirection+0x304>
    1d18:	88 0f       	add	r24, r24
    1d1a:	99 1f       	adc	r25, r25
    1d1c:	2a 95       	dec	r18
    1d1e:	e2 f7       	brpl	.-8      	; 0x1d18 <DIO_voidSetPinDirection+0x300>
    1d20:	80 95       	com	r24
    1d22:	84 23       	and	r24, r20
    1d24:	8c 93       	st	X, r24
						 SET_BIT(PORTC_REGISTER , Copy_u8PIN);
    1d26:	a5 e3       	ldi	r26, 0x35	; 53
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	e5 e3       	ldi	r30, 0x35	; 53
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	48 2f       	mov	r20, r24
    1d32:	8a 81       	ldd	r24, Y+2	; 0x02
    1d34:	28 2f       	mov	r18, r24
    1d36:	30 e0       	ldi	r19, 0x00	; 0
    1d38:	81 e0       	ldi	r24, 0x01	; 1
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	02 2e       	mov	r0, r18
    1d3e:	02 c0       	rjmp	.+4      	; 0x1d44 <DIO_voidSetPinDirection+0x32c>
    1d40:	88 0f       	add	r24, r24
    1d42:	99 1f       	adc	r25, r25
    1d44:	0a 94       	dec	r0
    1d46:	e2 f7       	brpl	.-8      	; 0x1d40 <DIO_voidSetPinDirection+0x328>
    1d48:	84 2b       	or	r24, r20
    1d4a:	8c 93       	st	X, r24
    1d4c:	26 c0       	rjmp	.+76     	; 0x1d9a <DIO_voidSetPinDirection+0x382>
						 break ;

			case PORTD : CLR_BIT(DDRD_REGISTER  , Copy_u8PIN);
    1d4e:	a1 e3       	ldi	r26, 0x31	; 49
    1d50:	b0 e0       	ldi	r27, 0x00	; 0
    1d52:	e1 e3       	ldi	r30, 0x31	; 49
    1d54:	f0 e0       	ldi	r31, 0x00	; 0
    1d56:	80 81       	ld	r24, Z
    1d58:	48 2f       	mov	r20, r24
    1d5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5c:	28 2f       	mov	r18, r24
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <DIO_voidSetPinDirection+0x352>
    1d66:	88 0f       	add	r24, r24
    1d68:	99 1f       	adc	r25, r25
    1d6a:	2a 95       	dec	r18
    1d6c:	e2 f7       	brpl	.-8      	; 0x1d66 <DIO_voidSetPinDirection+0x34e>
    1d6e:	80 95       	com	r24
    1d70:	84 23       	and	r24, r20
    1d72:	8c 93       	st	X, r24
						 SET_BIT(PORTD_REGISTER , Copy_u8PIN);
    1d74:	a2 e3       	ldi	r26, 0x32	; 50
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	e2 e3       	ldi	r30, 0x32	; 50
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	48 2f       	mov	r20, r24
    1d80:	8a 81       	ldd	r24, Y+2	; 0x02
    1d82:	28 2f       	mov	r18, r24
    1d84:	30 e0       	ldi	r19, 0x00	; 0
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	02 2e       	mov	r0, r18
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <DIO_voidSetPinDirection+0x37a>
    1d8e:	88 0f       	add	r24, r24
    1d90:	99 1f       	adc	r25, r25
    1d92:	0a 94       	dec	r0
    1d94:	e2 f7       	brpl	.-8      	; 0x1d8e <DIO_voidSetPinDirection+0x376>
    1d96:	84 2b       	or	r24, r20
    1d98:	8c 93       	st	X, r24
						 break ;
		}
	}
	}
}
    1d9a:	29 96       	adiw	r28, 0x09	; 9
    1d9c:	0f b6       	in	r0, 0x3f	; 63
    1d9e:	f8 94       	cli
    1da0:	de bf       	out	0x3e, r29	; 62
    1da2:	0f be       	out	0x3f, r0	; 63
    1da4:	cd bf       	out	0x3d, r28	; 61
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	08 95       	ret

00001dac <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection  (u8 Copy_u8PORT , u8 Copy_u8DIRECTION)
{
    1dac:	df 93       	push	r29
    1dae:	cf 93       	push	r28
    1db0:	cd b7       	in	r28, 0x3d	; 61
    1db2:	de b7       	in	r29, 0x3e	; 62
    1db4:	28 97       	sbiw	r28, 0x08	; 8
    1db6:	0f b6       	in	r0, 0x3f	; 63
    1db8:	f8 94       	cli
    1dba:	de bf       	out	0x3e, r29	; 62
    1dbc:	0f be       	out	0x3f, r0	; 63
    1dbe:	cd bf       	out	0x3d, r28	; 61
    1dc0:	89 83       	std	Y+1, r24	; 0x01
    1dc2:	6a 83       	std	Y+2, r22	; 0x02
	if (Copy_u8PORT <= PORTD&&Copy_u8PORT >= PORTA )
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
    1dc6:	84 30       	cpi	r24, 0x04	; 4
    1dc8:	08 f0       	brcs	.+2      	; 0x1dcc <DIO_voidSetPortDirection+0x20>
    1dca:	9a c0       	rjmp	.+308    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
	{
		if (Copy_u8DIRECTION==PORT_OUTPUT)
    1dcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dce:	8f 3f       	cpi	r24, 0xFF	; 255
    1dd0:	99 f5       	brne	.+102    	; 0x1e38 <DIO_voidSetPortDirection+0x8c>
		{
			switch(Copy_u8PORT)
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	28 2f       	mov	r18, r24
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	38 87       	std	Y+8, r19	; 0x08
    1dda:	2f 83       	std	Y+7, r18	; 0x07
    1ddc:	8f 81       	ldd	r24, Y+7	; 0x07
    1dde:	98 85       	ldd	r25, Y+8	; 0x08
    1de0:	81 30       	cpi	r24, 0x01	; 1
    1de2:	91 05       	cpc	r25, r1
    1de4:	d1 f0       	breq	.+52     	; 0x1e1a <DIO_voidSetPortDirection+0x6e>
    1de6:	2f 81       	ldd	r18, Y+7	; 0x07
    1de8:	38 85       	ldd	r19, Y+8	; 0x08
    1dea:	22 30       	cpi	r18, 0x02	; 2
    1dec:	31 05       	cpc	r19, r1
    1dee:	2c f4       	brge	.+10     	; 0x1dfa <DIO_voidSetPortDirection+0x4e>
    1df0:	8f 81       	ldd	r24, Y+7	; 0x07
    1df2:	98 85       	ldd	r25, Y+8	; 0x08
    1df4:	00 97       	sbiw	r24, 0x00	; 0
    1df6:	61 f0       	breq	.+24     	; 0x1e10 <DIO_voidSetPortDirection+0x64>
    1df8:	83 c0       	rjmp	.+262    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
    1dfa:	2f 81       	ldd	r18, Y+7	; 0x07
    1dfc:	38 85       	ldd	r19, Y+8	; 0x08
    1dfe:	22 30       	cpi	r18, 0x02	; 2
    1e00:	31 05       	cpc	r19, r1
    1e02:	81 f0       	breq	.+32     	; 0x1e24 <DIO_voidSetPortDirection+0x78>
    1e04:	8f 81       	ldd	r24, Y+7	; 0x07
    1e06:	98 85       	ldd	r25, Y+8	; 0x08
    1e08:	83 30       	cpi	r24, 0x03	; 3
    1e0a:	91 05       	cpc	r25, r1
    1e0c:	81 f0       	breq	.+32     	; 0x1e2e <DIO_voidSetPortDirection+0x82>
    1e0e:	78 c0       	rjmp	.+240    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			{
				case PORTA: DDRA_REGISTER = PORT_OUTPUT; break;
    1e10:	ea e3       	ldi	r30, 0x3A	; 58
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	8f ef       	ldi	r24, 0xFF	; 255
    1e16:	80 83       	st	Z, r24
    1e18:	73 c0       	rjmp	.+230    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
				case PORTB: DDRB_REGISTER = PORT_OUTPUT; break;
    1e1a:	e7 e3       	ldi	r30, 0x37	; 55
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	8f ef       	ldi	r24, 0xFF	; 255
    1e20:	80 83       	st	Z, r24
    1e22:	6e c0       	rjmp	.+220    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
				case PORTC: DDRC_REGISTER = PORT_OUTPUT; break;
    1e24:	e4 e3       	ldi	r30, 0x34	; 52
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	8f ef       	ldi	r24, 0xFF	; 255
    1e2a:	80 83       	st	Z, r24
    1e2c:	69 c0       	rjmp	.+210    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
				case PORTD: DDRD_REGISTER = PORT_OUTPUT; break;
    1e2e:	e1 e3       	ldi	r30, 0x31	; 49
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	8f ef       	ldi	r24, 0xFF	; 255
    1e34:	80 83       	st	Z, r24
    1e36:	64 c0       	rjmp	.+200    	; 0x1f00 <DIO_voidSetPortDirection+0x154>

			}

		}
		else if (Copy_u8DIRECTION==PORT_INPUT)
    1e38:	8a 81       	ldd	r24, Y+2	; 0x02
    1e3a:	88 23       	and	r24, r24
    1e3c:	79 f5       	brne	.+94     	; 0x1e9c <DIO_voidSetPortDirection+0xf0>
		{
			switch(Copy_u8PORT)
    1e3e:	89 81       	ldd	r24, Y+1	; 0x01
    1e40:	28 2f       	mov	r18, r24
    1e42:	30 e0       	ldi	r19, 0x00	; 0
    1e44:	3e 83       	std	Y+6, r19	; 0x06
    1e46:	2d 83       	std	Y+5, r18	; 0x05
    1e48:	8d 81       	ldd	r24, Y+5	; 0x05
    1e4a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e4c:	81 30       	cpi	r24, 0x01	; 1
    1e4e:	91 05       	cpc	r25, r1
    1e50:	c9 f0       	breq	.+50     	; 0x1e84 <DIO_voidSetPortDirection+0xd8>
    1e52:	2d 81       	ldd	r18, Y+5	; 0x05
    1e54:	3e 81       	ldd	r19, Y+6	; 0x06
    1e56:	22 30       	cpi	r18, 0x02	; 2
    1e58:	31 05       	cpc	r19, r1
    1e5a:	2c f4       	brge	.+10     	; 0x1e66 <DIO_voidSetPortDirection+0xba>
    1e5c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e5e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e60:	00 97       	sbiw	r24, 0x00	; 0
    1e62:	61 f0       	breq	.+24     	; 0x1e7c <DIO_voidSetPortDirection+0xd0>
    1e64:	4d c0       	rjmp	.+154    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
    1e66:	2d 81       	ldd	r18, Y+5	; 0x05
    1e68:	3e 81       	ldd	r19, Y+6	; 0x06
    1e6a:	22 30       	cpi	r18, 0x02	; 2
    1e6c:	31 05       	cpc	r19, r1
    1e6e:	71 f0       	breq	.+28     	; 0x1e8c <DIO_voidSetPortDirection+0xe0>
    1e70:	8d 81       	ldd	r24, Y+5	; 0x05
    1e72:	9e 81       	ldd	r25, Y+6	; 0x06
    1e74:	83 30       	cpi	r24, 0x03	; 3
    1e76:	91 05       	cpc	r25, r1
    1e78:	69 f0       	breq	.+26     	; 0x1e94 <DIO_voidSetPortDirection+0xe8>
    1e7a:	42 c0       	rjmp	.+132    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			{
			case PORTA: DDRA_REGISTER = PORT_INPUT; break;
    1e7c:	ea e3       	ldi	r30, 0x3A	; 58
    1e7e:	f0 e0       	ldi	r31, 0x00	; 0
    1e80:	10 82       	st	Z, r1
    1e82:	3e c0       	rjmp	.+124    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTB: DDRB_REGISTER = PORT_INPUT; break;
    1e84:	e7 e3       	ldi	r30, 0x37	; 55
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	10 82       	st	Z, r1
    1e8a:	3a c0       	rjmp	.+116    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTC: DDRC_REGISTER = PORT_INPUT; break;
    1e8c:	e4 e3       	ldi	r30, 0x34	; 52
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	10 82       	st	Z, r1
    1e92:	36 c0       	rjmp	.+108    	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTD: DDRD_REGISTER = PORT_INPUT; break;
    1e94:	e1 e3       	ldi	r30, 0x31	; 49
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	10 82       	st	Z, r1
    1e9a:	32 c0       	rjmp	.+100    	; 0x1f00 <DIO_voidSetPortDirection+0x154>

			}
		}
		else
		{
			switch(Copy_u8PORT)
    1e9c:	89 81       	ldd	r24, Y+1	; 0x01
    1e9e:	28 2f       	mov	r18, r24
    1ea0:	30 e0       	ldi	r19, 0x00	; 0
    1ea2:	3c 83       	std	Y+4, r19	; 0x04
    1ea4:	2b 83       	std	Y+3, r18	; 0x03
    1ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eaa:	81 30       	cpi	r24, 0x01	; 1
    1eac:	91 05       	cpc	r25, r1
    1eae:	d1 f0       	breq	.+52     	; 0x1ee4 <DIO_voidSetPortDirection+0x138>
    1eb0:	2b 81       	ldd	r18, Y+3	; 0x03
    1eb2:	3c 81       	ldd	r19, Y+4	; 0x04
    1eb4:	22 30       	cpi	r18, 0x02	; 2
    1eb6:	31 05       	cpc	r19, r1
    1eb8:	2c f4       	brge	.+10     	; 0x1ec4 <DIO_voidSetPortDirection+0x118>
    1eba:	8b 81       	ldd	r24, Y+3	; 0x03
    1ebc:	9c 81       	ldd	r25, Y+4	; 0x04
    1ebe:	00 97       	sbiw	r24, 0x00	; 0
    1ec0:	61 f0       	breq	.+24     	; 0x1eda <DIO_voidSetPortDirection+0x12e>
    1ec2:	1e c0       	rjmp	.+60     	; 0x1f00 <DIO_voidSetPortDirection+0x154>
    1ec4:	2b 81       	ldd	r18, Y+3	; 0x03
    1ec6:	3c 81       	ldd	r19, Y+4	; 0x04
    1ec8:	22 30       	cpi	r18, 0x02	; 2
    1eca:	31 05       	cpc	r19, r1
    1ecc:	81 f0       	breq	.+32     	; 0x1eee <DIO_voidSetPortDirection+0x142>
    1ece:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ed2:	83 30       	cpi	r24, 0x03	; 3
    1ed4:	91 05       	cpc	r25, r1
    1ed6:	81 f0       	breq	.+32     	; 0x1ef8 <DIO_voidSetPortDirection+0x14c>
    1ed8:	13 c0       	rjmp	.+38     	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			{
			case PORTA: DDRA_REGISTER = Copy_u8DIRECTION; break;
    1eda:	ea e3       	ldi	r30, 0x3A	; 58
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee0:	80 83       	st	Z, r24
    1ee2:	0e c0       	rjmp	.+28     	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTB: DDRB_REGISTER = Copy_u8DIRECTION; break;
    1ee4:	e7 e3       	ldi	r30, 0x37	; 55
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eea:	80 83       	st	Z, r24
    1eec:	09 c0       	rjmp	.+18     	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTC: DDRC_REGISTER = Copy_u8DIRECTION; break;
    1eee:	e4 e3       	ldi	r30, 0x34	; 52
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef4:	80 83       	st	Z, r24
    1ef6:	04 c0       	rjmp	.+8      	; 0x1f00 <DIO_voidSetPortDirection+0x154>
			case PORTD: DDRD_REGISTER = Copy_u8DIRECTION; break;
    1ef8:	e1 e3       	ldi	r30, 0x31	; 49
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	8a 81       	ldd	r24, Y+2	; 0x02
    1efe:	80 83       	st	Z, r24

			}
		}

		}
	}
    1f00:	28 96       	adiw	r28, 0x08	; 8
    1f02:	0f b6       	in	r0, 0x3f	; 63
    1f04:	f8 94       	cli
    1f06:	de bf       	out	0x3e, r29	; 62
    1f08:	0f be       	out	0x3f, r0	; 63
    1f0a:	cd bf       	out	0x3d, r28	; 61
    1f0c:	cf 91       	pop	r28
    1f0e:	df 91       	pop	r29
    1f10:	08 95       	ret

00001f12 <DIO_voidSetPinValue>:

void DIO_voidSetPinValue       (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8VALUE)
{
    1f12:	df 93       	push	r29
    1f14:	cf 93       	push	r28
    1f16:	cd b7       	in	r28, 0x3d	; 61
    1f18:	de b7       	in	r29, 0x3e	; 62
    1f1a:	29 97       	sbiw	r28, 0x09	; 9
    1f1c:	0f b6       	in	r0, 0x3f	; 63
    1f1e:	f8 94       	cli
    1f20:	de bf       	out	0x3e, r29	; 62
    1f22:	0f be       	out	0x3f, r0	; 63
    1f24:	cd bf       	out	0x3d, r28	; 61
    1f26:	89 83       	std	Y+1, r24	; 0x01
    1f28:	6a 83       	std	Y+2, r22	; 0x02
    1f2a:	4b 83       	std	Y+3, r20	; 0x03
	if ((Copy_u8PORT <= PORTD )&&(Copy_u8PIN <= PIN7))
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	84 30       	cpi	r24, 0x04	; 4
    1f30:	08 f0       	brcs	.+2      	; 0x1f34 <DIO_voidSetPinValue+0x22>
    1f32:	21 c1       	rjmp	.+578    	; 0x2176 <DIO_voidSetPinValue+0x264>
    1f34:	8a 81       	ldd	r24, Y+2	; 0x02
    1f36:	88 30       	cpi	r24, 0x08	; 8
    1f38:	08 f0       	brcs	.+2      	; 0x1f3c <DIO_voidSetPinValue+0x2a>
    1f3a:	1d c1       	rjmp	.+570    	; 0x2176 <DIO_voidSetPinValue+0x264>
	{
		if(Copy_u8VALUE == HIGH)
    1f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3e:	81 30       	cpi	r24, 0x01	; 1
    1f40:	09 f0       	breq	.+2      	; 0x1f44 <DIO_voidSetPinValue+0x32>
    1f42:	6f c0       	rjmp	.+222    	; 0x2022 <DIO_voidSetPinValue+0x110>
		{
			switch(Copy_u8PORT)
    1f44:	89 81       	ldd	r24, Y+1	; 0x01
    1f46:	28 2f       	mov	r18, r24
    1f48:	30 e0       	ldi	r19, 0x00	; 0
    1f4a:	39 87       	std	Y+9, r19	; 0x09
    1f4c:	28 87       	std	Y+8, r18	; 0x08
    1f4e:	88 85       	ldd	r24, Y+8	; 0x08
    1f50:	99 85       	ldd	r25, Y+9	; 0x09
    1f52:	81 30       	cpi	r24, 0x01	; 1
    1f54:	91 05       	cpc	r25, r1
    1f56:	49 f1       	breq	.+82     	; 0x1faa <DIO_voidSetPinValue+0x98>
    1f58:	28 85       	ldd	r18, Y+8	; 0x08
    1f5a:	39 85       	ldd	r19, Y+9	; 0x09
    1f5c:	22 30       	cpi	r18, 0x02	; 2
    1f5e:	31 05       	cpc	r19, r1
    1f60:	2c f4       	brge	.+10     	; 0x1f6c <DIO_voidSetPinValue+0x5a>
    1f62:	88 85       	ldd	r24, Y+8	; 0x08
    1f64:	99 85       	ldd	r25, Y+9	; 0x09
    1f66:	00 97       	sbiw	r24, 0x00	; 0
    1f68:	61 f0       	breq	.+24     	; 0x1f82 <DIO_voidSetPinValue+0x70>
    1f6a:	05 c1       	rjmp	.+522    	; 0x2176 <DIO_voidSetPinValue+0x264>
    1f6c:	28 85       	ldd	r18, Y+8	; 0x08
    1f6e:	39 85       	ldd	r19, Y+9	; 0x09
    1f70:	22 30       	cpi	r18, 0x02	; 2
    1f72:	31 05       	cpc	r19, r1
    1f74:	71 f1       	breq	.+92     	; 0x1fd2 <DIO_voidSetPinValue+0xc0>
    1f76:	88 85       	ldd	r24, Y+8	; 0x08
    1f78:	99 85       	ldd	r25, Y+9	; 0x09
    1f7a:	83 30       	cpi	r24, 0x03	; 3
    1f7c:	91 05       	cpc	r25, r1
    1f7e:	e9 f1       	breq	.+122    	; 0x1ffa <DIO_voidSetPinValue+0xe8>
    1f80:	fa c0       	rjmp	.+500    	; 0x2176 <DIO_voidSetPinValue+0x264>
			{
			case PORTA: SET_BIT(PORTA_REGISTER,Copy_u8PIN); break;
    1f82:	ab e3       	ldi	r26, 0x3B	; 59
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	eb e3       	ldi	r30, 0x3B	; 59
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	48 2f       	mov	r20, r24
    1f8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f90:	28 2f       	mov	r18, r24
    1f92:	30 e0       	ldi	r19, 0x00	; 0
    1f94:	81 e0       	ldi	r24, 0x01	; 1
    1f96:	90 e0       	ldi	r25, 0x00	; 0
    1f98:	02 2e       	mov	r0, r18
    1f9a:	02 c0       	rjmp	.+4      	; 0x1fa0 <DIO_voidSetPinValue+0x8e>
    1f9c:	88 0f       	add	r24, r24
    1f9e:	99 1f       	adc	r25, r25
    1fa0:	0a 94       	dec	r0
    1fa2:	e2 f7       	brpl	.-8      	; 0x1f9c <DIO_voidSetPinValue+0x8a>
    1fa4:	84 2b       	or	r24, r20
    1fa6:	8c 93       	st	X, r24
    1fa8:	e6 c0       	rjmp	.+460    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTB: SET_BIT(PORTB_REGISTER,Copy_u8PIN); break;
    1faa:	a8 e3       	ldi	r26, 0x38	; 56
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	e8 e3       	ldi	r30, 0x38	; 56
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	48 2f       	mov	r20, r24
    1fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb8:	28 2f       	mov	r18, r24
    1fba:	30 e0       	ldi	r19, 0x00	; 0
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	02 2e       	mov	r0, r18
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <DIO_voidSetPinValue+0xb6>
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	0a 94       	dec	r0
    1fca:	e2 f7       	brpl	.-8      	; 0x1fc4 <DIO_voidSetPinValue+0xb2>
    1fcc:	84 2b       	or	r24, r20
    1fce:	8c 93       	st	X, r24
    1fd0:	d2 c0       	rjmp	.+420    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTC: SET_BIT(PORTC_REGISTER,Copy_u8PIN); break;
    1fd2:	a5 e3       	ldi	r26, 0x35	; 53
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e5 e3       	ldi	r30, 0x35	; 53
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	48 2f       	mov	r20, r24
    1fde:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	02 2e       	mov	r0, r18
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <DIO_voidSetPinValue+0xde>
    1fec:	88 0f       	add	r24, r24
    1fee:	99 1f       	adc	r25, r25
    1ff0:	0a 94       	dec	r0
    1ff2:	e2 f7       	brpl	.-8      	; 0x1fec <DIO_voidSetPinValue+0xda>
    1ff4:	84 2b       	or	r24, r20
    1ff6:	8c 93       	st	X, r24
    1ff8:	be c0       	rjmp	.+380    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTD: SET_BIT(PORTD_REGISTER,Copy_u8PIN); break;
    1ffa:	a2 e3       	ldi	r26, 0x32	; 50
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e2 e3       	ldi	r30, 0x32	; 50
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	48 2f       	mov	r20, r24
    2006:	8a 81       	ldd	r24, Y+2	; 0x02
    2008:	28 2f       	mov	r18, r24
    200a:	30 e0       	ldi	r19, 0x00	; 0
    200c:	81 e0       	ldi	r24, 0x01	; 1
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	02 2e       	mov	r0, r18
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <DIO_voidSetPinValue+0x106>
    2014:	88 0f       	add	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	0a 94       	dec	r0
    201a:	e2 f7       	brpl	.-8      	; 0x2014 <DIO_voidSetPinValue+0x102>
    201c:	84 2b       	or	r24, r20
    201e:	8c 93       	st	X, r24
    2020:	aa c0       	rjmp	.+340    	; 0x2176 <DIO_voidSetPinValue+0x264>

			}
		}
		else if (Copy_u8VALUE == LOW)
    2022:	8b 81       	ldd	r24, Y+3	; 0x03
    2024:	88 23       	and	r24, r24
    2026:	09 f0       	breq	.+2      	; 0x202a <DIO_voidSetPinValue+0x118>
    2028:	74 c0       	rjmp	.+232    	; 0x2112 <DIO_voidSetPinValue+0x200>
		{
			switch(Copy_u8PORT)
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	28 2f       	mov	r18, r24
    202e:	30 e0       	ldi	r19, 0x00	; 0
    2030:	3f 83       	std	Y+7, r19	; 0x07
    2032:	2e 83       	std	Y+6, r18	; 0x06
    2034:	8e 81       	ldd	r24, Y+6	; 0x06
    2036:	9f 81       	ldd	r25, Y+7	; 0x07
    2038:	81 30       	cpi	r24, 0x01	; 1
    203a:	91 05       	cpc	r25, r1
    203c:	59 f1       	breq	.+86     	; 0x2094 <DIO_voidSetPinValue+0x182>
    203e:	2e 81       	ldd	r18, Y+6	; 0x06
    2040:	3f 81       	ldd	r19, Y+7	; 0x07
    2042:	22 30       	cpi	r18, 0x02	; 2
    2044:	31 05       	cpc	r19, r1
    2046:	2c f4       	brge	.+10     	; 0x2052 <DIO_voidSetPinValue+0x140>
    2048:	8e 81       	ldd	r24, Y+6	; 0x06
    204a:	9f 81       	ldd	r25, Y+7	; 0x07
    204c:	00 97       	sbiw	r24, 0x00	; 0
    204e:	69 f0       	breq	.+26     	; 0x206a <DIO_voidSetPinValue+0x158>
    2050:	92 c0       	rjmp	.+292    	; 0x2176 <DIO_voidSetPinValue+0x264>
    2052:	2e 81       	ldd	r18, Y+6	; 0x06
    2054:	3f 81       	ldd	r19, Y+7	; 0x07
    2056:	22 30       	cpi	r18, 0x02	; 2
    2058:	31 05       	cpc	r19, r1
    205a:	89 f1       	breq	.+98     	; 0x20be <DIO_voidSetPinValue+0x1ac>
    205c:	8e 81       	ldd	r24, Y+6	; 0x06
    205e:	9f 81       	ldd	r25, Y+7	; 0x07
    2060:	83 30       	cpi	r24, 0x03	; 3
    2062:	91 05       	cpc	r25, r1
    2064:	09 f4       	brne	.+2      	; 0x2068 <DIO_voidSetPinValue+0x156>
    2066:	40 c0       	rjmp	.+128    	; 0x20e8 <DIO_voidSetPinValue+0x1d6>
    2068:	86 c0       	rjmp	.+268    	; 0x2176 <DIO_voidSetPinValue+0x264>
			{
			case PORTA: CLR_BIT(PORTA_REGISTER,Copy_u8PIN); break;
    206a:	ab e3       	ldi	r26, 0x3B	; 59
    206c:	b0 e0       	ldi	r27, 0x00	; 0
    206e:	eb e3       	ldi	r30, 0x3B	; 59
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	80 81       	ld	r24, Z
    2074:	48 2f       	mov	r20, r24
    2076:	8a 81       	ldd	r24, Y+2	; 0x02
    2078:	28 2f       	mov	r18, r24
    207a:	30 e0       	ldi	r19, 0x00	; 0
    207c:	81 e0       	ldi	r24, 0x01	; 1
    207e:	90 e0       	ldi	r25, 0x00	; 0
    2080:	02 2e       	mov	r0, r18
    2082:	02 c0       	rjmp	.+4      	; 0x2088 <DIO_voidSetPinValue+0x176>
    2084:	88 0f       	add	r24, r24
    2086:	99 1f       	adc	r25, r25
    2088:	0a 94       	dec	r0
    208a:	e2 f7       	brpl	.-8      	; 0x2084 <DIO_voidSetPinValue+0x172>
    208c:	80 95       	com	r24
    208e:	84 23       	and	r24, r20
    2090:	8c 93       	st	X, r24
    2092:	71 c0       	rjmp	.+226    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTB: CLR_BIT(PORTB_REGISTER,Copy_u8PIN); break;
    2094:	a8 e3       	ldi	r26, 0x38	; 56
    2096:	b0 e0       	ldi	r27, 0x00	; 0
    2098:	e8 e3       	ldi	r30, 0x38	; 56
    209a:	f0 e0       	ldi	r31, 0x00	; 0
    209c:	80 81       	ld	r24, Z
    209e:	48 2f       	mov	r20, r24
    20a0:	8a 81       	ldd	r24, Y+2	; 0x02
    20a2:	28 2f       	mov	r18, r24
    20a4:	30 e0       	ldi	r19, 0x00	; 0
    20a6:	81 e0       	ldi	r24, 0x01	; 1
    20a8:	90 e0       	ldi	r25, 0x00	; 0
    20aa:	02 2e       	mov	r0, r18
    20ac:	02 c0       	rjmp	.+4      	; 0x20b2 <DIO_voidSetPinValue+0x1a0>
    20ae:	88 0f       	add	r24, r24
    20b0:	99 1f       	adc	r25, r25
    20b2:	0a 94       	dec	r0
    20b4:	e2 f7       	brpl	.-8      	; 0x20ae <DIO_voidSetPinValue+0x19c>
    20b6:	80 95       	com	r24
    20b8:	84 23       	and	r24, r20
    20ba:	8c 93       	st	X, r24
    20bc:	5c c0       	rjmp	.+184    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTC: CLR_BIT(PORTC_REGISTER,Copy_u8PIN); break;
    20be:	a5 e3       	ldi	r26, 0x35	; 53
    20c0:	b0 e0       	ldi	r27, 0x00	; 0
    20c2:	e5 e3       	ldi	r30, 0x35	; 53
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	48 2f       	mov	r20, r24
    20ca:	8a 81       	ldd	r24, Y+2	; 0x02
    20cc:	28 2f       	mov	r18, r24
    20ce:	30 e0       	ldi	r19, 0x00	; 0
    20d0:	81 e0       	ldi	r24, 0x01	; 1
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	02 2e       	mov	r0, r18
    20d6:	02 c0       	rjmp	.+4      	; 0x20dc <DIO_voidSetPinValue+0x1ca>
    20d8:	88 0f       	add	r24, r24
    20da:	99 1f       	adc	r25, r25
    20dc:	0a 94       	dec	r0
    20de:	e2 f7       	brpl	.-8      	; 0x20d8 <DIO_voidSetPinValue+0x1c6>
    20e0:	80 95       	com	r24
    20e2:	84 23       	and	r24, r20
    20e4:	8c 93       	st	X, r24
    20e6:	47 c0       	rjmp	.+142    	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTD: CLR_BIT(PORTD_REGISTER,Copy_u8PIN); break;
    20e8:	a2 e3       	ldi	r26, 0x32	; 50
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	e2 e3       	ldi	r30, 0x32	; 50
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	80 81       	ld	r24, Z
    20f2:	48 2f       	mov	r20, r24
    20f4:	8a 81       	ldd	r24, Y+2	; 0x02
    20f6:	28 2f       	mov	r18, r24
    20f8:	30 e0       	ldi	r19, 0x00	; 0
    20fa:	81 e0       	ldi	r24, 0x01	; 1
    20fc:	90 e0       	ldi	r25, 0x00	; 0
    20fe:	02 2e       	mov	r0, r18
    2100:	02 c0       	rjmp	.+4      	; 0x2106 <DIO_voidSetPinValue+0x1f4>
    2102:	88 0f       	add	r24, r24
    2104:	99 1f       	adc	r25, r25
    2106:	0a 94       	dec	r0
    2108:	e2 f7       	brpl	.-8      	; 0x2102 <DIO_voidSetPinValue+0x1f0>
    210a:	80 95       	com	r24
    210c:	84 23       	and	r24, r20
    210e:	8c 93       	st	X, r24
    2110:	32 c0       	rjmp	.+100    	; 0x2176 <DIO_voidSetPinValue+0x264>
			}
			}
		else
		{
			switch(Copy_u8PORT)
    2112:	89 81       	ldd	r24, Y+1	; 0x01
    2114:	28 2f       	mov	r18, r24
    2116:	30 e0       	ldi	r19, 0x00	; 0
    2118:	3d 83       	std	Y+5, r19	; 0x05
    211a:	2c 83       	std	Y+4, r18	; 0x04
    211c:	8c 81       	ldd	r24, Y+4	; 0x04
    211e:	9d 81       	ldd	r25, Y+5	; 0x05
    2120:	81 30       	cpi	r24, 0x01	; 1
    2122:	91 05       	cpc	r25, r1
    2124:	d1 f0       	breq	.+52     	; 0x215a <DIO_voidSetPinValue+0x248>
    2126:	2c 81       	ldd	r18, Y+4	; 0x04
    2128:	3d 81       	ldd	r19, Y+5	; 0x05
    212a:	22 30       	cpi	r18, 0x02	; 2
    212c:	31 05       	cpc	r19, r1
    212e:	2c f4       	brge	.+10     	; 0x213a <DIO_voidSetPinValue+0x228>
    2130:	8c 81       	ldd	r24, Y+4	; 0x04
    2132:	9d 81       	ldd	r25, Y+5	; 0x05
    2134:	00 97       	sbiw	r24, 0x00	; 0
    2136:	61 f0       	breq	.+24     	; 0x2150 <DIO_voidSetPinValue+0x23e>
    2138:	1e c0       	rjmp	.+60     	; 0x2176 <DIO_voidSetPinValue+0x264>
    213a:	2c 81       	ldd	r18, Y+4	; 0x04
    213c:	3d 81       	ldd	r19, Y+5	; 0x05
    213e:	22 30       	cpi	r18, 0x02	; 2
    2140:	31 05       	cpc	r19, r1
    2142:	81 f0       	breq	.+32     	; 0x2164 <DIO_voidSetPinValue+0x252>
    2144:	8c 81       	ldd	r24, Y+4	; 0x04
    2146:	9d 81       	ldd	r25, Y+5	; 0x05
    2148:	83 30       	cpi	r24, 0x03	; 3
    214a:	91 05       	cpc	r25, r1
    214c:	81 f0       	breq	.+32     	; 0x216e <DIO_voidSetPinValue+0x25c>
    214e:	13 c0       	rjmp	.+38     	; 0x2176 <DIO_voidSetPinValue+0x264>
			{
			case PORTA: PORTA_REGISTER = Copy_u8VALUE; break;
    2150:	eb e3       	ldi	r30, 0x3B	; 59
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	8b 81       	ldd	r24, Y+3	; 0x03
    2156:	80 83       	st	Z, r24
    2158:	0e c0       	rjmp	.+28     	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTB: PORTB_REGISTER = Copy_u8VALUE; break;
    215a:	e8 e3       	ldi	r30, 0x38	; 56
    215c:	f0 e0       	ldi	r31, 0x00	; 0
    215e:	8b 81       	ldd	r24, Y+3	; 0x03
    2160:	80 83       	st	Z, r24
    2162:	09 c0       	rjmp	.+18     	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTC: PORTC_REGISTER = Copy_u8VALUE; break;
    2164:	e5 e3       	ldi	r30, 0x35	; 53
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	8b 81       	ldd	r24, Y+3	; 0x03
    216a:	80 83       	st	Z, r24
    216c:	04 c0       	rjmp	.+8      	; 0x2176 <DIO_voidSetPinValue+0x264>
			case PORTD: PORTD_REGISTER = Copy_u8VALUE; break;
    216e:	e2 e3       	ldi	r30, 0x32	; 50
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	8b 81       	ldd	r24, Y+3	; 0x03
    2174:	80 83       	st	Z, r24

			}
		}
	}
}
    2176:	29 96       	adiw	r28, 0x09	; 9
    2178:	0f b6       	in	r0, 0x3f	; 63
    217a:	f8 94       	cli
    217c:	de bf       	out	0x3e, r29	; 62
    217e:	0f be       	out	0x3f, r0	; 63
    2180:	cd bf       	out	0x3d, r28	; 61
    2182:	cf 91       	pop	r28
    2184:	df 91       	pop	r29
    2186:	08 95       	ret

00002188 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue       (u8 Copy_u8PORT ,  u8 Copy_u8VALUE)
{
    2188:	df 93       	push	r29
    218a:	cf 93       	push	r28
    218c:	00 d0       	rcall	.+0      	; 0x218e <DIO_voidSetPortValue+0x6>
    218e:	00 d0       	rcall	.+0      	; 0x2190 <DIO_voidSetPortValue+0x8>
    2190:	cd b7       	in	r28, 0x3d	; 61
    2192:	de b7       	in	r29, 0x3e	; 62
    2194:	89 83       	std	Y+1, r24	; 0x01
    2196:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PORT)
    2198:	89 81       	ldd	r24, Y+1	; 0x01
    219a:	28 2f       	mov	r18, r24
    219c:	30 e0       	ldi	r19, 0x00	; 0
    219e:	3c 83       	std	Y+4, r19	; 0x04
    21a0:	2b 83       	std	Y+3, r18	; 0x03
    21a2:	8b 81       	ldd	r24, Y+3	; 0x03
    21a4:	9c 81       	ldd	r25, Y+4	; 0x04
    21a6:	81 30       	cpi	r24, 0x01	; 1
    21a8:	91 05       	cpc	r25, r1
    21aa:	d1 f0       	breq	.+52     	; 0x21e0 <DIO_voidSetPortValue+0x58>
    21ac:	2b 81       	ldd	r18, Y+3	; 0x03
    21ae:	3c 81       	ldd	r19, Y+4	; 0x04
    21b0:	22 30       	cpi	r18, 0x02	; 2
    21b2:	31 05       	cpc	r19, r1
    21b4:	2c f4       	brge	.+10     	; 0x21c0 <DIO_voidSetPortValue+0x38>
    21b6:	8b 81       	ldd	r24, Y+3	; 0x03
    21b8:	9c 81       	ldd	r25, Y+4	; 0x04
    21ba:	00 97       	sbiw	r24, 0x00	; 0
    21bc:	61 f0       	breq	.+24     	; 0x21d6 <DIO_voidSetPortValue+0x4e>
    21be:	1e c0       	rjmp	.+60     	; 0x21fc <DIO_voidSetPortValue+0x74>
    21c0:	2b 81       	ldd	r18, Y+3	; 0x03
    21c2:	3c 81       	ldd	r19, Y+4	; 0x04
    21c4:	22 30       	cpi	r18, 0x02	; 2
    21c6:	31 05       	cpc	r19, r1
    21c8:	81 f0       	breq	.+32     	; 0x21ea <DIO_voidSetPortValue+0x62>
    21ca:	8b 81       	ldd	r24, Y+3	; 0x03
    21cc:	9c 81       	ldd	r25, Y+4	; 0x04
    21ce:	83 30       	cpi	r24, 0x03	; 3
    21d0:	91 05       	cpc	r25, r1
    21d2:	81 f0       	breq	.+32     	; 0x21f4 <DIO_voidSetPortValue+0x6c>
    21d4:	13 c0       	rjmp	.+38     	; 0x21fc <DIO_voidSetPortValue+0x74>
	{
	case PORTA: PORTA_REGISTER  = Copy_u8VALUE; break;
    21d6:	eb e3       	ldi	r30, 0x3B	; 59
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	8a 81       	ldd	r24, Y+2	; 0x02
    21dc:	80 83       	st	Z, r24
    21de:	0e c0       	rjmp	.+28     	; 0x21fc <DIO_voidSetPortValue+0x74>
	case PORTB: PORTB_REGISTER  = Copy_u8VALUE; break;
    21e0:	e8 e3       	ldi	r30, 0x38	; 56
    21e2:	f0 e0       	ldi	r31, 0x00	; 0
    21e4:	8a 81       	ldd	r24, Y+2	; 0x02
    21e6:	80 83       	st	Z, r24
    21e8:	09 c0       	rjmp	.+18     	; 0x21fc <DIO_voidSetPortValue+0x74>
	case PORTC: PORTC_REGISTER  = Copy_u8VALUE; break;
    21ea:	e5 e3       	ldi	r30, 0x35	; 53
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	8a 81       	ldd	r24, Y+2	; 0x02
    21f0:	80 83       	st	Z, r24
    21f2:	04 c0       	rjmp	.+8      	; 0x21fc <DIO_voidSetPortValue+0x74>
	case PORTD: PORTD_REGISTER  = Copy_u8VALUE; break;
    21f4:	e2 e3       	ldi	r30, 0x32	; 50
    21f6:	f0 e0       	ldi	r31, 0x00	; 0
    21f8:	8a 81       	ldd	r24, Y+2	; 0x02
    21fa:	80 83       	st	Z, r24
	}
}
    21fc:	0f 90       	pop	r0
    21fe:	0f 90       	pop	r0
    2200:	0f 90       	pop	r0
    2202:	0f 90       	pop	r0
    2204:	cf 91       	pop	r28
    2206:	df 91       	pop	r29
    2208:	08 95       	ret

0000220a <DIO_voidClearPinValue>:

void DIO_voidClearPinValue     (u8 Copy_u8PORT , u8 Copy_u8PIN)
{
    220a:	df 93       	push	r29
    220c:	cf 93       	push	r28
    220e:	00 d0       	rcall	.+0      	; 0x2210 <DIO_voidClearPinValue+0x6>
    2210:	00 d0       	rcall	.+0      	; 0x2212 <DIO_voidClearPinValue+0x8>
    2212:	cd b7       	in	r28, 0x3d	; 61
    2214:	de b7       	in	r29, 0x3e	; 62
    2216:	89 83       	std	Y+1, r24	; 0x01
    2218:	6a 83       	std	Y+2, r22	; 0x02
	if ((Copy_u8PORT <= PORTD )&&(Copy_u8PIN <= PIN7))
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	84 30       	cpi	r24, 0x04	; 4
    221e:	08 f0       	brcs	.+2      	; 0x2222 <DIO_voidClearPinValue+0x18>
    2220:	77 c0       	rjmp	.+238    	; 0x2310 <DIO_voidClearPinValue+0x106>
    2222:	8a 81       	ldd	r24, Y+2	; 0x02
    2224:	88 30       	cpi	r24, 0x08	; 8
    2226:	08 f0       	brcs	.+2      	; 0x222a <DIO_voidClearPinValue+0x20>
    2228:	73 c0       	rjmp	.+230    	; 0x2310 <DIO_voidClearPinValue+0x106>
	{
		switch(Copy_u8PORT)
    222a:	89 81       	ldd	r24, Y+1	; 0x01
    222c:	28 2f       	mov	r18, r24
    222e:	30 e0       	ldi	r19, 0x00	; 0
    2230:	3c 83       	std	Y+4, r19	; 0x04
    2232:	2b 83       	std	Y+3, r18	; 0x03
    2234:	8b 81       	ldd	r24, Y+3	; 0x03
    2236:	9c 81       	ldd	r25, Y+4	; 0x04
    2238:	81 30       	cpi	r24, 0x01	; 1
    223a:	91 05       	cpc	r25, r1
    223c:	59 f1       	breq	.+86     	; 0x2294 <DIO_voidClearPinValue+0x8a>
    223e:	2b 81       	ldd	r18, Y+3	; 0x03
    2240:	3c 81       	ldd	r19, Y+4	; 0x04
    2242:	22 30       	cpi	r18, 0x02	; 2
    2244:	31 05       	cpc	r19, r1
    2246:	2c f4       	brge	.+10     	; 0x2252 <DIO_voidClearPinValue+0x48>
    2248:	8b 81       	ldd	r24, Y+3	; 0x03
    224a:	9c 81       	ldd	r25, Y+4	; 0x04
    224c:	00 97       	sbiw	r24, 0x00	; 0
    224e:	69 f0       	breq	.+26     	; 0x226a <DIO_voidClearPinValue+0x60>
    2250:	5f c0       	rjmp	.+190    	; 0x2310 <DIO_voidClearPinValue+0x106>
    2252:	2b 81       	ldd	r18, Y+3	; 0x03
    2254:	3c 81       	ldd	r19, Y+4	; 0x04
    2256:	22 30       	cpi	r18, 0x02	; 2
    2258:	31 05       	cpc	r19, r1
    225a:	89 f1       	breq	.+98     	; 0x22be <DIO_voidClearPinValue+0xb4>
    225c:	8b 81       	ldd	r24, Y+3	; 0x03
    225e:	9c 81       	ldd	r25, Y+4	; 0x04
    2260:	83 30       	cpi	r24, 0x03	; 3
    2262:	91 05       	cpc	r25, r1
    2264:	09 f4       	brne	.+2      	; 0x2268 <DIO_voidClearPinValue+0x5e>
    2266:	40 c0       	rjmp	.+128    	; 0x22e8 <DIO_voidClearPinValue+0xde>
    2268:	53 c0       	rjmp	.+166    	; 0x2310 <DIO_voidClearPinValue+0x106>
		{
		case PORTA: CLR_BIT(PORTA_REGISTER,Copy_u8PIN); break;
    226a:	ab e3       	ldi	r26, 0x3B	; 59
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	eb e3       	ldi	r30, 0x3B	; 59
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	80 81       	ld	r24, Z
    2274:	48 2f       	mov	r20, r24
    2276:	8a 81       	ldd	r24, Y+2	; 0x02
    2278:	28 2f       	mov	r18, r24
    227a:	30 e0       	ldi	r19, 0x00	; 0
    227c:	81 e0       	ldi	r24, 0x01	; 1
    227e:	90 e0       	ldi	r25, 0x00	; 0
    2280:	02 2e       	mov	r0, r18
    2282:	02 c0       	rjmp	.+4      	; 0x2288 <DIO_voidClearPinValue+0x7e>
    2284:	88 0f       	add	r24, r24
    2286:	99 1f       	adc	r25, r25
    2288:	0a 94       	dec	r0
    228a:	e2 f7       	brpl	.-8      	; 0x2284 <DIO_voidClearPinValue+0x7a>
    228c:	80 95       	com	r24
    228e:	84 23       	and	r24, r20
    2290:	8c 93       	st	X, r24
    2292:	3e c0       	rjmp	.+124    	; 0x2310 <DIO_voidClearPinValue+0x106>
		case PORTB: CLR_BIT(PORTB_REGISTER,Copy_u8PIN); break;
    2294:	a8 e3       	ldi	r26, 0x38	; 56
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	e8 e3       	ldi	r30, 0x38	; 56
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	80 81       	ld	r24, Z
    229e:	48 2f       	mov	r20, r24
    22a0:	8a 81       	ldd	r24, Y+2	; 0x02
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	02 2e       	mov	r0, r18
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <DIO_voidClearPinValue+0xa8>
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	0a 94       	dec	r0
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <DIO_voidClearPinValue+0xa4>
    22b6:	80 95       	com	r24
    22b8:	84 23       	and	r24, r20
    22ba:	8c 93       	st	X, r24
    22bc:	29 c0       	rjmp	.+82     	; 0x2310 <DIO_voidClearPinValue+0x106>
		case PORTC: CLR_BIT(PORTC_REGISTER,Copy_u8PIN); break;
    22be:	a5 e3       	ldi	r26, 0x35	; 53
    22c0:	b0 e0       	ldi	r27, 0x00	; 0
    22c2:	e5 e3       	ldi	r30, 0x35	; 53
    22c4:	f0 e0       	ldi	r31, 0x00	; 0
    22c6:	80 81       	ld	r24, Z
    22c8:	48 2f       	mov	r20, r24
    22ca:	8a 81       	ldd	r24, Y+2	; 0x02
    22cc:	28 2f       	mov	r18, r24
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	81 e0       	ldi	r24, 0x01	; 1
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	02 2e       	mov	r0, r18
    22d6:	02 c0       	rjmp	.+4      	; 0x22dc <DIO_voidClearPinValue+0xd2>
    22d8:	88 0f       	add	r24, r24
    22da:	99 1f       	adc	r25, r25
    22dc:	0a 94       	dec	r0
    22de:	e2 f7       	brpl	.-8      	; 0x22d8 <DIO_voidClearPinValue+0xce>
    22e0:	80 95       	com	r24
    22e2:	84 23       	and	r24, r20
    22e4:	8c 93       	st	X, r24
    22e6:	14 c0       	rjmp	.+40     	; 0x2310 <DIO_voidClearPinValue+0x106>
		case PORTD: CLR_BIT(PORTD_REGISTER,Copy_u8PIN); break;
    22e8:	a2 e3       	ldi	r26, 0x32	; 50
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	e2 e3       	ldi	r30, 0x32	; 50
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	80 81       	ld	r24, Z
    22f2:	48 2f       	mov	r20, r24
    22f4:	8a 81       	ldd	r24, Y+2	; 0x02
    22f6:	28 2f       	mov	r18, r24
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	81 e0       	ldi	r24, 0x01	; 1
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	02 2e       	mov	r0, r18
    2300:	02 c0       	rjmp	.+4      	; 0x2306 <DIO_voidClearPinValue+0xfc>
    2302:	88 0f       	add	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	0a 94       	dec	r0
    2308:	e2 f7       	brpl	.-8      	; 0x2302 <DIO_voidClearPinValue+0xf8>
    230a:	80 95       	com	r24
    230c:	84 23       	and	r24, r20
    230e:	8c 93       	st	X, r24
		}
	}

}
    2310:	0f 90       	pop	r0
    2312:	0f 90       	pop	r0
    2314:	0f 90       	pop	r0
    2316:	0f 90       	pop	r0
    2318:	cf 91       	pop	r28
    231a:	df 91       	pop	r29
    231c:	08 95       	ret

0000231e <DIO_voidClearPortValue>:

void DIO_voidClearPortValue    (u8 Copy_u8PORT )
{
    231e:	df 93       	push	r29
    2320:	cf 93       	push	r28
    2322:	00 d0       	rcall	.+0      	; 0x2324 <DIO_voidClearPortValue+0x6>
    2324:	0f 92       	push	r0
    2326:	cd b7       	in	r28, 0x3d	; 61
    2328:	de b7       	in	r29, 0x3e	; 62
    232a:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PORT <= PORTD&&Copy_u8PORT >= PORTA )
    232c:	89 81       	ldd	r24, Y+1	; 0x01
    232e:	84 30       	cpi	r24, 0x04	; 4
    2330:	70 f5       	brcc	.+92     	; 0x238e <DIO_voidClearPortValue+0x70>
	{
		switch(Copy_u8PORT)
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	28 2f       	mov	r18, r24
    2336:	30 e0       	ldi	r19, 0x00	; 0
    2338:	3b 83       	std	Y+3, r19	; 0x03
    233a:	2a 83       	std	Y+2, r18	; 0x02
    233c:	8a 81       	ldd	r24, Y+2	; 0x02
    233e:	9b 81       	ldd	r25, Y+3	; 0x03
    2340:	81 30       	cpi	r24, 0x01	; 1
    2342:	91 05       	cpc	r25, r1
    2344:	c9 f0       	breq	.+50     	; 0x2378 <DIO_voidClearPortValue+0x5a>
    2346:	2a 81       	ldd	r18, Y+2	; 0x02
    2348:	3b 81       	ldd	r19, Y+3	; 0x03
    234a:	22 30       	cpi	r18, 0x02	; 2
    234c:	31 05       	cpc	r19, r1
    234e:	2c f4       	brge	.+10     	; 0x235a <DIO_voidClearPortValue+0x3c>
    2350:	8a 81       	ldd	r24, Y+2	; 0x02
    2352:	9b 81       	ldd	r25, Y+3	; 0x03
    2354:	00 97       	sbiw	r24, 0x00	; 0
    2356:	61 f0       	breq	.+24     	; 0x2370 <DIO_voidClearPortValue+0x52>
    2358:	1a c0       	rjmp	.+52     	; 0x238e <DIO_voidClearPortValue+0x70>
    235a:	2a 81       	ldd	r18, Y+2	; 0x02
    235c:	3b 81       	ldd	r19, Y+3	; 0x03
    235e:	22 30       	cpi	r18, 0x02	; 2
    2360:	31 05       	cpc	r19, r1
    2362:	71 f0       	breq	.+28     	; 0x2380 <DIO_voidClearPortValue+0x62>
    2364:	8a 81       	ldd	r24, Y+2	; 0x02
    2366:	9b 81       	ldd	r25, Y+3	; 0x03
    2368:	83 30       	cpi	r24, 0x03	; 3
    236a:	91 05       	cpc	r25, r1
    236c:	69 f0       	breq	.+26     	; 0x2388 <DIO_voidClearPortValue+0x6a>
    236e:	0f c0       	rjmp	.+30     	; 0x238e <DIO_voidClearPortValue+0x70>
		{
		case PORTA: PORTA_REGISTER  = PORT_LOW; break;
    2370:	eb e3       	ldi	r30, 0x3B	; 59
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	10 82       	st	Z, r1
    2376:	0b c0       	rjmp	.+22     	; 0x238e <DIO_voidClearPortValue+0x70>
		case PORTB: PORTB_REGISTER  = PORT_LOW; break;
    2378:	e8 e3       	ldi	r30, 0x38	; 56
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	10 82       	st	Z, r1
    237e:	07 c0       	rjmp	.+14     	; 0x238e <DIO_voidClearPortValue+0x70>
		case PORTC: PORTC_REGISTER  = PORT_LOW; break;
    2380:	e5 e3       	ldi	r30, 0x35	; 53
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	10 82       	st	Z, r1
    2386:	03 c0       	rjmp	.+6      	; 0x238e <DIO_voidClearPortValue+0x70>
		case PORTD: PORTD_REGISTER  = PORT_LOW; break;
    2388:	e2 e3       	ldi	r30, 0x32	; 50
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	10 82       	st	Z, r1
		}
	}
}
    238e:	0f 90       	pop	r0
    2390:	0f 90       	pop	r0
    2392:	0f 90       	pop	r0
    2394:	cf 91       	pop	r28
    2396:	df 91       	pop	r29
    2398:	08 95       	ret

0000239a <DIO_voidTogglePinValue>:

void DIO_voidTogglePinValue    (u8 Copy_u8PORT , u8 Copy_u8PIN)
{
    239a:	df 93       	push	r29
    239c:	cf 93       	push	r28
    239e:	00 d0       	rcall	.+0      	; 0x23a0 <DIO_voidTogglePinValue+0x6>
    23a0:	00 d0       	rcall	.+0      	; 0x23a2 <DIO_voidTogglePinValue+0x8>
    23a2:	cd b7       	in	r28, 0x3d	; 61
    23a4:	de b7       	in	r29, 0x3e	; 62
    23a6:	89 83       	std	Y+1, r24	; 0x01
    23a8:	6a 83       	std	Y+2, r22	; 0x02
	if ((Copy_u8PORT <= PORTD )&&(Copy_u8PIN <= PIN7))
    23aa:	89 81       	ldd	r24, Y+1	; 0x01
    23ac:	84 30       	cpi	r24, 0x04	; 4
    23ae:	08 f0       	brcs	.+2      	; 0x23b2 <DIO_voidTogglePinValue+0x18>
    23b0:	72 c0       	rjmp	.+228    	; 0x2496 <DIO_voidTogglePinValue+0xfc>
    23b2:	8a 81       	ldd	r24, Y+2	; 0x02
    23b4:	88 30       	cpi	r24, 0x08	; 8
    23b6:	08 f0       	brcs	.+2      	; 0x23ba <DIO_voidTogglePinValue+0x20>
    23b8:	6e c0       	rjmp	.+220    	; 0x2496 <DIO_voidTogglePinValue+0xfc>
	{

		switch(Copy_u8PORT)
    23ba:	89 81       	ldd	r24, Y+1	; 0x01
    23bc:	28 2f       	mov	r18, r24
    23be:	30 e0       	ldi	r19, 0x00	; 0
    23c0:	3c 83       	std	Y+4, r19	; 0x04
    23c2:	2b 83       	std	Y+3, r18	; 0x03
    23c4:	8b 81       	ldd	r24, Y+3	; 0x03
    23c6:	9c 81       	ldd	r25, Y+4	; 0x04
    23c8:	81 30       	cpi	r24, 0x01	; 1
    23ca:	91 05       	cpc	r25, r1
    23cc:	49 f1       	breq	.+82     	; 0x2420 <DIO_voidTogglePinValue+0x86>
    23ce:	2b 81       	ldd	r18, Y+3	; 0x03
    23d0:	3c 81       	ldd	r19, Y+4	; 0x04
    23d2:	22 30       	cpi	r18, 0x02	; 2
    23d4:	31 05       	cpc	r19, r1
    23d6:	2c f4       	brge	.+10     	; 0x23e2 <DIO_voidTogglePinValue+0x48>
    23d8:	8b 81       	ldd	r24, Y+3	; 0x03
    23da:	9c 81       	ldd	r25, Y+4	; 0x04
    23dc:	00 97       	sbiw	r24, 0x00	; 0
    23de:	61 f0       	breq	.+24     	; 0x23f8 <DIO_voidTogglePinValue+0x5e>
    23e0:	5a c0       	rjmp	.+180    	; 0x2496 <DIO_voidTogglePinValue+0xfc>
    23e2:	2b 81       	ldd	r18, Y+3	; 0x03
    23e4:	3c 81       	ldd	r19, Y+4	; 0x04
    23e6:	22 30       	cpi	r18, 0x02	; 2
    23e8:	31 05       	cpc	r19, r1
    23ea:	71 f1       	breq	.+92     	; 0x2448 <DIO_voidTogglePinValue+0xae>
    23ec:	8b 81       	ldd	r24, Y+3	; 0x03
    23ee:	9c 81       	ldd	r25, Y+4	; 0x04
    23f0:	83 30       	cpi	r24, 0x03	; 3
    23f2:	91 05       	cpc	r25, r1
    23f4:	e9 f1       	breq	.+122    	; 0x2470 <DIO_voidTogglePinValue+0xd6>
    23f6:	4f c0       	rjmp	.+158    	; 0x2496 <DIO_voidTogglePinValue+0xfc>
		{
		case PORTA: TOGGLE_Bit(PORTA_REGISTER,Copy_u8PIN); break;
    23f8:	ab e3       	ldi	r26, 0x3B	; 59
    23fa:	b0 e0       	ldi	r27, 0x00	; 0
    23fc:	eb e3       	ldi	r30, 0x3B	; 59
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	80 81       	ld	r24, Z
    2402:	48 2f       	mov	r20, r24
    2404:	8a 81       	ldd	r24, Y+2	; 0x02
    2406:	28 2f       	mov	r18, r24
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	90 e0       	ldi	r25, 0x00	; 0
    240e:	02 2e       	mov	r0, r18
    2410:	02 c0       	rjmp	.+4      	; 0x2416 <DIO_voidTogglePinValue+0x7c>
    2412:	88 0f       	add	r24, r24
    2414:	99 1f       	adc	r25, r25
    2416:	0a 94       	dec	r0
    2418:	e2 f7       	brpl	.-8      	; 0x2412 <DIO_voidTogglePinValue+0x78>
    241a:	84 27       	eor	r24, r20
    241c:	8c 93       	st	X, r24
    241e:	3b c0       	rjmp	.+118    	; 0x2496 <DIO_voidTogglePinValue+0xfc>
		case PORTB: TOGGLE_Bit(PORTB_REGISTER,Copy_u8PIN); break;
    2420:	a8 e3       	ldi	r26, 0x38	; 56
    2422:	b0 e0       	ldi	r27, 0x00	; 0
    2424:	e8 e3       	ldi	r30, 0x38	; 56
    2426:	f0 e0       	ldi	r31, 0x00	; 0
    2428:	80 81       	ld	r24, Z
    242a:	48 2f       	mov	r20, r24
    242c:	8a 81       	ldd	r24, Y+2	; 0x02
    242e:	28 2f       	mov	r18, r24
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	90 e0       	ldi	r25, 0x00	; 0
    2436:	02 2e       	mov	r0, r18
    2438:	02 c0       	rjmp	.+4      	; 0x243e <DIO_voidTogglePinValue+0xa4>
    243a:	88 0f       	add	r24, r24
    243c:	99 1f       	adc	r25, r25
    243e:	0a 94       	dec	r0
    2440:	e2 f7       	brpl	.-8      	; 0x243a <DIO_voidTogglePinValue+0xa0>
    2442:	84 27       	eor	r24, r20
    2444:	8c 93       	st	X, r24
    2446:	27 c0       	rjmp	.+78     	; 0x2496 <DIO_voidTogglePinValue+0xfc>
		case PORTC: TOGGLE_Bit(PORTC_REGISTER,Copy_u8PIN); break;
    2448:	a5 e3       	ldi	r26, 0x35	; 53
    244a:	b0 e0       	ldi	r27, 0x00	; 0
    244c:	e5 e3       	ldi	r30, 0x35	; 53
    244e:	f0 e0       	ldi	r31, 0x00	; 0
    2450:	80 81       	ld	r24, Z
    2452:	48 2f       	mov	r20, r24
    2454:	8a 81       	ldd	r24, Y+2	; 0x02
    2456:	28 2f       	mov	r18, r24
    2458:	30 e0       	ldi	r19, 0x00	; 0
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	90 e0       	ldi	r25, 0x00	; 0
    245e:	02 2e       	mov	r0, r18
    2460:	02 c0       	rjmp	.+4      	; 0x2466 <DIO_voidTogglePinValue+0xcc>
    2462:	88 0f       	add	r24, r24
    2464:	99 1f       	adc	r25, r25
    2466:	0a 94       	dec	r0
    2468:	e2 f7       	brpl	.-8      	; 0x2462 <DIO_voidTogglePinValue+0xc8>
    246a:	84 27       	eor	r24, r20
    246c:	8c 93       	st	X, r24
    246e:	13 c0       	rjmp	.+38     	; 0x2496 <DIO_voidTogglePinValue+0xfc>
		case PORTD: TOGGLE_Bit(PORTD_REGISTER,Copy_u8PIN); break;
    2470:	a2 e3       	ldi	r26, 0x32	; 50
    2472:	b0 e0       	ldi	r27, 0x00	; 0
    2474:	e2 e3       	ldi	r30, 0x32	; 50
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	80 81       	ld	r24, Z
    247a:	48 2f       	mov	r20, r24
    247c:	8a 81       	ldd	r24, Y+2	; 0x02
    247e:	28 2f       	mov	r18, r24
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	81 e0       	ldi	r24, 0x01	; 1
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	02 2e       	mov	r0, r18
    2488:	02 c0       	rjmp	.+4      	; 0x248e <DIO_voidTogglePinValue+0xf4>
    248a:	88 0f       	add	r24, r24
    248c:	99 1f       	adc	r25, r25
    248e:	0a 94       	dec	r0
    2490:	e2 f7       	brpl	.-8      	; 0x248a <DIO_voidTogglePinValue+0xf0>
    2492:	84 27       	eor	r24, r20
    2494:	8c 93       	st	X, r24

		}


}
}
    2496:	0f 90       	pop	r0
    2498:	0f 90       	pop	r0
    249a:	0f 90       	pop	r0
    249c:	0f 90       	pop	r0
    249e:	cf 91       	pop	r28
    24a0:	df 91       	pop	r29
    24a2:	08 95       	ret

000024a4 <DIO_voidTogglePortValue>:

void DIO_voidTogglePortValue    (u8 Copy_u8PORT )
{
    24a4:	df 93       	push	r29
    24a6:	cf 93       	push	r28
    24a8:	00 d0       	rcall	.+0      	; 0x24aa <DIO_voidTogglePortValue+0x6>
    24aa:	0f 92       	push	r0
    24ac:	cd b7       	in	r28, 0x3d	; 61
    24ae:	de b7       	in	r29, 0x3e	; 62
    24b0:	89 83       	std	Y+1, r24	; 0x01
	if ((Copy_u8PORT <= PORTD )&&(Copy_u8PORT >= PORTA ))
    24b2:	89 81       	ldd	r24, Y+1	; 0x01
    24b4:	84 30       	cpi	r24, 0x04	; 4
    24b6:	08 f0       	brcs	.+2      	; 0x24ba <DIO_voidTogglePortValue+0x16>
    24b8:	3e c0       	rjmp	.+124    	; 0x2536 <DIO_voidTogglePortValue+0x92>
	{

		switch(Copy_u8PORT)
    24ba:	89 81       	ldd	r24, Y+1	; 0x01
    24bc:	28 2f       	mov	r18, r24
    24be:	30 e0       	ldi	r19, 0x00	; 0
    24c0:	3b 83       	std	Y+3, r19	; 0x03
    24c2:	2a 83       	std	Y+2, r18	; 0x02
    24c4:	8a 81       	ldd	r24, Y+2	; 0x02
    24c6:	9b 81       	ldd	r25, Y+3	; 0x03
    24c8:	81 30       	cpi	r24, 0x01	; 1
    24ca:	91 05       	cpc	r25, r1
    24cc:	e9 f0       	breq	.+58     	; 0x2508 <DIO_voidTogglePortValue+0x64>
    24ce:	2a 81       	ldd	r18, Y+2	; 0x02
    24d0:	3b 81       	ldd	r19, Y+3	; 0x03
    24d2:	22 30       	cpi	r18, 0x02	; 2
    24d4:	31 05       	cpc	r19, r1
    24d6:	2c f4       	brge	.+10     	; 0x24e2 <DIO_voidTogglePortValue+0x3e>
    24d8:	8a 81       	ldd	r24, Y+2	; 0x02
    24da:	9b 81       	ldd	r25, Y+3	; 0x03
    24dc:	00 97       	sbiw	r24, 0x00	; 0
    24de:	61 f0       	breq	.+24     	; 0x24f8 <DIO_voidTogglePortValue+0x54>
    24e0:	2a c0       	rjmp	.+84     	; 0x2536 <DIO_voidTogglePortValue+0x92>
    24e2:	2a 81       	ldd	r18, Y+2	; 0x02
    24e4:	3b 81       	ldd	r19, Y+3	; 0x03
    24e6:	22 30       	cpi	r18, 0x02	; 2
    24e8:	31 05       	cpc	r19, r1
    24ea:	b1 f0       	breq	.+44     	; 0x2518 <DIO_voidTogglePortValue+0x74>
    24ec:	8a 81       	ldd	r24, Y+2	; 0x02
    24ee:	9b 81       	ldd	r25, Y+3	; 0x03
    24f0:	83 30       	cpi	r24, 0x03	; 3
    24f2:	91 05       	cpc	r25, r1
    24f4:	c9 f0       	breq	.+50     	; 0x2528 <DIO_voidTogglePortValue+0x84>
    24f6:	1f c0       	rjmp	.+62     	; 0x2536 <DIO_voidTogglePortValue+0x92>
		{
		case PORTA: TOGGLE_PORT(PORTA_REGISTER); break;
    24f8:	ab e3       	ldi	r26, 0x3B	; 59
    24fa:	b0 e0       	ldi	r27, 0x00	; 0
    24fc:	eb e3       	ldi	r30, 0x3B	; 59
    24fe:	f0 e0       	ldi	r31, 0x00	; 0
    2500:	80 81       	ld	r24, Z
    2502:	80 95       	com	r24
    2504:	8c 93       	st	X, r24
    2506:	17 c0       	rjmp	.+46     	; 0x2536 <DIO_voidTogglePortValue+0x92>
		case PORTB: TOGGLE_PORT(PORTB_REGISTER); break;
    2508:	a8 e3       	ldi	r26, 0x38	; 56
    250a:	b0 e0       	ldi	r27, 0x00	; 0
    250c:	e8 e3       	ldi	r30, 0x38	; 56
    250e:	f0 e0       	ldi	r31, 0x00	; 0
    2510:	80 81       	ld	r24, Z
    2512:	80 95       	com	r24
    2514:	8c 93       	st	X, r24
    2516:	0f c0       	rjmp	.+30     	; 0x2536 <DIO_voidTogglePortValue+0x92>
		case PORTC: TOGGLE_PORT(PORTC_REGISTER); break;
    2518:	a5 e3       	ldi	r26, 0x35	; 53
    251a:	b0 e0       	ldi	r27, 0x00	; 0
    251c:	e5 e3       	ldi	r30, 0x35	; 53
    251e:	f0 e0       	ldi	r31, 0x00	; 0
    2520:	80 81       	ld	r24, Z
    2522:	80 95       	com	r24
    2524:	8c 93       	st	X, r24
    2526:	07 c0       	rjmp	.+14     	; 0x2536 <DIO_voidTogglePortValue+0x92>
		case PORTD: TOGGLE_PORT(PORTD_REGISTER); break;
    2528:	a2 e3       	ldi	r26, 0x32	; 50
    252a:	b0 e0       	ldi	r27, 0x00	; 0
    252c:	e2 e3       	ldi	r30, 0x32	; 50
    252e:	f0 e0       	ldi	r31, 0x00	; 0
    2530:	80 81       	ld	r24, Z
    2532:	80 95       	com	r24
    2534:	8c 93       	st	X, r24

		}


}
}
    2536:	0f 90       	pop	r0
    2538:	0f 90       	pop	r0
    253a:	0f 90       	pop	r0
    253c:	cf 91       	pop	r28
    253e:	df 91       	pop	r29
    2540:	08 95       	ret

00002542 <DIO_u8GetPinValue>:

u8   DIO_u8GetPinValue         (u8 Copy_u8PORT , u8 Copy_u8PIN )
{
    2542:	df 93       	push	r29
    2544:	cf 93       	push	r28
    2546:	00 d0       	rcall	.+0      	; 0x2548 <DIO_u8GetPinValue+0x6>
    2548:	00 d0       	rcall	.+0      	; 0x254a <DIO_u8GetPinValue+0x8>
    254a:	0f 92       	push	r0
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
    2550:	8a 83       	std	Y+2, r24	; 0x02
    2552:	6b 83       	std	Y+3, r22	; 0x03
u8 Local_u8Result;
if ((Copy_u8PORT <= PORTD )&&(Copy_u8PIN <= PIN7))
    2554:	8a 81       	ldd	r24, Y+2	; 0x02
    2556:	84 30       	cpi	r24, 0x04	; 4
    2558:	08 f0       	brcs	.+2      	; 0x255c <DIO_u8GetPinValue+0x1a>
    255a:	6b c0       	rjmp	.+214    	; 0x2632 <DIO_u8GetPinValue+0xf0>
    255c:	8b 81       	ldd	r24, Y+3	; 0x03
    255e:	88 30       	cpi	r24, 0x08	; 8
    2560:	08 f0       	brcs	.+2      	; 0x2564 <DIO_u8GetPinValue+0x22>
    2562:	67 c0       	rjmp	.+206    	; 0x2632 <DIO_u8GetPinValue+0xf0>
	{
		switch(Copy_u8PORT)
    2564:	8a 81       	ldd	r24, Y+2	; 0x02
    2566:	28 2f       	mov	r18, r24
    2568:	30 e0       	ldi	r19, 0x00	; 0
    256a:	3d 83       	std	Y+5, r19	; 0x05
    256c:	2c 83       	std	Y+4, r18	; 0x04
    256e:	4c 81       	ldd	r20, Y+4	; 0x04
    2570:	5d 81       	ldd	r21, Y+5	; 0x05
    2572:	41 30       	cpi	r20, 0x01	; 1
    2574:	51 05       	cpc	r21, r1
    2576:	41 f1       	breq	.+80     	; 0x25c8 <DIO_u8GetPinValue+0x86>
    2578:	8c 81       	ldd	r24, Y+4	; 0x04
    257a:	9d 81       	ldd	r25, Y+5	; 0x05
    257c:	82 30       	cpi	r24, 0x02	; 2
    257e:	91 05       	cpc	r25, r1
    2580:	34 f4       	brge	.+12     	; 0x258e <DIO_u8GetPinValue+0x4c>
    2582:	2c 81       	ldd	r18, Y+4	; 0x04
    2584:	3d 81       	ldd	r19, Y+5	; 0x05
    2586:	21 15       	cp	r18, r1
    2588:	31 05       	cpc	r19, r1
    258a:	61 f0       	breq	.+24     	; 0x25a4 <DIO_u8GetPinValue+0x62>
    258c:	52 c0       	rjmp	.+164    	; 0x2632 <DIO_u8GetPinValue+0xf0>
    258e:	4c 81       	ldd	r20, Y+4	; 0x04
    2590:	5d 81       	ldd	r21, Y+5	; 0x05
    2592:	42 30       	cpi	r20, 0x02	; 2
    2594:	51 05       	cpc	r21, r1
    2596:	51 f1       	breq	.+84     	; 0x25ec <DIO_u8GetPinValue+0xaa>
    2598:	8c 81       	ldd	r24, Y+4	; 0x04
    259a:	9d 81       	ldd	r25, Y+5	; 0x05
    259c:	83 30       	cpi	r24, 0x03	; 3
    259e:	91 05       	cpc	r25, r1
    25a0:	b9 f1       	breq	.+110    	; 0x2610 <DIO_u8GetPinValue+0xce>
    25a2:	47 c0       	rjmp	.+142    	; 0x2632 <DIO_u8GetPinValue+0xf0>
		{
			case PORTA: Local_u8Result=GET_BIT(PINA_REGISTER,Copy_u8PIN); break;
    25a4:	e9 e3       	ldi	r30, 0x39	; 57
    25a6:	f0 e0       	ldi	r31, 0x00	; 0
    25a8:	80 81       	ld	r24, Z
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	8b 81       	ldd	r24, Y+3	; 0x03
    25b0:	88 2f       	mov	r24, r24
    25b2:	90 e0       	ldi	r25, 0x00	; 0
    25b4:	a9 01       	movw	r20, r18
    25b6:	02 c0       	rjmp	.+4      	; 0x25bc <DIO_u8GetPinValue+0x7a>
    25b8:	55 95       	asr	r21
    25ba:	47 95       	ror	r20
    25bc:	8a 95       	dec	r24
    25be:	e2 f7       	brpl	.-8      	; 0x25b8 <DIO_u8GetPinValue+0x76>
    25c0:	ca 01       	movw	r24, r20
    25c2:	81 70       	andi	r24, 0x01	; 1
    25c4:	89 83       	std	Y+1, r24	; 0x01
    25c6:	35 c0       	rjmp	.+106    	; 0x2632 <DIO_u8GetPinValue+0xf0>
			case PORTB: Local_u8Result=GET_BIT(PINB_REGISTER,Copy_u8PIN); break;
    25c8:	e6 e3       	ldi	r30, 0x36	; 54
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	80 81       	ld	r24, Z
    25ce:	28 2f       	mov	r18, r24
    25d0:	30 e0       	ldi	r19, 0x00	; 0
    25d2:	8b 81       	ldd	r24, Y+3	; 0x03
    25d4:	88 2f       	mov	r24, r24
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	a9 01       	movw	r20, r18
    25da:	02 c0       	rjmp	.+4      	; 0x25e0 <DIO_u8GetPinValue+0x9e>
    25dc:	55 95       	asr	r21
    25de:	47 95       	ror	r20
    25e0:	8a 95       	dec	r24
    25e2:	e2 f7       	brpl	.-8      	; 0x25dc <DIO_u8GetPinValue+0x9a>
    25e4:	ca 01       	movw	r24, r20
    25e6:	81 70       	andi	r24, 0x01	; 1
    25e8:	89 83       	std	Y+1, r24	; 0x01
    25ea:	23 c0       	rjmp	.+70     	; 0x2632 <DIO_u8GetPinValue+0xf0>
			case PORTC: Local_u8Result=GET_BIT(PINC_REGISTER,Copy_u8PIN); break;
    25ec:	e3 e3       	ldi	r30, 0x33	; 51
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	80 81       	ld	r24, Z
    25f2:	28 2f       	mov	r18, r24
    25f4:	30 e0       	ldi	r19, 0x00	; 0
    25f6:	8b 81       	ldd	r24, Y+3	; 0x03
    25f8:	88 2f       	mov	r24, r24
    25fa:	90 e0       	ldi	r25, 0x00	; 0
    25fc:	a9 01       	movw	r20, r18
    25fe:	02 c0       	rjmp	.+4      	; 0x2604 <DIO_u8GetPinValue+0xc2>
    2600:	55 95       	asr	r21
    2602:	47 95       	ror	r20
    2604:	8a 95       	dec	r24
    2606:	e2 f7       	brpl	.-8      	; 0x2600 <DIO_u8GetPinValue+0xbe>
    2608:	ca 01       	movw	r24, r20
    260a:	81 70       	andi	r24, 0x01	; 1
    260c:	89 83       	std	Y+1, r24	; 0x01
    260e:	11 c0       	rjmp	.+34     	; 0x2632 <DIO_u8GetPinValue+0xf0>
			case PORTD: Local_u8Result=GET_BIT(PIND_REGISTER,Copy_u8PIN); break;
    2610:	e0 e3       	ldi	r30, 0x30	; 48
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	80 81       	ld	r24, Z
    2616:	28 2f       	mov	r18, r24
    2618:	30 e0       	ldi	r19, 0x00	; 0
    261a:	8b 81       	ldd	r24, Y+3	; 0x03
    261c:	88 2f       	mov	r24, r24
    261e:	90 e0       	ldi	r25, 0x00	; 0
    2620:	a9 01       	movw	r20, r18
    2622:	02 c0       	rjmp	.+4      	; 0x2628 <DIO_u8GetPinValue+0xe6>
    2624:	55 95       	asr	r21
    2626:	47 95       	ror	r20
    2628:	8a 95       	dec	r24
    262a:	e2 f7       	brpl	.-8      	; 0x2624 <DIO_u8GetPinValue+0xe2>
    262c:	ca 01       	movw	r24, r20
    262e:	81 70       	andi	r24, 0x01	; 1
    2630:	89 83       	std	Y+1, r24	; 0x01
		}


	}

return Local_u8Result;
    2632:	89 81       	ldd	r24, Y+1	; 0x01

}
    2634:	0f 90       	pop	r0
    2636:	0f 90       	pop	r0
    2638:	0f 90       	pop	r0
    263a:	0f 90       	pop	r0
    263c:	0f 90       	pop	r0
    263e:	cf 91       	pop	r28
    2640:	df 91       	pop	r29
    2642:	08 95       	ret

00002644 <DIO_u8GetPortValue>:

u8   DIO_u8GetPortValue        (u8 Copy_u8PORT )
{
    2644:	df 93       	push	r29
    2646:	cf 93       	push	r28
    2648:	00 d0       	rcall	.+0      	; 0x264a <DIO_u8GetPortValue+0x6>
    264a:	00 d0       	rcall	.+0      	; 0x264c <DIO_u8GetPortValue+0x8>
    264c:	cd b7       	in	r28, 0x3d	; 61
    264e:	de b7       	in	r29, 0x3e	; 62
    2650:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Result;
	if ((Copy_u8PORT <= PORTD)&&(Copy_u8PORT >= PORTA) )
    2652:	8a 81       	ldd	r24, Y+2	; 0x02
    2654:	84 30       	cpi	r24, 0x04	; 4
    2656:	90 f5       	brcc	.+100    	; 0x26bc <DIO_u8GetPortValue+0x78>
		{
			switch(Copy_u8PORT)
    2658:	8a 81       	ldd	r24, Y+2	; 0x02
    265a:	28 2f       	mov	r18, r24
    265c:	30 e0       	ldi	r19, 0x00	; 0
    265e:	3c 83       	std	Y+4, r19	; 0x04
    2660:	2b 83       	std	Y+3, r18	; 0x03
    2662:	8b 81       	ldd	r24, Y+3	; 0x03
    2664:	9c 81       	ldd	r25, Y+4	; 0x04
    2666:	81 30       	cpi	r24, 0x01	; 1
    2668:	91 05       	cpc	r25, r1
    266a:	d1 f0       	breq	.+52     	; 0x26a0 <DIO_u8GetPortValue+0x5c>
    266c:	2b 81       	ldd	r18, Y+3	; 0x03
    266e:	3c 81       	ldd	r19, Y+4	; 0x04
    2670:	22 30       	cpi	r18, 0x02	; 2
    2672:	31 05       	cpc	r19, r1
    2674:	2c f4       	brge	.+10     	; 0x2680 <DIO_u8GetPortValue+0x3c>
    2676:	8b 81       	ldd	r24, Y+3	; 0x03
    2678:	9c 81       	ldd	r25, Y+4	; 0x04
    267a:	00 97       	sbiw	r24, 0x00	; 0
    267c:	61 f0       	breq	.+24     	; 0x2696 <DIO_u8GetPortValue+0x52>
    267e:	1e c0       	rjmp	.+60     	; 0x26bc <DIO_u8GetPortValue+0x78>
    2680:	2b 81       	ldd	r18, Y+3	; 0x03
    2682:	3c 81       	ldd	r19, Y+4	; 0x04
    2684:	22 30       	cpi	r18, 0x02	; 2
    2686:	31 05       	cpc	r19, r1
    2688:	81 f0       	breq	.+32     	; 0x26aa <DIO_u8GetPortValue+0x66>
    268a:	8b 81       	ldd	r24, Y+3	; 0x03
    268c:	9c 81       	ldd	r25, Y+4	; 0x04
    268e:	83 30       	cpi	r24, 0x03	; 3
    2690:	91 05       	cpc	r25, r1
    2692:	81 f0       	breq	.+32     	; 0x26b4 <DIO_u8GetPortValue+0x70>
    2694:	13 c0       	rjmp	.+38     	; 0x26bc <DIO_u8GetPortValue+0x78>
			{
				case PORTA: Local_u8Result=PINA_REGISTER; break;
    2696:	e9 e3       	ldi	r30, 0x39	; 57
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	89 83       	std	Y+1, r24	; 0x01
    269e:	0e c0       	rjmp	.+28     	; 0x26bc <DIO_u8GetPortValue+0x78>
				case PORTB: Local_u8Result=PINB_REGISTER; break;
    26a0:	e6 e3       	ldi	r30, 0x36	; 54
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	80 81       	ld	r24, Z
    26a6:	89 83       	std	Y+1, r24	; 0x01
    26a8:	09 c0       	rjmp	.+18     	; 0x26bc <DIO_u8GetPortValue+0x78>
				case PORTC: Local_u8Result=PINC_REGISTER; break;
    26aa:	e3 e3       	ldi	r30, 0x33	; 51
    26ac:	f0 e0       	ldi	r31, 0x00	; 0
    26ae:	80 81       	ld	r24, Z
    26b0:	89 83       	std	Y+1, r24	; 0x01
    26b2:	04 c0       	rjmp	.+8      	; 0x26bc <DIO_u8GetPortValue+0x78>
				case PORTD: Local_u8Result=PIND_REGISTER; break;
    26b4:	e0 e3       	ldi	r30, 0x30	; 48
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	80 81       	ld	r24, Z
    26ba:	89 83       	std	Y+1, r24	; 0x01
			}
		}

	return Local_u8Result;
    26bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    26be:	0f 90       	pop	r0
    26c0:	0f 90       	pop	r0
    26c2:	0f 90       	pop	r0
    26c4:	0f 90       	pop	r0
    26c6:	cf 91       	pop	r28
    26c8:	df 91       	pop	r29
    26ca:	08 95       	ret

000026cc <adcinit>:
#include <avr/io.h>
#include <util/delay.h>



void adcinit(){
    26cc:	df 93       	push	r29
    26ce:	cf 93       	push	r28
    26d0:	cd b7       	in	r28, 0x3d	; 61
    26d2:	de b7       	in	r29, 0x3e	; 62
	//make PA0 an analog input
	DIO_voidSetPinDirection(PORTA,PIN0,INPUT);
    26d4:	eb e3       	ldi	r30, 0x3B	; 59
    26d6:	f0 e0       	ldi	r31, 0x00	; 0
    26d8:	80 81       	ld	r24, Z
    26da:	60 e0       	ldi	r22, 0x00	; 0
    26dc:	40 e0       	ldi	r20, 0x00	; 0
    26de:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
	//enable ADC module, set prescalar of 128 which gives CLK/128
	ADCSRA |= (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
    26e2:	a6 e2       	ldi	r26, 0x26	; 38
    26e4:	b0 e0       	ldi	r27, 0x00	; 0
    26e6:	e6 e2       	ldi	r30, 0x26	; 38
    26e8:	f0 e0       	ldi	r31, 0x00	; 0
    26ea:	80 81       	ld	r24, Z
    26ec:	87 68       	ori	r24, 0x87	; 135
    26ee:	8c 93       	st	X, r24
	//set the voltage reference using REFS1 and REFS0 bits and select the ADC channel using the MUX bits
	ADMUX = 0b01000000;      // set REFS1 = 0 |REFS0 = 1 (Vref as AVCC pin) | ADLAR = 0(right adjusted) |  MUX4 to MUX0 is 0000 for ADC0
    26f0:	e7 e2       	ldi	r30, 0x27	; 39
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	80 e4       	ldi	r24, 0x40	; 64
    26f6:	80 83       	st	Z, r24
}
    26f8:	cf 91       	pop	r28
    26fa:	df 91       	pop	r29
    26fc:	08 95       	ret

000026fe <adcread>:

int adcread(char channel)
{
    26fe:	df 93       	push	r29
    2700:	cf 93       	push	r28
    2702:	cd b7       	in	r28, 0x3d	; 61
    2704:	de b7       	in	r29, 0x3e	; 62
    2706:	2f 97       	sbiw	r28, 0x0f	; 15
    2708:	0f b6       	in	r0, 0x3f	; 63
    270a:	f8 94       	cli
    270c:	de bf       	out	0x3e, r29	; 62
    270e:	0f be       	out	0x3f, r0	; 63
    2710:	cd bf       	out	0x3d, r28	; 61
    2712:	8f 87       	std	Y+15, r24	; 0x0f
	/* set input channel to read */
	ADMUX = 0x40 | (channel & 0x07);   // 0100 0000 | (channel & 0000 0100)
    2714:	e7 e2       	ldi	r30, 0x27	; 39
    2716:	f0 e0       	ldi	r31, 0x00	; 0
    2718:	8f 85       	ldd	r24, Y+15	; 0x0f
    271a:	87 70       	andi	r24, 0x07	; 7
    271c:	80 64       	ori	r24, 0x40	; 64
    271e:	80 83       	st	Z, r24
	/* Start ADC conversion */
	ADCSRA |= (1<<ADSC);
    2720:	a6 e2       	ldi	r26, 0x26	; 38
    2722:	b0 e0       	ldi	r27, 0x00	; 0
    2724:	e6 e2       	ldi	r30, 0x26	; 38
    2726:	f0 e0       	ldi	r31, 0x00	; 0
    2728:	80 81       	ld	r24, Z
    272a:	80 64       	ori	r24, 0x40	; 64
    272c:	8c 93       	st	X, r24
    /* Wait until end of conversion by polling ADC interrupt flag */
	while (!(ADCSRA & (1<<ADIF)));
    272e:	e6 e2       	ldi	r30, 0x26	; 38
    2730:	f0 e0       	ldi	r31, 0x00	; 0
    2732:	80 81       	ld	r24, Z
    2734:	88 2f       	mov	r24, r24
    2736:	90 e0       	ldi	r25, 0x00	; 0
    2738:	80 71       	andi	r24, 0x10	; 16
    273a:	90 70       	andi	r25, 0x00	; 0
    273c:	00 97       	sbiw	r24, 0x00	; 0
    273e:	b9 f3       	breq	.-18     	; 0x272e <adcread+0x30>
   /* Clear interrupt flag */
	ADCSRA |= (1<<ADIF);
    2740:	a6 e2       	ldi	r26, 0x26	; 38
    2742:	b0 e0       	ldi	r27, 0x00	; 0
    2744:	e6 e2       	ldi	r30, 0x26	; 38
    2746:	f0 e0       	ldi	r31, 0x00	; 0
    2748:	80 81       	ld	r24, Z
    274a:	80 61       	ori	r24, 0x10	; 16
    274c:	8c 93       	st	X, r24
    274e:	80 e0       	ldi	r24, 0x00	; 0
    2750:	90 e0       	ldi	r25, 0x00	; 0
    2752:	a0 e8       	ldi	r26, 0x80	; 128
    2754:	bf e3       	ldi	r27, 0x3F	; 63
    2756:	8b 87       	std	Y+11, r24	; 0x0b
    2758:	9c 87       	std	Y+12, r25	; 0x0c
    275a:	ad 87       	std	Y+13, r26	; 0x0d
    275c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    275e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2760:	7c 85       	ldd	r23, Y+12	; 0x0c
    2762:	8d 85       	ldd	r24, Y+13	; 0x0d
    2764:	9e 85       	ldd	r25, Y+14	; 0x0e
    2766:	20 e0       	ldi	r18, 0x00	; 0
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	4a ef       	ldi	r20, 0xFA	; 250
    276c:	54 e4       	ldi	r21, 0x44	; 68
    276e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2772:	dc 01       	movw	r26, r24
    2774:	cb 01       	movw	r24, r22
    2776:	8f 83       	std	Y+7, r24	; 0x07
    2778:	98 87       	std	Y+8, r25	; 0x08
    277a:	a9 87       	std	Y+9, r26	; 0x09
    277c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    277e:	6f 81       	ldd	r22, Y+7	; 0x07
    2780:	78 85       	ldd	r23, Y+8	; 0x08
    2782:	89 85       	ldd	r24, Y+9	; 0x09
    2784:	9a 85       	ldd	r25, Y+10	; 0x0a
    2786:	20 e0       	ldi	r18, 0x00	; 0
    2788:	30 e0       	ldi	r19, 0x00	; 0
    278a:	40 e8       	ldi	r20, 0x80	; 128
    278c:	5f e3       	ldi	r21, 0x3F	; 63
    278e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2792:	88 23       	and	r24, r24
    2794:	2c f4       	brge	.+10     	; 0x27a0 <adcread+0xa2>
		__ticks = 1;
    2796:	81 e0       	ldi	r24, 0x01	; 1
    2798:	90 e0       	ldi	r25, 0x00	; 0
    279a:	9e 83       	std	Y+6, r25	; 0x06
    279c:	8d 83       	std	Y+5, r24	; 0x05
    279e:	3f c0       	rjmp	.+126    	; 0x281e <adcread+0x120>
	else if (__tmp > 65535)
    27a0:	6f 81       	ldd	r22, Y+7	; 0x07
    27a2:	78 85       	ldd	r23, Y+8	; 0x08
    27a4:	89 85       	ldd	r24, Y+9	; 0x09
    27a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    27a8:	20 e0       	ldi	r18, 0x00	; 0
    27aa:	3f ef       	ldi	r19, 0xFF	; 255
    27ac:	4f e7       	ldi	r20, 0x7F	; 127
    27ae:	57 e4       	ldi	r21, 0x47	; 71
    27b0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27b4:	18 16       	cp	r1, r24
    27b6:	4c f5       	brge	.+82     	; 0x280a <adcread+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    27ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    27bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    27be:	9e 85       	ldd	r25, Y+14	; 0x0e
    27c0:	20 e0       	ldi	r18, 0x00	; 0
    27c2:	30 e0       	ldi	r19, 0x00	; 0
    27c4:	40 e2       	ldi	r20, 0x20	; 32
    27c6:	51 e4       	ldi	r21, 0x41	; 65
    27c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27cc:	dc 01       	movw	r26, r24
    27ce:	cb 01       	movw	r24, r22
    27d0:	bc 01       	movw	r22, r24
    27d2:	cd 01       	movw	r24, r26
    27d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27d8:	dc 01       	movw	r26, r24
    27da:	cb 01       	movw	r24, r22
    27dc:	9e 83       	std	Y+6, r25	; 0x06
    27de:	8d 83       	std	Y+5, r24	; 0x05
    27e0:	0f c0       	rjmp	.+30     	; 0x2800 <adcread+0x102>
    27e2:	88 ec       	ldi	r24, 0xC8	; 200
    27e4:	90 e0       	ldi	r25, 0x00	; 0
    27e6:	9c 83       	std	Y+4, r25	; 0x04
    27e8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    27ea:	8b 81       	ldd	r24, Y+3	; 0x03
    27ec:	9c 81       	ldd	r25, Y+4	; 0x04
    27ee:	01 97       	sbiw	r24, 0x01	; 1
    27f0:	f1 f7       	brne	.-4      	; 0x27ee <adcread+0xf0>
    27f2:	9c 83       	std	Y+4, r25	; 0x04
    27f4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27f6:	8d 81       	ldd	r24, Y+5	; 0x05
    27f8:	9e 81       	ldd	r25, Y+6	; 0x06
    27fa:	01 97       	sbiw	r24, 0x01	; 1
    27fc:	9e 83       	std	Y+6, r25	; 0x06
    27fe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2800:	8d 81       	ldd	r24, Y+5	; 0x05
    2802:	9e 81       	ldd	r25, Y+6	; 0x06
    2804:	00 97       	sbiw	r24, 0x00	; 0
    2806:	69 f7       	brne	.-38     	; 0x27e2 <adcread+0xe4>
    2808:	14 c0       	rjmp	.+40     	; 0x2832 <adcread+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    280a:	6f 81       	ldd	r22, Y+7	; 0x07
    280c:	78 85       	ldd	r23, Y+8	; 0x08
    280e:	89 85       	ldd	r24, Y+9	; 0x09
    2810:	9a 85       	ldd	r25, Y+10	; 0x0a
    2812:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2816:	dc 01       	movw	r26, r24
    2818:	cb 01       	movw	r24, r22
    281a:	9e 83       	std	Y+6, r25	; 0x06
    281c:	8d 83       	std	Y+5, r24	; 0x05
    281e:	8d 81       	ldd	r24, Y+5	; 0x05
    2820:	9e 81       	ldd	r25, Y+6	; 0x06
    2822:	9a 83       	std	Y+2, r25	; 0x02
    2824:	89 83       	std	Y+1, r24	; 0x01
    2826:	89 81       	ldd	r24, Y+1	; 0x01
    2828:	9a 81       	ldd	r25, Y+2	; 0x02
    282a:	01 97       	sbiw	r24, 0x01	; 1
    282c:	f1 f7       	brne	.-4      	; 0x282a <adcread+0x12c>
    282e:	9a 83       	std	Y+2, r25	; 0x02
    2830:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);                      /* Wait a little bit */
    /* Return ADC word */
	return ADCW;
    2832:	e4 e2       	ldi	r30, 0x24	; 36
    2834:	f0 e0       	ldi	r31, 0x00	; 0
    2836:	80 81       	ld	r24, Z
    2838:	91 81       	ldd	r25, Z+1	; 0x01
}
    283a:	2f 96       	adiw	r28, 0x0f	; 15
    283c:	0f b6       	in	r0, 0x3f	; 63
    283e:	f8 94       	cli
    2840:	de bf       	out	0x3e, r29	; 62
    2842:	0f be       	out	0x3f, r0	; 63
    2844:	cd bf       	out	0x3d, r28	; 61
    2846:	cf 91       	pop	r28
    2848:	df 91       	pop	r29
    284a:	08 95       	ret

0000284c <SERVO_voidInit>:
#include "SERVO_Private.h"



void SERVO_voidInit(void)
{
    284c:	df 93       	push	r29
    284e:	cf 93       	push	r28
    2850:	cd b7       	in	r28, 0x3d	; 61
    2852:	de b7       	in	r29, 0x3e	; 62
	TMR0_voidInit();
    2854:	0e 94 ac 08 	call	0x1158	; 0x1158 <TMR0_voidInit>
	TIMER1_voidInit();
    2858:	0e 94 89 08 	call	0x1112	; 0x1112 <TIMER1_voidInit>
	TMR2_voidInit();
    285c:	0e 94 cf 08 	call	0x119e	; 0x119e <TMR2_voidInit>
	DIO_voidSetPinDirection(SERVO_PORT,SERVO_PIN1,OUTPUT); //Timer 1 Channel A
    2860:	83 e0       	ldi	r24, 0x03	; 3
    2862:	65 e0       	ldi	r22, 0x05	; 5
    2864:	41 e0       	ldi	r20, 0x01	; 1
    2866:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(SERVO_PORT,SERVO_PIN2,OUTPUT); //Timer 1 Channel B
    286a:	83 e0       	ldi	r24, 0x03	; 3
    286c:	64 e0       	ldi	r22, 0x04	; 4
    286e:	41 e0       	ldi	r20, 0x01	; 1
    2870:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTD,PIN7,OUTPUT);
    2874:	83 e0       	ldi	r24, 0x03	; 3
    2876:	67 e0       	ldi	r22, 0x07	; 7
    2878:	41 e0       	ldi	r20, 0x01	; 1
    287a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN3,OUTPUT);
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	63 e0       	ldi	r22, 0x03	; 3
    2882:	41 e0       	ldi	r20, 0x01	; 1
    2884:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
}
    2888:	cf 91       	pop	r28
    288a:	df 91       	pop	r29
    288c:	08 95       	ret

0000288e <SERVO_voidRotate1>:
void SERVO_voidRotate1(u8 Copy_u8Angle)
{
    288e:	df 93       	push	r29
    2890:	cf 93       	push	r28
    2892:	00 d0       	rcall	.+0      	; 0x2894 <SERVO_voidRotate1+0x6>
    2894:	0f 92       	push	r0
    2896:	cd b7       	in	r28, 0x3d	; 61
    2898:	de b7       	in	r29, 0x3e	; 62
    289a:	8b 83       	std	Y+3, r24	; 0x03
	TIMER1_voidSetTopValue(20000);
    289c:	80 e2       	ldi	r24, 0x20	; 32
    289e:	9e e4       	ldi	r25, 0x4E	; 78
    28a0:	0e 94 fe 09 	call	0x13fc	; 0x13fc <TIMER1_voidSetTopValue>
	TIMER1_voidFastPWMNonIntvered(TIMER_CHANNELA ,PRESCALAR_8_CLOCK);
    28a4:	80 e0       	ldi	r24, 0x00	; 0
    28a6:	62 e0       	ldi	r22, 0x02	; 2
    28a8:	0e 94 78 09 	call	0x12f0	; 0x12f0 <TIMER1_voidFastPWMNonIntvered>

	u16 Local_u8Angle =((u16)(Copy_u8Angle*10))+750 ;
    28ac:	8b 81       	ldd	r24, Y+3	; 0x03
    28ae:	88 2f       	mov	r24, r24
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	9c 01       	movw	r18, r24
    28b4:	22 0f       	add	r18, r18
    28b6:	33 1f       	adc	r19, r19
    28b8:	c9 01       	movw	r24, r18
    28ba:	88 0f       	add	r24, r24
    28bc:	99 1f       	adc	r25, r25
    28be:	88 0f       	add	r24, r24
    28c0:	99 1f       	adc	r25, r25
    28c2:	82 0f       	add	r24, r18
    28c4:	93 1f       	adc	r25, r19
    28c6:	82 51       	subi	r24, 0x12	; 18
    28c8:	9d 4f       	sbci	r25, 0xFD	; 253
    28ca:	9a 83       	std	Y+2, r25	; 0x02
    28cc:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_voidSetDutyCycle(TIMER_CHANNELA ,Local_u8Angle);
    28ce:	29 81       	ldd	r18, Y+1	; 0x01
    28d0:	3a 81       	ldd	r19, Y+2	; 0x02
    28d2:	80 e0       	ldi	r24, 0x00	; 0
    28d4:	b9 01       	movw	r22, r18
    28d6:	0e 94 c2 09 	call	0x1384	; 0x1384 <TIMER1_voidSetDutyCycle>

}
    28da:	0f 90       	pop	r0
    28dc:	0f 90       	pop	r0
    28de:	0f 90       	pop	r0
    28e0:	cf 91       	pop	r28
    28e2:	df 91       	pop	r29
    28e4:	08 95       	ret

000028e6 <SERVO_voidRotate2>:
void SERVO_voidRotate2(u8 Copy_u8Angle)
{
    28e6:	df 93       	push	r29
    28e8:	cf 93       	push	r28
    28ea:	00 d0       	rcall	.+0      	; 0x28ec <SERVO_voidRotate2+0x6>
    28ec:	0f 92       	push	r0
    28ee:	cd b7       	in	r28, 0x3d	; 61
    28f0:	de b7       	in	r29, 0x3e	; 62
    28f2:	8b 83       	std	Y+3, r24	; 0x03
	TIMER1_voidSetTopValue(20000);
    28f4:	80 e2       	ldi	r24, 0x20	; 32
    28f6:	9e e4       	ldi	r25, 0x4E	; 78
    28f8:	0e 94 fe 09 	call	0x13fc	; 0x13fc <TIMER1_voidSetTopValue>
	TIMER1_voidFastPWMNonIntvered(TIMER_CHANNELB ,PRESCALAR_8_CLOCK);
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	62 e0       	ldi	r22, 0x02	; 2
    2900:	0e 94 78 09 	call	0x12f0	; 0x12f0 <TIMER1_voidFastPWMNonIntvered>

	u16 Local_u8Angle =((u16)(Copy_u8Angle*10))+750 ;
    2904:	8b 81       	ldd	r24, Y+3	; 0x03
    2906:	88 2f       	mov	r24, r24
    2908:	90 e0       	ldi	r25, 0x00	; 0
    290a:	9c 01       	movw	r18, r24
    290c:	22 0f       	add	r18, r18
    290e:	33 1f       	adc	r19, r19
    2910:	c9 01       	movw	r24, r18
    2912:	88 0f       	add	r24, r24
    2914:	99 1f       	adc	r25, r25
    2916:	88 0f       	add	r24, r24
    2918:	99 1f       	adc	r25, r25
    291a:	82 0f       	add	r24, r18
    291c:	93 1f       	adc	r25, r19
    291e:	82 51       	subi	r24, 0x12	; 18
    2920:	9d 4f       	sbci	r25, 0xFD	; 253
    2922:	9a 83       	std	Y+2, r25	; 0x02
    2924:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_voidSetDutyCycle(TIMER_CHANNELB ,Local_u8Angle);
    2926:	29 81       	ldd	r18, Y+1	; 0x01
    2928:	3a 81       	ldd	r19, Y+2	; 0x02
    292a:	81 e0       	ldi	r24, 0x01	; 1
    292c:	b9 01       	movw	r22, r18
    292e:	0e 94 c2 09 	call	0x1384	; 0x1384 <TIMER1_voidSetDutyCycle>

}
    2932:	0f 90       	pop	r0
    2934:	0f 90       	pop	r0
    2936:	0f 90       	pop	r0
    2938:	cf 91       	pop	r28
    293a:	df 91       	pop	r29
    293c:	08 95       	ret

0000293e <SERVO_voidRotate3>:
void SERVO_voidRotate3(u8 Copy_u8Angle)
{
    293e:	df 93       	push	r29
    2940:	cf 93       	push	r28
    2942:	00 d0       	rcall	.+0      	; 0x2944 <SERVO_voidRotate3+0x6>
    2944:	0f 92       	push	r0
    2946:	cd b7       	in	r28, 0x3d	; 61
    2948:	de b7       	in	r29, 0x3e	; 62
    294a:	8b 83       	std	Y+3, r24	; 0x03
	    // Configure Timer0 for Fast PWM, non-inverted mode with prescaler 64
	    TMR0_voidFastPWMNonInverted(PRESCALAR_64_CLOCK);
    294c:	83 e0       	ldi	r24, 0x03	; 3
    294e:	0e 94 f2 08 	call	0x11e4	; 0x11e4 <TMR0_voidFastPWMNonInverted>

	    // Convert angle to duty cycle (50-250 corresponds to 1ms-2ms pulse width for 0-180 degrees)
	    u16 Local_u8Angle = ((u16)(Copy_u8Angle * 2)) + 500;
    2952:	8b 81       	ldd	r24, Y+3	; 0x03
    2954:	88 2f       	mov	r24, r24
    2956:	90 e0       	ldi	r25, 0x00	; 0
    2958:	86 50       	subi	r24, 0x06	; 6
    295a:	9f 4f       	sbci	r25, 0xFF	; 255
    295c:	88 0f       	add	r24, r24
    295e:	99 1f       	adc	r25, r25
    2960:	9a 83       	std	Y+2, r25	; 0x02
    2962:	89 83       	std	Y+1, r24	; 0x01

	    // Set the calculated duty cycle
	    TMR0_voidSetDutyCycle(Local_u8Angle);
    2964:	89 81       	ldd	r24, Y+1	; 0x01
    2966:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <TMR0_voidSetDutyCycle>
}
    296a:	0f 90       	pop	r0
    296c:	0f 90       	pop	r0
    296e:	0f 90       	pop	r0
    2970:	cf 91       	pop	r28
    2972:	df 91       	pop	r29
    2974:	08 95       	ret

00002976 <SERVO_voidRotate4>:
void SERVO_voidRotate4(u8 Copy_u8Angle)
{
    2976:	df 93       	push	r29
    2978:	cf 93       	push	r28
    297a:	00 d0       	rcall	.+0      	; 0x297c <SERVO_voidRotate4+0x6>
    297c:	0f 92       	push	r0
    297e:	cd b7       	in	r28, 0x3d	; 61
    2980:	de b7       	in	r29, 0x3e	; 62
    2982:	8b 83       	std	Y+3, r24	; 0x03
	    // Configure Timer0 for Fast PWM, non-inverted mode with prescaler 64
	    TMR2_voidFastPWMNonInverted(PRESCALAR_64_CLOCK);
    2984:	83 e0       	ldi	r24, 0x03	; 3
    2986:	0e 94 27 09 	call	0x124e	; 0x124e <TMR2_voidFastPWMNonInverted>

	    // Calculate duty cycle based on angle (0 to 180)
	    u16 Local_u8Angle = (u16)(750 + (9.722 * Copy_u8Angle));
    298a:	8b 81       	ldd	r24, Y+3	; 0x03
    298c:	88 2f       	mov	r24, r24
    298e:	90 e0       	ldi	r25, 0x00	; 0
    2990:	aa 27       	eor	r26, r26
    2992:	97 fd       	sbrc	r25, 7
    2994:	a0 95       	com	r26
    2996:	ba 2f       	mov	r27, r26
    2998:	bc 01       	movw	r22, r24
    299a:	cd 01       	movw	r24, r26
    299c:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
    29a0:	dc 01       	movw	r26, r24
    29a2:	cb 01       	movw	r24, r22
    29a4:	bc 01       	movw	r22, r24
    29a6:	cd 01       	movw	r24, r26
    29a8:	20 e5       	ldi	r18, 0x50	; 80
    29aa:	3d e8       	ldi	r19, 0x8D	; 141
    29ac:	4b e1       	ldi	r20, 0x1B	; 27
    29ae:	51 e4       	ldi	r21, 0x41	; 65
    29b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29b4:	dc 01       	movw	r26, r24
    29b6:	cb 01       	movw	r24, r22
    29b8:	bc 01       	movw	r22, r24
    29ba:	cd 01       	movw	r24, r26
    29bc:	20 e0       	ldi	r18, 0x00	; 0
    29be:	30 e8       	ldi	r19, 0x80	; 128
    29c0:	4b e3       	ldi	r20, 0x3B	; 59
    29c2:	54 e4       	ldi	r21, 0x44	; 68
    29c4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    29c8:	dc 01       	movw	r26, r24
    29ca:	cb 01       	movw	r24, r22
    29cc:	bc 01       	movw	r22, r24
    29ce:	cd 01       	movw	r24, r26
    29d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29d4:	dc 01       	movw	r26, r24
    29d6:	cb 01       	movw	r24, r22
    29d8:	9a 83       	std	Y+2, r25	; 0x02
    29da:	89 83       	std	Y+1, r24	; 0x01

	    // Set the calculated duty cycle
	    TMR2_voidSetDutyCycle(Local_u8Angle);
    29dc:	89 81       	ldd	r24, Y+1	; 0x01
    29de:	0e 94 6a 09 	call	0x12d4	; 0x12d4 <TMR2_voidSetDutyCycle>
}
    29e2:	0f 90       	pop	r0
    29e4:	0f 90       	pop	r0
    29e6:	0f 90       	pop	r0
    29e8:	cf 91       	pop	r28
    29ea:	df 91       	pop	r29
    29ec:	08 95       	ret

000029ee <LED_voidLedInit>:
#include "../../LIB/STD_TYPES.h"
#include "../../MCAL/DIO/DIO_Interface.h"
#include "LED_Interface.h"

void LED_voidLedInit            (u8 Copy_u8PORT , u8 Copy_u8PIN)
{
    29ee:	df 93       	push	r29
    29f0:	cf 93       	push	r28
    29f2:	00 d0       	rcall	.+0      	; 0x29f4 <LED_voidLedInit+0x6>
    29f4:	00 d0       	rcall	.+0      	; 0x29f6 <LED_voidLedInit+0x8>
    29f6:	cd b7       	in	r28, 0x3d	; 61
    29f8:	de b7       	in	r29, 0x3e	; 62
    29fa:	89 83       	std	Y+1, r24	; 0x01
    29fc:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PORT)
    29fe:	89 81       	ldd	r24, Y+1	; 0x01
    2a00:	28 2f       	mov	r18, r24
    2a02:	30 e0       	ldi	r19, 0x00	; 0
    2a04:	3c 83       	std	Y+4, r19	; 0x04
    2a06:	2b 83       	std	Y+3, r18	; 0x03
    2a08:	8b 81       	ldd	r24, Y+3	; 0x03
    2a0a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a0c:	81 30       	cpi	r24, 0x01	; 1
    2a0e:	91 05       	cpc	r25, r1
    2a10:	d9 f0       	breq	.+54     	; 0x2a48 <LED_voidLedInit+0x5a>
    2a12:	2b 81       	ldd	r18, Y+3	; 0x03
    2a14:	3c 81       	ldd	r19, Y+4	; 0x04
    2a16:	22 30       	cpi	r18, 0x02	; 2
    2a18:	31 05       	cpc	r19, r1
    2a1a:	2c f4       	brge	.+10     	; 0x2a26 <LED_voidLedInit+0x38>
    2a1c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a1e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a20:	00 97       	sbiw	r24, 0x00	; 0
    2a22:	61 f0       	breq	.+24     	; 0x2a3c <LED_voidLedInit+0x4e>
    2a24:	22 c0       	rjmp	.+68     	; 0x2a6a <LED_voidLedInit+0x7c>
    2a26:	2b 81       	ldd	r18, Y+3	; 0x03
    2a28:	3c 81       	ldd	r19, Y+4	; 0x04
    2a2a:	22 30       	cpi	r18, 0x02	; 2
    2a2c:	31 05       	cpc	r19, r1
    2a2e:	91 f0       	breq	.+36     	; 0x2a54 <LED_voidLedInit+0x66>
    2a30:	8b 81       	ldd	r24, Y+3	; 0x03
    2a32:	9c 81       	ldd	r25, Y+4	; 0x04
    2a34:	83 30       	cpi	r24, 0x03	; 3
    2a36:	91 05       	cpc	r25, r1
    2a38:	99 f0       	breq	.+38     	; 0x2a60 <LED_voidLedInit+0x72>
    2a3a:	17 c0       	rjmp	.+46     	; 0x2a6a <LED_voidLedInit+0x7c>
	{
	{
	case PORTA : DIO_voidSetPinDirection(PORTA,Copy_u8PIN,OUTPUT);break;
    2a3c:	80 e0       	ldi	r24, 0x00	; 0
    2a3e:	6a 81       	ldd	r22, Y+2	; 0x02
    2a40:	41 e0       	ldi	r20, 0x01	; 1
    2a42:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
    2a46:	11 c0       	rjmp	.+34     	; 0x2a6a <LED_voidLedInit+0x7c>
	case PORTB : DIO_voidSetPinDirection(PORTB,Copy_u8PIN,OUTPUT);break;
    2a48:	81 e0       	ldi	r24, 0x01	; 1
    2a4a:	6a 81       	ldd	r22, Y+2	; 0x02
    2a4c:	41 e0       	ldi	r20, 0x01	; 1
    2a4e:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
    2a52:	0b c0       	rjmp	.+22     	; 0x2a6a <LED_voidLedInit+0x7c>
	case PORTC : DIO_voidSetPinDirection(PORTC,Copy_u8PIN,OUTPUT);break;
    2a54:	82 e0       	ldi	r24, 0x02	; 2
    2a56:	6a 81       	ldd	r22, Y+2	; 0x02
    2a58:	41 e0       	ldi	r20, 0x01	; 1
    2a5a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
    2a5e:	05 c0       	rjmp	.+10     	; 0x2a6a <LED_voidLedInit+0x7c>
	case PORTD : DIO_voidSetPinDirection(PORTD,Copy_u8PIN,OUTPUT);break;
    2a60:	83 e0       	ldi	r24, 0x03	; 3
    2a62:	6a 81       	ldd	r22, Y+2	; 0x02
    2a64:	41 e0       	ldi	r20, 0x01	; 1
    2a66:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
	}
}
}
    2a6a:	0f 90       	pop	r0
    2a6c:	0f 90       	pop	r0
    2a6e:	0f 90       	pop	r0
    2a70:	0f 90       	pop	r0
    2a72:	cf 91       	pop	r28
    2a74:	df 91       	pop	r29
    2a76:	08 95       	ret

00002a78 <LED_voidPortLedInit>:

void LED_voidPortLedInit     (u8 Copy_u8PORT )
{
    2a78:	df 93       	push	r29
    2a7a:	cf 93       	push	r28
    2a7c:	00 d0       	rcall	.+0      	; 0x2a7e <LED_voidPortLedInit+0x6>
    2a7e:	0f 92       	push	r0
    2a80:	cd b7       	in	r28, 0x3d	; 61
    2a82:	de b7       	in	r29, 0x3e	; 62
    2a84:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8PORT)
    2a86:	89 81       	ldd	r24, Y+1	; 0x01
    2a88:	28 2f       	mov	r18, r24
    2a8a:	30 e0       	ldi	r19, 0x00	; 0
    2a8c:	3b 83       	std	Y+3, r19	; 0x03
    2a8e:	2a 83       	std	Y+2, r18	; 0x02
    2a90:	8a 81       	ldd	r24, Y+2	; 0x02
    2a92:	9b 81       	ldd	r25, Y+3	; 0x03
    2a94:	81 30       	cpi	r24, 0x01	; 1
    2a96:	91 05       	cpc	r25, r1
    2a98:	d1 f0       	breq	.+52     	; 0x2ace <LED_voidPortLedInit+0x56>
    2a9a:	2a 81       	ldd	r18, Y+2	; 0x02
    2a9c:	3b 81       	ldd	r19, Y+3	; 0x03
    2a9e:	22 30       	cpi	r18, 0x02	; 2
    2aa0:	31 05       	cpc	r19, r1
    2aa2:	2c f4       	brge	.+10     	; 0x2aae <LED_voidPortLedInit+0x36>
    2aa4:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa6:	9b 81       	ldd	r25, Y+3	; 0x03
    2aa8:	00 97       	sbiw	r24, 0x00	; 0
    2aaa:	61 f0       	breq	.+24     	; 0x2ac4 <LED_voidPortLedInit+0x4c>
    2aac:	1e c0       	rjmp	.+60     	; 0x2aea <LED_voidPortLedInit+0x72>
    2aae:	2a 81       	ldd	r18, Y+2	; 0x02
    2ab0:	3b 81       	ldd	r19, Y+3	; 0x03
    2ab2:	22 30       	cpi	r18, 0x02	; 2
    2ab4:	31 05       	cpc	r19, r1
    2ab6:	81 f0       	breq	.+32     	; 0x2ad8 <LED_voidPortLedInit+0x60>
    2ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    2aba:	9b 81       	ldd	r25, Y+3	; 0x03
    2abc:	83 30       	cpi	r24, 0x03	; 3
    2abe:	91 05       	cpc	r25, r1
    2ac0:	81 f0       	breq	.+32     	; 0x2ae2 <LED_voidPortLedInit+0x6a>
    2ac2:	13 c0       	rjmp	.+38     	; 0x2aea <LED_voidPortLedInit+0x72>
	{
	{
	case PORTA : DIO_voidSetPortDirection(PORTA,PORT_OUTPUT);break;
    2ac4:	80 e0       	ldi	r24, 0x00	; 0
    2ac6:	6f ef       	ldi	r22, 0xFF	; 255
    2ac8:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <DIO_voidSetPortDirection>
    2acc:	0e c0       	rjmp	.+28     	; 0x2aea <LED_voidPortLedInit+0x72>
	case PORTB : DIO_voidSetPortDirection(PORTB,PORT_OUTPUT);break;
    2ace:	81 e0       	ldi	r24, 0x01	; 1
    2ad0:	6f ef       	ldi	r22, 0xFF	; 255
    2ad2:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <DIO_voidSetPortDirection>
    2ad6:	09 c0       	rjmp	.+18     	; 0x2aea <LED_voidPortLedInit+0x72>
	case PORTC : DIO_voidSetPortDirection(PORTC,PORT_OUTPUT);break;
    2ad8:	82 e0       	ldi	r24, 0x02	; 2
    2ada:	6f ef       	ldi	r22, 0xFF	; 255
    2adc:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <DIO_voidSetPortDirection>
    2ae0:	04 c0       	rjmp	.+8      	; 0x2aea <LED_voidPortLedInit+0x72>
	case PORTD : DIO_voidSetPortDirection(PORTD,PORT_OUTPUT);break;
    2ae2:	83 e0       	ldi	r24, 0x03	; 3
    2ae4:	6f ef       	ldi	r22, 0xFF	; 255
    2ae6:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <DIO_voidSetPortDirection>
	}
	}
}
    2aea:	0f 90       	pop	r0
    2aec:	0f 90       	pop	r0
    2aee:	0f 90       	pop	r0
    2af0:	cf 91       	pop	r28
    2af2:	df 91       	pop	r29
    2af4:	08 95       	ret

00002af6 <LED_voidLedOn>:

void LED_voidLedOn(u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Type)
{
    2af6:	df 93       	push	r29
    2af8:	cf 93       	push	r28
    2afa:	cd b7       	in	r28, 0x3d	; 61
    2afc:	de b7       	in	r29, 0x3e	; 62
    2afe:	27 97       	sbiw	r28, 0x07	; 7
    2b00:	0f b6       	in	r0, 0x3f	; 63
    2b02:	f8 94       	cli
    2b04:	de bf       	out	0x3e, r29	; 62
    2b06:	0f be       	out	0x3f, r0	; 63
    2b08:	cd bf       	out	0x3d, r28	; 61
    2b0a:	89 83       	std	Y+1, r24	; 0x01
    2b0c:	6a 83       	std	Y+2, r22	; 0x02
    2b0e:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8Type == VCC)
    2b10:	8b 81       	ldd	r24, Y+3	; 0x03
    2b12:	81 30       	cpi	r24, 0x01	; 1
    2b14:	b9 f5       	brne	.+110    	; 0x2b84 <LED_voidLedOn+0x8e>
	{
		switch (Copy_u8PORT)
    2b16:	89 81       	ldd	r24, Y+1	; 0x01
    2b18:	28 2f       	mov	r18, r24
    2b1a:	30 e0       	ldi	r19, 0x00	; 0
    2b1c:	3f 83       	std	Y+7, r19	; 0x07
    2b1e:	2e 83       	std	Y+6, r18	; 0x06
    2b20:	8e 81       	ldd	r24, Y+6	; 0x06
    2b22:	9f 81       	ldd	r25, Y+7	; 0x07
    2b24:	81 30       	cpi	r24, 0x01	; 1
    2b26:	91 05       	cpc	r25, r1
    2b28:	d9 f0       	breq	.+54     	; 0x2b60 <LED_voidLedOn+0x6a>
    2b2a:	2e 81       	ldd	r18, Y+6	; 0x06
    2b2c:	3f 81       	ldd	r19, Y+7	; 0x07
    2b2e:	22 30       	cpi	r18, 0x02	; 2
    2b30:	31 05       	cpc	r19, r1
    2b32:	2c f4       	brge	.+10     	; 0x2b3e <LED_voidLedOn+0x48>
    2b34:	8e 81       	ldd	r24, Y+6	; 0x06
    2b36:	9f 81       	ldd	r25, Y+7	; 0x07
    2b38:	00 97       	sbiw	r24, 0x00	; 0
    2b3a:	61 f0       	breq	.+24     	; 0x2b54 <LED_voidLedOn+0x5e>
    2b3c:	5c c0       	rjmp	.+184    	; 0x2bf6 <LED_voidLedOn+0x100>
    2b3e:	2e 81       	ldd	r18, Y+6	; 0x06
    2b40:	3f 81       	ldd	r19, Y+7	; 0x07
    2b42:	22 30       	cpi	r18, 0x02	; 2
    2b44:	31 05       	cpc	r19, r1
    2b46:	91 f0       	breq	.+36     	; 0x2b6c <LED_voidLedOn+0x76>
    2b48:	8e 81       	ldd	r24, Y+6	; 0x06
    2b4a:	9f 81       	ldd	r25, Y+7	; 0x07
    2b4c:	83 30       	cpi	r24, 0x03	; 3
    2b4e:	91 05       	cpc	r25, r1
    2b50:	99 f0       	breq	.+38     	; 0x2b78 <LED_voidLedOn+0x82>
    2b52:	51 c0       	rjmp	.+162    	; 0x2bf6 <LED_voidLedOn+0x100>
		{
		case PORTA : DIO_voidSetPinValue(PORTA,Copy_u8PIN,HIGH);break;
    2b54:	80 e0       	ldi	r24, 0x00	; 0
    2b56:	6a 81       	ldd	r22, Y+2	; 0x02
    2b58:	41 e0       	ldi	r20, 0x01	; 1
    2b5a:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2b5e:	4b c0       	rjmp	.+150    	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTB : DIO_voidSetPinValue(PORTB,Copy_u8PIN,HIGH);break;
    2b60:	81 e0       	ldi	r24, 0x01	; 1
    2b62:	6a 81       	ldd	r22, Y+2	; 0x02
    2b64:	41 e0       	ldi	r20, 0x01	; 1
    2b66:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2b6a:	45 c0       	rjmp	.+138    	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTC : DIO_voidSetPinValue(PORTC,Copy_u8PIN,HIGH);break;
    2b6c:	82 e0       	ldi	r24, 0x02	; 2
    2b6e:	6a 81       	ldd	r22, Y+2	; 0x02
    2b70:	41 e0       	ldi	r20, 0x01	; 1
    2b72:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2b76:	3f c0       	rjmp	.+126    	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTD : DIO_voidSetPinValue(PORTD,Copy_u8PIN,HIGH);break;
    2b78:	83 e0       	ldi	r24, 0x03	; 3
    2b7a:	6a 81       	ldd	r22, Y+2	; 0x02
    2b7c:	41 e0       	ldi	r20, 0x01	; 1
    2b7e:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2b82:	39 c0       	rjmp	.+114    	; 0x2bf6 <LED_voidLedOn+0x100>
		}
	}
	else if (Copy_u8Type == GROUND)
    2b84:	8b 81       	ldd	r24, Y+3	; 0x03
    2b86:	88 23       	and	r24, r24
    2b88:	b1 f5       	brne	.+108    	; 0x2bf6 <LED_voidLedOn+0x100>
	{
		switch (Copy_u8PORT)
    2b8a:	89 81       	ldd	r24, Y+1	; 0x01
    2b8c:	28 2f       	mov	r18, r24
    2b8e:	30 e0       	ldi	r19, 0x00	; 0
    2b90:	3d 83       	std	Y+5, r19	; 0x05
    2b92:	2c 83       	std	Y+4, r18	; 0x04
    2b94:	8c 81       	ldd	r24, Y+4	; 0x04
    2b96:	9d 81       	ldd	r25, Y+5	; 0x05
    2b98:	81 30       	cpi	r24, 0x01	; 1
    2b9a:	91 05       	cpc	r25, r1
    2b9c:	d9 f0       	breq	.+54     	; 0x2bd4 <LED_voidLedOn+0xde>
    2b9e:	2c 81       	ldd	r18, Y+4	; 0x04
    2ba0:	3d 81       	ldd	r19, Y+5	; 0x05
    2ba2:	22 30       	cpi	r18, 0x02	; 2
    2ba4:	31 05       	cpc	r19, r1
    2ba6:	2c f4       	brge	.+10     	; 0x2bb2 <LED_voidLedOn+0xbc>
    2ba8:	8c 81       	ldd	r24, Y+4	; 0x04
    2baa:	9d 81       	ldd	r25, Y+5	; 0x05
    2bac:	00 97       	sbiw	r24, 0x00	; 0
    2bae:	61 f0       	breq	.+24     	; 0x2bc8 <LED_voidLedOn+0xd2>
    2bb0:	22 c0       	rjmp	.+68     	; 0x2bf6 <LED_voidLedOn+0x100>
    2bb2:	2c 81       	ldd	r18, Y+4	; 0x04
    2bb4:	3d 81       	ldd	r19, Y+5	; 0x05
    2bb6:	22 30       	cpi	r18, 0x02	; 2
    2bb8:	31 05       	cpc	r19, r1
    2bba:	91 f0       	breq	.+36     	; 0x2be0 <LED_voidLedOn+0xea>
    2bbc:	8c 81       	ldd	r24, Y+4	; 0x04
    2bbe:	9d 81       	ldd	r25, Y+5	; 0x05
    2bc0:	83 30       	cpi	r24, 0x03	; 3
    2bc2:	91 05       	cpc	r25, r1
    2bc4:	99 f0       	breq	.+38     	; 0x2bec <LED_voidLedOn+0xf6>
    2bc6:	17 c0       	rjmp	.+46     	; 0x2bf6 <LED_voidLedOn+0x100>
		{
		case PORTA : DIO_voidSetPinValue(PORTA,Copy_u8PIN,LOW);break;
    2bc8:	80 e0       	ldi	r24, 0x00	; 0
    2bca:	6a 81       	ldd	r22, Y+2	; 0x02
    2bcc:	40 e0       	ldi	r20, 0x00	; 0
    2bce:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2bd2:	11 c0       	rjmp	.+34     	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTB : DIO_voidSetPinValue(PORTB,Copy_u8PIN,LOW);break;
    2bd4:	81 e0       	ldi	r24, 0x01	; 1
    2bd6:	6a 81       	ldd	r22, Y+2	; 0x02
    2bd8:	40 e0       	ldi	r20, 0x00	; 0
    2bda:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2bde:	0b c0       	rjmp	.+22     	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTC : DIO_voidSetPinValue(PORTC,Copy_u8PIN,LOW);break;
    2be0:	82 e0       	ldi	r24, 0x02	; 2
    2be2:	6a 81       	ldd	r22, Y+2	; 0x02
    2be4:	40 e0       	ldi	r20, 0x00	; 0
    2be6:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2bea:	05 c0       	rjmp	.+10     	; 0x2bf6 <LED_voidLedOn+0x100>
		case PORTD : DIO_voidSetPinValue(PORTD,Copy_u8PIN,LOW);break;
    2bec:	83 e0       	ldi	r24, 0x03	; 3
    2bee:	6a 81       	ldd	r22, Y+2	; 0x02
    2bf0:	40 e0       	ldi	r20, 0x00	; 0
    2bf2:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
		}
	}
}
    2bf6:	27 96       	adiw	r28, 0x07	; 7
    2bf8:	0f b6       	in	r0, 0x3f	; 63
    2bfa:	f8 94       	cli
    2bfc:	de bf       	out	0x3e, r29	; 62
    2bfe:	0f be       	out	0x3f, r0	; 63
    2c00:	cd bf       	out	0x3d, r28	; 61
    2c02:	cf 91       	pop	r28
    2c04:	df 91       	pop	r29
    2c06:	08 95       	ret

00002c08 <LED_voidLedOff>:

void LED_voidLedOff    		 (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Type)
{
    2c08:	df 93       	push	r29
    2c0a:	cf 93       	push	r28
    2c0c:	cd b7       	in	r28, 0x3d	; 61
    2c0e:	de b7       	in	r29, 0x3e	; 62
    2c10:	27 97       	sbiw	r28, 0x07	; 7
    2c12:	0f b6       	in	r0, 0x3f	; 63
    2c14:	f8 94       	cli
    2c16:	de bf       	out	0x3e, r29	; 62
    2c18:	0f be       	out	0x3f, r0	; 63
    2c1a:	cd bf       	out	0x3d, r28	; 61
    2c1c:	89 83       	std	Y+1, r24	; 0x01
    2c1e:	6a 83       	std	Y+2, r22	; 0x02
    2c20:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8Type == VCC)
    2c22:	8b 81       	ldd	r24, Y+3	; 0x03
    2c24:	81 30       	cpi	r24, 0x01	; 1
    2c26:	b9 f5       	brne	.+110    	; 0x2c96 <LED_voidLedOff+0x8e>
	{
		switch (Copy_u8PORT)
    2c28:	89 81       	ldd	r24, Y+1	; 0x01
    2c2a:	28 2f       	mov	r18, r24
    2c2c:	30 e0       	ldi	r19, 0x00	; 0
    2c2e:	3f 83       	std	Y+7, r19	; 0x07
    2c30:	2e 83       	std	Y+6, r18	; 0x06
    2c32:	8e 81       	ldd	r24, Y+6	; 0x06
    2c34:	9f 81       	ldd	r25, Y+7	; 0x07
    2c36:	81 30       	cpi	r24, 0x01	; 1
    2c38:	91 05       	cpc	r25, r1
    2c3a:	d9 f0       	breq	.+54     	; 0x2c72 <LED_voidLedOff+0x6a>
    2c3c:	2e 81       	ldd	r18, Y+6	; 0x06
    2c3e:	3f 81       	ldd	r19, Y+7	; 0x07
    2c40:	22 30       	cpi	r18, 0x02	; 2
    2c42:	31 05       	cpc	r19, r1
    2c44:	2c f4       	brge	.+10     	; 0x2c50 <LED_voidLedOff+0x48>
    2c46:	8e 81       	ldd	r24, Y+6	; 0x06
    2c48:	9f 81       	ldd	r25, Y+7	; 0x07
    2c4a:	00 97       	sbiw	r24, 0x00	; 0
    2c4c:	61 f0       	breq	.+24     	; 0x2c66 <LED_voidLedOff+0x5e>
    2c4e:	5c c0       	rjmp	.+184    	; 0x2d08 <LED_voidLedOff+0x100>
    2c50:	2e 81       	ldd	r18, Y+6	; 0x06
    2c52:	3f 81       	ldd	r19, Y+7	; 0x07
    2c54:	22 30       	cpi	r18, 0x02	; 2
    2c56:	31 05       	cpc	r19, r1
    2c58:	91 f0       	breq	.+36     	; 0x2c7e <LED_voidLedOff+0x76>
    2c5a:	8e 81       	ldd	r24, Y+6	; 0x06
    2c5c:	9f 81       	ldd	r25, Y+7	; 0x07
    2c5e:	83 30       	cpi	r24, 0x03	; 3
    2c60:	91 05       	cpc	r25, r1
    2c62:	99 f0       	breq	.+38     	; 0x2c8a <LED_voidLedOff+0x82>
    2c64:	51 c0       	rjmp	.+162    	; 0x2d08 <LED_voidLedOff+0x100>
		{
		case PORTA : DIO_voidSetPinValue(PORTA,Copy_u8PIN,LOW);break;
    2c66:	80 e0       	ldi	r24, 0x00	; 0
    2c68:	6a 81       	ldd	r22, Y+2	; 0x02
    2c6a:	40 e0       	ldi	r20, 0x00	; 0
    2c6c:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2c70:	4b c0       	rjmp	.+150    	; 0x2d08 <LED_voidLedOff+0x100>
		case PORTB : DIO_voidSetPinValue(PORTB,Copy_u8PIN,LOW);break;
    2c72:	81 e0       	ldi	r24, 0x01	; 1
    2c74:	6a 81       	ldd	r22, Y+2	; 0x02
    2c76:	40 e0       	ldi	r20, 0x00	; 0
    2c78:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2c7c:	45 c0       	rjmp	.+138    	; 0x2d08 <LED_voidLedOff+0x100>
		case PORTC : DIO_voidSetPinValue(PORTC,Copy_u8PIN,LOW);break;
    2c7e:	82 e0       	ldi	r24, 0x02	; 2
    2c80:	6a 81       	ldd	r22, Y+2	; 0x02
    2c82:	40 e0       	ldi	r20, 0x00	; 0
    2c84:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2c88:	3f c0       	rjmp	.+126    	; 0x2d08 <LED_voidLedOff+0x100>
		case PORTD : DIO_voidSetPinValue(PORTD,Copy_u8PIN,LOW);break;
    2c8a:	83 e0       	ldi	r24, 0x03	; 3
    2c8c:	6a 81       	ldd	r22, Y+2	; 0x02
    2c8e:	40 e0       	ldi	r20, 0x00	; 0
    2c90:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2c94:	39 c0       	rjmp	.+114    	; 0x2d08 <LED_voidLedOff+0x100>
		}
	}
	else if (Copy_u8Type == GROUND)
    2c96:	8b 81       	ldd	r24, Y+3	; 0x03
    2c98:	88 23       	and	r24, r24
    2c9a:	b1 f5       	brne	.+108    	; 0x2d08 <LED_voidLedOff+0x100>
	{
		switch (Copy_u8PORT)
    2c9c:	89 81       	ldd	r24, Y+1	; 0x01
    2c9e:	28 2f       	mov	r18, r24
    2ca0:	30 e0       	ldi	r19, 0x00	; 0
    2ca2:	3d 83       	std	Y+5, r19	; 0x05
    2ca4:	2c 83       	std	Y+4, r18	; 0x04
    2ca6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ca8:	9d 81       	ldd	r25, Y+5	; 0x05
    2caa:	81 30       	cpi	r24, 0x01	; 1
    2cac:	91 05       	cpc	r25, r1
    2cae:	d9 f0       	breq	.+54     	; 0x2ce6 <LED_voidLedOff+0xde>
    2cb0:	2c 81       	ldd	r18, Y+4	; 0x04
    2cb2:	3d 81       	ldd	r19, Y+5	; 0x05
    2cb4:	22 30       	cpi	r18, 0x02	; 2
    2cb6:	31 05       	cpc	r19, r1
    2cb8:	2c f4       	brge	.+10     	; 0x2cc4 <LED_voidLedOff+0xbc>
    2cba:	8c 81       	ldd	r24, Y+4	; 0x04
    2cbc:	9d 81       	ldd	r25, Y+5	; 0x05
    2cbe:	00 97       	sbiw	r24, 0x00	; 0
    2cc0:	61 f0       	breq	.+24     	; 0x2cda <LED_voidLedOff+0xd2>
    2cc2:	22 c0       	rjmp	.+68     	; 0x2d08 <LED_voidLedOff+0x100>
    2cc4:	2c 81       	ldd	r18, Y+4	; 0x04
    2cc6:	3d 81       	ldd	r19, Y+5	; 0x05
    2cc8:	22 30       	cpi	r18, 0x02	; 2
    2cca:	31 05       	cpc	r19, r1
    2ccc:	91 f0       	breq	.+36     	; 0x2cf2 <LED_voidLedOff+0xea>
    2cce:	8c 81       	ldd	r24, Y+4	; 0x04
    2cd0:	9d 81       	ldd	r25, Y+5	; 0x05
    2cd2:	83 30       	cpi	r24, 0x03	; 3
    2cd4:	91 05       	cpc	r25, r1
    2cd6:	99 f0       	breq	.+38     	; 0x2cfe <LED_voidLedOff+0xf6>
    2cd8:	17 c0       	rjmp	.+46     	; 0x2d08 <LED_voidLedOff+0x100>
		{
		case PORTA : DIO_voidSetPinValue(PORTA,Copy_u8PIN,HIGH);break;
    2cda:	80 e0       	ldi	r24, 0x00	; 0
    2cdc:	6a 81       	ldd	r22, Y+2	; 0x02
    2cde:	41 e0       	ldi	r20, 0x01	; 1
    2ce0:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2ce4:	11 c0       	rjmp	.+34     	; 0x2d08 <LED_voidLedOff+0x100>
	    case PORTB : DIO_voidSetPinValue(PORTB,Copy_u8PIN,HIGH);break;
    2ce6:	81 e0       	ldi	r24, 0x01	; 1
    2ce8:	6a 81       	ldd	r22, Y+2	; 0x02
    2cea:	41 e0       	ldi	r20, 0x01	; 1
    2cec:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2cf0:	0b c0       	rjmp	.+22     	; 0x2d08 <LED_voidLedOff+0x100>
		case PORTC : DIO_voidSetPinValue(PORTC,Copy_u8PIN,HIGH);break;
    2cf2:	82 e0       	ldi	r24, 0x02	; 2
    2cf4:	6a 81       	ldd	r22, Y+2	; 0x02
    2cf6:	41 e0       	ldi	r20, 0x01	; 1
    2cf8:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    2cfc:	05 c0       	rjmp	.+10     	; 0x2d08 <LED_voidLedOff+0x100>
		case PORTD : DIO_voidSetPinValue(PORTD,Copy_u8PIN,HIGH);break;
    2cfe:	83 e0       	ldi	r24, 0x03	; 3
    2d00:	6a 81       	ldd	r22, Y+2	; 0x02
    2d02:	41 e0       	ldi	r20, 0x01	; 1
    2d04:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
		}
	}
}
    2d08:	27 96       	adiw	r28, 0x07	; 7
    2d0a:	0f b6       	in	r0, 0x3f	; 63
    2d0c:	f8 94       	cli
    2d0e:	de bf       	out	0x3e, r29	; 62
    2d10:	0f be       	out	0x3f, r0	; 63
    2d12:	cd bf       	out	0x3d, r28	; 61
    2d14:	cf 91       	pop	r28
    2d16:	df 91       	pop	r29
    2d18:	08 95       	ret

00002d1a <LED_voidPortLedOn>:

void LED_voidPortLedOn 		 (u8 Copy_u8PORT ,  u8 Copy_u8Type)
{
    2d1a:	df 93       	push	r29
    2d1c:	cf 93       	push	r28
    2d1e:	00 d0       	rcall	.+0      	; 0x2d20 <LED_voidPortLedOn+0x6>
    2d20:	00 d0       	rcall	.+0      	; 0x2d22 <LED_voidPortLedOn+0x8>
    2d22:	00 d0       	rcall	.+0      	; 0x2d24 <LED_voidPortLedOn+0xa>
    2d24:	cd b7       	in	r28, 0x3d	; 61
    2d26:	de b7       	in	r29, 0x3e	; 62
    2d28:	89 83       	std	Y+1, r24	; 0x01
    2d2a:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8Type == VCC)
    2d2c:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2e:	81 30       	cpi	r24, 0x01	; 1
    2d30:	99 f5       	brne	.+102    	; 0x2d98 <LED_voidPortLedOn+0x7e>
	{
		switch (Copy_u8PORT)
    2d32:	89 81       	ldd	r24, Y+1	; 0x01
    2d34:	28 2f       	mov	r18, r24
    2d36:	30 e0       	ldi	r19, 0x00	; 0
    2d38:	3e 83       	std	Y+6, r19	; 0x06
    2d3a:	2d 83       	std	Y+5, r18	; 0x05
    2d3c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d3e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d40:	81 30       	cpi	r24, 0x01	; 1
    2d42:	91 05       	cpc	r25, r1
    2d44:	d1 f0       	breq	.+52     	; 0x2d7a <LED_voidPortLedOn+0x60>
    2d46:	2d 81       	ldd	r18, Y+5	; 0x05
    2d48:	3e 81       	ldd	r19, Y+6	; 0x06
    2d4a:	22 30       	cpi	r18, 0x02	; 2
    2d4c:	31 05       	cpc	r19, r1
    2d4e:	2c f4       	brge	.+10     	; 0x2d5a <LED_voidPortLedOn+0x40>
    2d50:	8d 81       	ldd	r24, Y+5	; 0x05
    2d52:	9e 81       	ldd	r25, Y+6	; 0x06
    2d54:	00 97       	sbiw	r24, 0x00	; 0
    2d56:	61 f0       	breq	.+24     	; 0x2d70 <LED_voidPortLedOn+0x56>
    2d58:	54 c0       	rjmp	.+168    	; 0x2e02 <LED_voidPortLedOn+0xe8>
    2d5a:	2d 81       	ldd	r18, Y+5	; 0x05
    2d5c:	3e 81       	ldd	r19, Y+6	; 0x06
    2d5e:	22 30       	cpi	r18, 0x02	; 2
    2d60:	31 05       	cpc	r19, r1
    2d62:	81 f0       	breq	.+32     	; 0x2d84 <LED_voidPortLedOn+0x6a>
    2d64:	8d 81       	ldd	r24, Y+5	; 0x05
    2d66:	9e 81       	ldd	r25, Y+6	; 0x06
    2d68:	83 30       	cpi	r24, 0x03	; 3
    2d6a:	91 05       	cpc	r25, r1
    2d6c:	81 f0       	breq	.+32     	; 0x2d8e <LED_voidPortLedOn+0x74>
    2d6e:	49 c0       	rjmp	.+146    	; 0x2e02 <LED_voidPortLedOn+0xe8>
		{
		case PORTA : DIO_voidSetPortValue(PORTA,PORT_HIGH);break;
    2d70:	80 e0       	ldi	r24, 0x00	; 0
    2d72:	6f ef       	ldi	r22, 0xFF	; 255
    2d74:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2d78:	44 c0       	rjmp	.+136    	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTB : DIO_voidSetPortValue(PORTB,PORT_HIGH);break;
    2d7a:	81 e0       	ldi	r24, 0x01	; 1
    2d7c:	6f ef       	ldi	r22, 0xFF	; 255
    2d7e:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2d82:	3f c0       	rjmp	.+126    	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTC : DIO_voidSetPortValue(PORTC,PORT_HIGH);break;
    2d84:	82 e0       	ldi	r24, 0x02	; 2
    2d86:	6f ef       	ldi	r22, 0xFF	; 255
    2d88:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2d8c:	3a c0       	rjmp	.+116    	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTD : DIO_voidSetPortValue(PORTD,PORT_HIGH);break;
    2d8e:	83 e0       	ldi	r24, 0x03	; 3
    2d90:	6f ef       	ldi	r22, 0xFF	; 255
    2d92:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2d96:	35 c0       	rjmp	.+106    	; 0x2e02 <LED_voidPortLedOn+0xe8>
		}
	}
	else if (Copy_u8Type == GROUND)
    2d98:	8a 81       	ldd	r24, Y+2	; 0x02
    2d9a:	88 23       	and	r24, r24
    2d9c:	91 f5       	brne	.+100    	; 0x2e02 <LED_voidPortLedOn+0xe8>
	{
		switch (Copy_u8PORT)
    2d9e:	89 81       	ldd	r24, Y+1	; 0x01
    2da0:	28 2f       	mov	r18, r24
    2da2:	30 e0       	ldi	r19, 0x00	; 0
    2da4:	3c 83       	std	Y+4, r19	; 0x04
    2da6:	2b 83       	std	Y+3, r18	; 0x03
    2da8:	8b 81       	ldd	r24, Y+3	; 0x03
    2daa:	9c 81       	ldd	r25, Y+4	; 0x04
    2dac:	81 30       	cpi	r24, 0x01	; 1
    2dae:	91 05       	cpc	r25, r1
    2db0:	d1 f0       	breq	.+52     	; 0x2de6 <LED_voidPortLedOn+0xcc>
    2db2:	2b 81       	ldd	r18, Y+3	; 0x03
    2db4:	3c 81       	ldd	r19, Y+4	; 0x04
    2db6:	22 30       	cpi	r18, 0x02	; 2
    2db8:	31 05       	cpc	r19, r1
    2dba:	2c f4       	brge	.+10     	; 0x2dc6 <LED_voidPortLedOn+0xac>
    2dbc:	8b 81       	ldd	r24, Y+3	; 0x03
    2dbe:	9c 81       	ldd	r25, Y+4	; 0x04
    2dc0:	00 97       	sbiw	r24, 0x00	; 0
    2dc2:	61 f0       	breq	.+24     	; 0x2ddc <LED_voidPortLedOn+0xc2>
    2dc4:	1e c0       	rjmp	.+60     	; 0x2e02 <LED_voidPortLedOn+0xe8>
    2dc6:	2b 81       	ldd	r18, Y+3	; 0x03
    2dc8:	3c 81       	ldd	r19, Y+4	; 0x04
    2dca:	22 30       	cpi	r18, 0x02	; 2
    2dcc:	31 05       	cpc	r19, r1
    2dce:	81 f0       	breq	.+32     	; 0x2df0 <LED_voidPortLedOn+0xd6>
    2dd0:	8b 81       	ldd	r24, Y+3	; 0x03
    2dd2:	9c 81       	ldd	r25, Y+4	; 0x04
    2dd4:	83 30       	cpi	r24, 0x03	; 3
    2dd6:	91 05       	cpc	r25, r1
    2dd8:	81 f0       	breq	.+32     	; 0x2dfa <LED_voidPortLedOn+0xe0>
    2dda:	13 c0       	rjmp	.+38     	; 0x2e02 <LED_voidPortLedOn+0xe8>
		{
		case PORTA : DIO_voidSetPortValue(PORTA,PORT_LOW);break;
    2ddc:	80 e0       	ldi	r24, 0x00	; 0
    2dde:	60 e0       	ldi	r22, 0x00	; 0
    2de0:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2de4:	0e c0       	rjmp	.+28     	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTB : DIO_voidSetPortValue(PORTB,PORT_LOW);break;
    2de6:	81 e0       	ldi	r24, 0x01	; 1
    2de8:	60 e0       	ldi	r22, 0x00	; 0
    2dea:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2dee:	09 c0       	rjmp	.+18     	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTC : DIO_voidSetPortValue(PORTC,PORT_LOW);break;
    2df0:	82 e0       	ldi	r24, 0x02	; 2
    2df2:	60 e0       	ldi	r22, 0x00	; 0
    2df4:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2df8:	04 c0       	rjmp	.+8      	; 0x2e02 <LED_voidPortLedOn+0xe8>
		case PORTD : DIO_voidSetPortValue(PORTD,PORT_LOW);break;
    2dfa:	83 e0       	ldi	r24, 0x03	; 3
    2dfc:	60 e0       	ldi	r22, 0x00	; 0
    2dfe:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
		}
	}
}
    2e02:	26 96       	adiw	r28, 0x06	; 6
    2e04:	0f b6       	in	r0, 0x3f	; 63
    2e06:	f8 94       	cli
    2e08:	de bf       	out	0x3e, r29	; 62
    2e0a:	0f be       	out	0x3f, r0	; 63
    2e0c:	cd bf       	out	0x3d, r28	; 61
    2e0e:	cf 91       	pop	r28
    2e10:	df 91       	pop	r29
    2e12:	08 95       	ret

00002e14 <LED_voidPortLedOff>:

void LED_voidPortLedOff 	 (u8 Copy_u8PORT ,  u8 Copy_u8Type)
{
    2e14:	df 93       	push	r29
    2e16:	cf 93       	push	r28
    2e18:	00 d0       	rcall	.+0      	; 0x2e1a <LED_voidPortLedOff+0x6>
    2e1a:	00 d0       	rcall	.+0      	; 0x2e1c <LED_voidPortLedOff+0x8>
    2e1c:	00 d0       	rcall	.+0      	; 0x2e1e <LED_voidPortLedOff+0xa>
    2e1e:	cd b7       	in	r28, 0x3d	; 61
    2e20:	de b7       	in	r29, 0x3e	; 62
    2e22:	89 83       	std	Y+1, r24	; 0x01
    2e24:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8Type == VCC)
    2e26:	8a 81       	ldd	r24, Y+2	; 0x02
    2e28:	81 30       	cpi	r24, 0x01	; 1
    2e2a:	99 f5       	brne	.+102    	; 0x2e92 <LED_voidPortLedOff+0x7e>
	{
		switch (Copy_u8PORT)
    2e2c:	89 81       	ldd	r24, Y+1	; 0x01
    2e2e:	28 2f       	mov	r18, r24
    2e30:	30 e0       	ldi	r19, 0x00	; 0
    2e32:	3e 83       	std	Y+6, r19	; 0x06
    2e34:	2d 83       	std	Y+5, r18	; 0x05
    2e36:	8d 81       	ldd	r24, Y+5	; 0x05
    2e38:	9e 81       	ldd	r25, Y+6	; 0x06
    2e3a:	81 30       	cpi	r24, 0x01	; 1
    2e3c:	91 05       	cpc	r25, r1
    2e3e:	d1 f0       	breq	.+52     	; 0x2e74 <LED_voidPortLedOff+0x60>
    2e40:	2d 81       	ldd	r18, Y+5	; 0x05
    2e42:	3e 81       	ldd	r19, Y+6	; 0x06
    2e44:	22 30       	cpi	r18, 0x02	; 2
    2e46:	31 05       	cpc	r19, r1
    2e48:	2c f4       	brge	.+10     	; 0x2e54 <LED_voidPortLedOff+0x40>
    2e4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e4e:	00 97       	sbiw	r24, 0x00	; 0
    2e50:	61 f0       	breq	.+24     	; 0x2e6a <LED_voidPortLedOff+0x56>
    2e52:	54 c0       	rjmp	.+168    	; 0x2efc <LED_voidPortLedOff+0xe8>
    2e54:	2d 81       	ldd	r18, Y+5	; 0x05
    2e56:	3e 81       	ldd	r19, Y+6	; 0x06
    2e58:	22 30       	cpi	r18, 0x02	; 2
    2e5a:	31 05       	cpc	r19, r1
    2e5c:	81 f0       	breq	.+32     	; 0x2e7e <LED_voidPortLedOff+0x6a>
    2e5e:	8d 81       	ldd	r24, Y+5	; 0x05
    2e60:	9e 81       	ldd	r25, Y+6	; 0x06
    2e62:	83 30       	cpi	r24, 0x03	; 3
    2e64:	91 05       	cpc	r25, r1
    2e66:	81 f0       	breq	.+32     	; 0x2e88 <LED_voidPortLedOff+0x74>
    2e68:	49 c0       	rjmp	.+146    	; 0x2efc <LED_voidPortLedOff+0xe8>
		{
		case PORTA : DIO_voidSetPortValue(PORTA,PORT_LOW);break;
    2e6a:	80 e0       	ldi	r24, 0x00	; 0
    2e6c:	60 e0       	ldi	r22, 0x00	; 0
    2e6e:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2e72:	44 c0       	rjmp	.+136    	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTB : DIO_voidSetPortValue(PORTB,PORT_LOW);break;
    2e74:	81 e0       	ldi	r24, 0x01	; 1
    2e76:	60 e0       	ldi	r22, 0x00	; 0
    2e78:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2e7c:	3f c0       	rjmp	.+126    	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTC : DIO_voidSetPortValue(PORTC,PORT_LOW);break;
    2e7e:	82 e0       	ldi	r24, 0x02	; 2
    2e80:	60 e0       	ldi	r22, 0x00	; 0
    2e82:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2e86:	3a c0       	rjmp	.+116    	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTD : DIO_voidSetPortValue(PORTD,PORT_LOW);break;
    2e88:	83 e0       	ldi	r24, 0x03	; 3
    2e8a:	60 e0       	ldi	r22, 0x00	; 0
    2e8c:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2e90:	35 c0       	rjmp	.+106    	; 0x2efc <LED_voidPortLedOff+0xe8>
		}
	}
	else if (Copy_u8Type == GROUND)
    2e92:	8a 81       	ldd	r24, Y+2	; 0x02
    2e94:	88 23       	and	r24, r24
    2e96:	91 f5       	brne	.+100    	; 0x2efc <LED_voidPortLedOff+0xe8>
	{
		switch (Copy_u8PORT)
    2e98:	89 81       	ldd	r24, Y+1	; 0x01
    2e9a:	28 2f       	mov	r18, r24
    2e9c:	30 e0       	ldi	r19, 0x00	; 0
    2e9e:	3c 83       	std	Y+4, r19	; 0x04
    2ea0:	2b 83       	std	Y+3, r18	; 0x03
    2ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea6:	81 30       	cpi	r24, 0x01	; 1
    2ea8:	91 05       	cpc	r25, r1
    2eaa:	d1 f0       	breq	.+52     	; 0x2ee0 <LED_voidPortLedOff+0xcc>
    2eac:	2b 81       	ldd	r18, Y+3	; 0x03
    2eae:	3c 81       	ldd	r19, Y+4	; 0x04
    2eb0:	22 30       	cpi	r18, 0x02	; 2
    2eb2:	31 05       	cpc	r19, r1
    2eb4:	2c f4       	brge	.+10     	; 0x2ec0 <LED_voidPortLedOff+0xac>
    2eb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2eb8:	9c 81       	ldd	r25, Y+4	; 0x04
    2eba:	00 97       	sbiw	r24, 0x00	; 0
    2ebc:	61 f0       	breq	.+24     	; 0x2ed6 <LED_voidPortLedOff+0xc2>
    2ebe:	1e c0       	rjmp	.+60     	; 0x2efc <LED_voidPortLedOff+0xe8>
    2ec0:	2b 81       	ldd	r18, Y+3	; 0x03
    2ec2:	3c 81       	ldd	r19, Y+4	; 0x04
    2ec4:	22 30       	cpi	r18, 0x02	; 2
    2ec6:	31 05       	cpc	r19, r1
    2ec8:	81 f0       	breq	.+32     	; 0x2eea <LED_voidPortLedOff+0xd6>
    2eca:	8b 81       	ldd	r24, Y+3	; 0x03
    2ecc:	9c 81       	ldd	r25, Y+4	; 0x04
    2ece:	83 30       	cpi	r24, 0x03	; 3
    2ed0:	91 05       	cpc	r25, r1
    2ed2:	81 f0       	breq	.+32     	; 0x2ef4 <LED_voidPortLedOff+0xe0>
    2ed4:	13 c0       	rjmp	.+38     	; 0x2efc <LED_voidPortLedOff+0xe8>
		{
		case PORTA : DIO_voidSetPortValue(PORTA,PORT_HIGH);break;
    2ed6:	80 e0       	ldi	r24, 0x00	; 0
    2ed8:	6f ef       	ldi	r22, 0xFF	; 255
    2eda:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2ede:	0e c0       	rjmp	.+28     	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTB : DIO_voidSetPortValue(PORTB,PORT_HIGH);break;
    2ee0:	81 e0       	ldi	r24, 0x01	; 1
    2ee2:	6f ef       	ldi	r22, 0xFF	; 255
    2ee4:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2ee8:	09 c0       	rjmp	.+18     	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTC : DIO_voidSetPortValue(PORTC,PORT_HIGH);break;
    2eea:	82 e0       	ldi	r24, 0x02	; 2
    2eec:	6f ef       	ldi	r22, 0xFF	; 255
    2eee:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
    2ef2:	04 c0       	rjmp	.+8      	; 0x2efc <LED_voidPortLedOff+0xe8>
		case PORTD : DIO_voidSetPortValue(PORTD,PORT_HIGH);break;
    2ef4:	83 e0       	ldi	r24, 0x03	; 3
    2ef6:	6f ef       	ldi	r22, 0xFF	; 255
    2ef8:	0e 94 c4 10 	call	0x2188	; 0x2188 <DIO_voidSetPortValue>
		}
	}
}
    2efc:	26 96       	adiw	r28, 0x06	; 6
    2efe:	0f b6       	in	r0, 0x3f	; 63
    2f00:	f8 94       	cli
    2f02:	de bf       	out	0x3e, r29	; 62
    2f04:	0f be       	out	0x3f, r0	; 63
    2f06:	cd bf       	out	0x3d, r28	; 61
    2f08:	cf 91       	pop	r28
    2f0a:	df 91       	pop	r29
    2f0c:	08 95       	ret

00002f0e <LED_voidLedToggle>:

void LED_voidLedToggle       (u8 Copy_u8PORT , u8 Copy_u8PIN  )
{
    2f0e:	df 93       	push	r29
    2f10:	cf 93       	push	r28
    2f12:	00 d0       	rcall	.+0      	; 0x2f14 <LED_voidLedToggle+0x6>
    2f14:	00 d0       	rcall	.+0      	; 0x2f16 <LED_voidLedToggle+0x8>
    2f16:	cd b7       	in	r28, 0x3d	; 61
    2f18:	de b7       	in	r29, 0x3e	; 62
    2f1a:	89 83       	std	Y+1, r24	; 0x01
    2f1c:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PORT)
    2f1e:	89 81       	ldd	r24, Y+1	; 0x01
    2f20:	28 2f       	mov	r18, r24
    2f22:	30 e0       	ldi	r19, 0x00	; 0
    2f24:	3c 83       	std	Y+4, r19	; 0x04
    2f26:	2b 83       	std	Y+3, r18	; 0x03
    2f28:	8b 81       	ldd	r24, Y+3	; 0x03
    2f2a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f2c:	81 30       	cpi	r24, 0x01	; 1
    2f2e:	91 05       	cpc	r25, r1
    2f30:	d1 f0       	breq	.+52     	; 0x2f66 <LED_voidLedToggle+0x58>
    2f32:	2b 81       	ldd	r18, Y+3	; 0x03
    2f34:	3c 81       	ldd	r19, Y+4	; 0x04
    2f36:	22 30       	cpi	r18, 0x02	; 2
    2f38:	31 05       	cpc	r19, r1
    2f3a:	2c f4       	brge	.+10     	; 0x2f46 <LED_voidLedToggle+0x38>
    2f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    2f3e:	9c 81       	ldd	r25, Y+4	; 0x04
    2f40:	00 97       	sbiw	r24, 0x00	; 0
    2f42:	61 f0       	breq	.+24     	; 0x2f5c <LED_voidLedToggle+0x4e>
    2f44:	1e c0       	rjmp	.+60     	; 0x2f82 <LED_voidLedToggle+0x74>
    2f46:	2b 81       	ldd	r18, Y+3	; 0x03
    2f48:	3c 81       	ldd	r19, Y+4	; 0x04
    2f4a:	22 30       	cpi	r18, 0x02	; 2
    2f4c:	31 05       	cpc	r19, r1
    2f4e:	81 f0       	breq	.+32     	; 0x2f70 <LED_voidLedToggle+0x62>
    2f50:	8b 81       	ldd	r24, Y+3	; 0x03
    2f52:	9c 81       	ldd	r25, Y+4	; 0x04
    2f54:	83 30       	cpi	r24, 0x03	; 3
    2f56:	91 05       	cpc	r25, r1
    2f58:	81 f0       	breq	.+32     	; 0x2f7a <LED_voidLedToggle+0x6c>
    2f5a:	13 c0       	rjmp	.+38     	; 0x2f82 <LED_voidLedToggle+0x74>
	{
	case PORTA : DIO_voidTogglePinValue(PORTA,Copy_u8PIN);break;
    2f5c:	80 e0       	ldi	r24, 0x00	; 0
    2f5e:	6a 81       	ldd	r22, Y+2	; 0x02
    2f60:	0e 94 cd 11 	call	0x239a	; 0x239a <DIO_voidTogglePinValue>
    2f64:	0e c0       	rjmp	.+28     	; 0x2f82 <LED_voidLedToggle+0x74>
	case PORTB : DIO_voidTogglePinValue(PORTB,Copy_u8PIN);break;
    2f66:	81 e0       	ldi	r24, 0x01	; 1
    2f68:	6a 81       	ldd	r22, Y+2	; 0x02
    2f6a:	0e 94 cd 11 	call	0x239a	; 0x239a <DIO_voidTogglePinValue>
    2f6e:	09 c0       	rjmp	.+18     	; 0x2f82 <LED_voidLedToggle+0x74>
	case PORTC : DIO_voidTogglePinValue(PORTC,Copy_u8PIN);break;
    2f70:	82 e0       	ldi	r24, 0x02	; 2
    2f72:	6a 81       	ldd	r22, Y+2	; 0x02
    2f74:	0e 94 cd 11 	call	0x239a	; 0x239a <DIO_voidTogglePinValue>
    2f78:	04 c0       	rjmp	.+8      	; 0x2f82 <LED_voidLedToggle+0x74>
	case PORTD : DIO_voidTogglePinValue(PORTD,Copy_u8PIN);break;
    2f7a:	83 e0       	ldi	r24, 0x03	; 3
    2f7c:	6a 81       	ldd	r22, Y+2	; 0x02
    2f7e:	0e 94 cd 11 	call	0x239a	; 0x239a <DIO_voidTogglePinValue>
	}
}
    2f82:	0f 90       	pop	r0
    2f84:	0f 90       	pop	r0
    2f86:	0f 90       	pop	r0
    2f88:	0f 90       	pop	r0
    2f8a:	cf 91       	pop	r28
    2f8c:	df 91       	pop	r29
    2f8e:	08 95       	ret

00002f90 <LED_voidPortLedToggle>:

void LED_voidPortLedToggle 	 (u8 Copy_u8PORT )
{
    2f90:	df 93       	push	r29
    2f92:	cf 93       	push	r28
    2f94:	00 d0       	rcall	.+0      	; 0x2f96 <LED_voidPortLedToggle+0x6>
    2f96:	0f 92       	push	r0
    2f98:	cd b7       	in	r28, 0x3d	; 61
    2f9a:	de b7       	in	r29, 0x3e	; 62
    2f9c:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8PORT)
    2f9e:	89 81       	ldd	r24, Y+1	; 0x01
    2fa0:	28 2f       	mov	r18, r24
    2fa2:	30 e0       	ldi	r19, 0x00	; 0
    2fa4:	3b 83       	std	Y+3, r19	; 0x03
    2fa6:	2a 83       	std	Y+2, r18	; 0x02
    2fa8:	8a 81       	ldd	r24, Y+2	; 0x02
    2faa:	9b 81       	ldd	r25, Y+3	; 0x03
    2fac:	81 30       	cpi	r24, 0x01	; 1
    2fae:	91 05       	cpc	r25, r1
    2fb0:	c9 f0       	breq	.+50     	; 0x2fe4 <LED_voidPortLedToggle+0x54>
    2fb2:	2a 81       	ldd	r18, Y+2	; 0x02
    2fb4:	3b 81       	ldd	r19, Y+3	; 0x03
    2fb6:	22 30       	cpi	r18, 0x02	; 2
    2fb8:	31 05       	cpc	r19, r1
    2fba:	2c f4       	brge	.+10     	; 0x2fc6 <LED_voidPortLedToggle+0x36>
    2fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2fbe:	9b 81       	ldd	r25, Y+3	; 0x03
    2fc0:	00 97       	sbiw	r24, 0x00	; 0
    2fc2:	61 f0       	breq	.+24     	; 0x2fdc <LED_voidPortLedToggle+0x4c>
    2fc4:	1a c0       	rjmp	.+52     	; 0x2ffa <LED_voidPortLedToggle+0x6a>
    2fc6:	2a 81       	ldd	r18, Y+2	; 0x02
    2fc8:	3b 81       	ldd	r19, Y+3	; 0x03
    2fca:	22 30       	cpi	r18, 0x02	; 2
    2fcc:	31 05       	cpc	r19, r1
    2fce:	71 f0       	breq	.+28     	; 0x2fec <LED_voidPortLedToggle+0x5c>
    2fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd2:	9b 81       	ldd	r25, Y+3	; 0x03
    2fd4:	83 30       	cpi	r24, 0x03	; 3
    2fd6:	91 05       	cpc	r25, r1
    2fd8:	69 f0       	breq	.+26     	; 0x2ff4 <LED_voidPortLedToggle+0x64>
    2fda:	0f c0       	rjmp	.+30     	; 0x2ffa <LED_voidPortLedToggle+0x6a>
	{
	case PORTA : DIO_voidTogglePortValue(PORTA);break;
    2fdc:	80 e0       	ldi	r24, 0x00	; 0
    2fde:	0e 94 52 12 	call	0x24a4	; 0x24a4 <DIO_voidTogglePortValue>
    2fe2:	0b c0       	rjmp	.+22     	; 0x2ffa <LED_voidPortLedToggle+0x6a>
	case PORTB : DIO_voidTogglePortValue(PORTB);break;
    2fe4:	81 e0       	ldi	r24, 0x01	; 1
    2fe6:	0e 94 52 12 	call	0x24a4	; 0x24a4 <DIO_voidTogglePortValue>
    2fea:	07 c0       	rjmp	.+14     	; 0x2ffa <LED_voidPortLedToggle+0x6a>
	case PORTC : DIO_voidTogglePortValue(PORTC);break;
    2fec:	82 e0       	ldi	r24, 0x02	; 2
    2fee:	0e 94 52 12 	call	0x24a4	; 0x24a4 <DIO_voidTogglePortValue>
    2ff2:	03 c0       	rjmp	.+6      	; 0x2ffa <LED_voidPortLedToggle+0x6a>
	case PORTD : DIO_voidTogglePortValue(PORTD);break;
    2ff4:	83 e0       	ldi	r24, 0x03	; 3
    2ff6:	0e 94 52 12 	call	0x24a4	; 0x24a4 <DIO_voidTogglePortValue>
	}
}
    2ffa:	0f 90       	pop	r0
    2ffc:	0f 90       	pop	r0
    2ffe:	0f 90       	pop	r0
    3000:	cf 91       	pop	r28
    3002:	df 91       	pop	r29
    3004:	08 95       	ret

00003006 <BUZZER_voidInit>:
#include "BUZZER_Interface.h"
#include "../../MCAL/DIO/DIO_Interface.h"


void BUZZER_voidInit(u8 Copy_u8PortID ,u8 Copy_u8PinID)
{
    3006:	df 93       	push	r29
    3008:	cf 93       	push	r28
    300a:	00 d0       	rcall	.+0      	; 0x300c <BUZZER_voidInit+0x6>
    300c:	cd b7       	in	r28, 0x3d	; 61
    300e:	de b7       	in	r29, 0x3e	; 62
    3010:	89 83       	std	Y+1, r24	; 0x01
    3012:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinDirection(Copy_u8PortID ,Copy_u8PinID ,OUTPUT);
    3014:	89 81       	ldd	r24, Y+1	; 0x01
    3016:	6a 81       	ldd	r22, Y+2	; 0x02
    3018:	41 e0       	ldi	r20, 0x01	; 1
    301a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <DIO_voidSetPinDirection>
}
    301e:	0f 90       	pop	r0
    3020:	0f 90       	pop	r0
    3022:	cf 91       	pop	r28
    3024:	df 91       	pop	r29
    3026:	08 95       	ret

00003028 <BUZZER_voidBuzzerON>:

void BUZZER_voidBuzzerON(u8 Copy_u8PortID ,u8 Copy_u8PinID)
{
    3028:	df 93       	push	r29
    302a:	cf 93       	push	r28
    302c:	00 d0       	rcall	.+0      	; 0x302e <BUZZER_voidBuzzerON+0x6>
    302e:	cd b7       	in	r28, 0x3d	; 61
    3030:	de b7       	in	r29, 0x3e	; 62
    3032:	89 83       	std	Y+1, r24	; 0x01
    3034:	6a 83       	std	Y+2, r22	; 0x02
 DIO_voidSetPinValue(Copy_u8PortID ,Copy_u8PinID ,HIGH);
    3036:	89 81       	ldd	r24, Y+1	; 0x01
    3038:	6a 81       	ldd	r22, Y+2	; 0x02
    303a:	41 e0       	ldi	r20, 0x01	; 1
    303c:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
}
    3040:	0f 90       	pop	r0
    3042:	0f 90       	pop	r0
    3044:	cf 91       	pop	r28
    3046:	df 91       	pop	r29
    3048:	08 95       	ret

0000304a <BUZZER_voidBuzzerOFF>:

void BUZZER_voidBuzzerOFF(u8 Copy_u8PortID ,u8 Copy_u8PinID)
{
    304a:	df 93       	push	r29
    304c:	cf 93       	push	r28
    304e:	00 d0       	rcall	.+0      	; 0x3050 <BUZZER_voidBuzzerOFF+0x6>
    3050:	cd b7       	in	r28, 0x3d	; 61
    3052:	de b7       	in	r29, 0x3e	; 62
    3054:	89 83       	std	Y+1, r24	; 0x01
    3056:	6a 83       	std	Y+2, r22	; 0x02
	 DIO_voidSetPinValue(Copy_u8PortID ,Copy_u8PinID ,LOW);
    3058:	89 81       	ldd	r24, Y+1	; 0x01
    305a:	6a 81       	ldd	r22, Y+2	; 0x02
    305c:	40 e0       	ldi	r20, 0x00	; 0
    305e:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
}
    3062:	0f 90       	pop	r0
    3064:	0f 90       	pop	r0
    3066:	cf 91       	pop	r28
    3068:	df 91       	pop	r29
    306a:	08 95       	ret

0000306c <BUZZER_voidBuzzerToggel>:

void BUZZER_voidBuzzerToggel(u8 Copy_u8PortID ,u8 Copy_u8PinID)
{
    306c:	df 93       	push	r29
    306e:	cf 93       	push	r28
    3070:	00 d0       	rcall	.+0      	; 0x3072 <BUZZER_voidBuzzerToggel+0x6>
    3072:	cd b7       	in	r28, 0x3d	; 61
    3074:	de b7       	in	r29, 0x3e	; 62
    3076:	89 83       	std	Y+1, r24	; 0x01
    3078:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidTogglePinValue(Copy_u8PortID ,Copy_u8PinID);
    307a:	89 81       	ldd	r24, Y+1	; 0x01
    307c:	6a 81       	ldd	r22, Y+2	; 0x02
    307e:	0e 94 cd 11 	call	0x239a	; 0x239a <DIO_voidTogglePinValue>
}
    3082:	0f 90       	pop	r0
    3084:	0f 90       	pop	r0
    3086:	cf 91       	pop	r28
    3088:	df 91       	pop	r29
    308a:	08 95       	ret

0000308c <Wifi_voidInit>:
/**********************************************/


// Send initialization commands to the Wi-Fi module
void Wifi_voidInit()
{
    308c:	df 93       	push	r29
    308e:	cf 93       	push	r28
    3090:	cd b7       	in	r28, 0x3d	; 61
    3092:	de b7       	in	r29, 0x3e	; 62
    3094:	aa 97       	sbiw	r28, 0x2a	; 42
    3096:	0f b6       	in	r0, 0x3f	; 63
    3098:	f8 94       	cli
    309a:	de bf       	out	0x3e, r29	; 62
    309c:	0f be       	out	0x3f, r0	; 63
    309e:	cd bf       	out	0x3d, r28	; 61
	UART_voidSendStringSync("AT+CWJAP=\"ZOZ\",\"100100100\"\r\n");
    30a0:	80 e6       	ldi	r24, 0x60	; 96
    30a2:	90 e0       	ldi	r25, 0x00	; 0
    30a4:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    30a8:	80 e0       	ldi	r24, 0x00	; 0
    30aa:	90 e0       	ldi	r25, 0x00	; 0
    30ac:	aa e7       	ldi	r26, 0x7A	; 122
    30ae:	b4 e4       	ldi	r27, 0x44	; 68
    30b0:	8f a3       	std	Y+39, r24	; 0x27
    30b2:	98 a7       	std	Y+40, r25	; 0x28
    30b4:	a9 a7       	std	Y+41, r26	; 0x29
    30b6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30b8:	6f a1       	ldd	r22, Y+39	; 0x27
    30ba:	78 a5       	ldd	r23, Y+40	; 0x28
    30bc:	89 a5       	ldd	r24, Y+41	; 0x29
    30be:	9a a5       	ldd	r25, Y+42	; 0x2a
    30c0:	20 e0       	ldi	r18, 0x00	; 0
    30c2:	30 e0       	ldi	r19, 0x00	; 0
    30c4:	4a ef       	ldi	r20, 0xFA	; 250
    30c6:	54 e4       	ldi	r21, 0x44	; 68
    30c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30cc:	dc 01       	movw	r26, r24
    30ce:	cb 01       	movw	r24, r22
    30d0:	8b a3       	std	Y+35, r24	; 0x23
    30d2:	9c a3       	std	Y+36, r25	; 0x24
    30d4:	ad a3       	std	Y+37, r26	; 0x25
    30d6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    30d8:	6b a1       	ldd	r22, Y+35	; 0x23
    30da:	7c a1       	ldd	r23, Y+36	; 0x24
    30dc:	8d a1       	ldd	r24, Y+37	; 0x25
    30de:	9e a1       	ldd	r25, Y+38	; 0x26
    30e0:	20 e0       	ldi	r18, 0x00	; 0
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	40 e8       	ldi	r20, 0x80	; 128
    30e6:	5f e3       	ldi	r21, 0x3F	; 63
    30e8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    30ec:	88 23       	and	r24, r24
    30ee:	2c f4       	brge	.+10     	; 0x30fa <Wifi_voidInit+0x6e>
		__ticks = 1;
    30f0:	81 e0       	ldi	r24, 0x01	; 1
    30f2:	90 e0       	ldi	r25, 0x00	; 0
    30f4:	9a a3       	std	Y+34, r25	; 0x22
    30f6:	89 a3       	std	Y+33, r24	; 0x21
    30f8:	3f c0       	rjmp	.+126    	; 0x3178 <Wifi_voidInit+0xec>
	else if (__tmp > 65535)
    30fa:	6b a1       	ldd	r22, Y+35	; 0x23
    30fc:	7c a1       	ldd	r23, Y+36	; 0x24
    30fe:	8d a1       	ldd	r24, Y+37	; 0x25
    3100:	9e a1       	ldd	r25, Y+38	; 0x26
    3102:	20 e0       	ldi	r18, 0x00	; 0
    3104:	3f ef       	ldi	r19, 0xFF	; 255
    3106:	4f e7       	ldi	r20, 0x7F	; 127
    3108:	57 e4       	ldi	r21, 0x47	; 71
    310a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    310e:	18 16       	cp	r1, r24
    3110:	4c f5       	brge	.+82     	; 0x3164 <Wifi_voidInit+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3112:	6f a1       	ldd	r22, Y+39	; 0x27
    3114:	78 a5       	ldd	r23, Y+40	; 0x28
    3116:	89 a5       	ldd	r24, Y+41	; 0x29
    3118:	9a a5       	ldd	r25, Y+42	; 0x2a
    311a:	20 e0       	ldi	r18, 0x00	; 0
    311c:	30 e0       	ldi	r19, 0x00	; 0
    311e:	40 e2       	ldi	r20, 0x20	; 32
    3120:	51 e4       	ldi	r21, 0x41	; 65
    3122:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3126:	dc 01       	movw	r26, r24
    3128:	cb 01       	movw	r24, r22
    312a:	bc 01       	movw	r22, r24
    312c:	cd 01       	movw	r24, r26
    312e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3132:	dc 01       	movw	r26, r24
    3134:	cb 01       	movw	r24, r22
    3136:	9a a3       	std	Y+34, r25	; 0x22
    3138:	89 a3       	std	Y+33, r24	; 0x21
    313a:	0f c0       	rjmp	.+30     	; 0x315a <Wifi_voidInit+0xce>
    313c:	88 ec       	ldi	r24, 0xC8	; 200
    313e:	90 e0       	ldi	r25, 0x00	; 0
    3140:	98 a3       	std	Y+32, r25	; 0x20
    3142:	8f 8f       	std	Y+31, r24	; 0x1f
    3144:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3146:	98 a1       	ldd	r25, Y+32	; 0x20
    3148:	01 97       	sbiw	r24, 0x01	; 1
    314a:	f1 f7       	brne	.-4      	; 0x3148 <Wifi_voidInit+0xbc>
    314c:	98 a3       	std	Y+32, r25	; 0x20
    314e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3150:	89 a1       	ldd	r24, Y+33	; 0x21
    3152:	9a a1       	ldd	r25, Y+34	; 0x22
    3154:	01 97       	sbiw	r24, 0x01	; 1
    3156:	9a a3       	std	Y+34, r25	; 0x22
    3158:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    315a:	89 a1       	ldd	r24, Y+33	; 0x21
    315c:	9a a1       	ldd	r25, Y+34	; 0x22
    315e:	00 97       	sbiw	r24, 0x00	; 0
    3160:	69 f7       	brne	.-38     	; 0x313c <Wifi_voidInit+0xb0>
    3162:	14 c0       	rjmp	.+40     	; 0x318c <Wifi_voidInit+0x100>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3164:	6b a1       	ldd	r22, Y+35	; 0x23
    3166:	7c a1       	ldd	r23, Y+36	; 0x24
    3168:	8d a1       	ldd	r24, Y+37	; 0x25
    316a:	9e a1       	ldd	r25, Y+38	; 0x26
    316c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3170:	dc 01       	movw	r26, r24
    3172:	cb 01       	movw	r24, r22
    3174:	9a a3       	std	Y+34, r25	; 0x22
    3176:	89 a3       	std	Y+33, r24	; 0x21
    3178:	89 a1       	ldd	r24, Y+33	; 0x21
    317a:	9a a1       	ldd	r25, Y+34	; 0x22
    317c:	9e 8f       	std	Y+30, r25	; 0x1e
    317e:	8d 8f       	std	Y+29, r24	; 0x1d
    3180:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3182:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3184:	01 97       	sbiw	r24, 0x01	; 1
    3186:	f1 f7       	brne	.-4      	; 0x3184 <Wifi_voidInit+0xf8>
    3188:	9e 8f       	std	Y+30, r25	; 0x1e
    318a:	8d 8f       	std	Y+29, r24	; 0x1d
	  _delay_ms(1000);                             // Wait for command to process

	  UART_voidSendStringSync("AT+CIPMUX=1\r\n");  // Enable multiple connections
    318c:	8d e7       	ldi	r24, 0x7D	; 125
    318e:	90 e0       	ldi	r25, 0x00	; 0
    3190:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    3194:	80 e0       	ldi	r24, 0x00	; 0
    3196:	90 e0       	ldi	r25, 0x00	; 0
    3198:	aa e7       	ldi	r26, 0x7A	; 122
    319a:	b4 e4       	ldi	r27, 0x44	; 68
    319c:	89 8f       	std	Y+25, r24	; 0x19
    319e:	9a 8f       	std	Y+26, r25	; 0x1a
    31a0:	ab 8f       	std	Y+27, r26	; 0x1b
    31a2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31a4:	69 8d       	ldd	r22, Y+25	; 0x19
    31a6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31aa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    31ac:	20 e0       	ldi	r18, 0x00	; 0
    31ae:	30 e0       	ldi	r19, 0x00	; 0
    31b0:	4a ef       	ldi	r20, 0xFA	; 250
    31b2:	54 e4       	ldi	r21, 0x44	; 68
    31b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31b8:	dc 01       	movw	r26, r24
    31ba:	cb 01       	movw	r24, r22
    31bc:	8d 8b       	std	Y+21, r24	; 0x15
    31be:	9e 8b       	std	Y+22, r25	; 0x16
    31c0:	af 8b       	std	Y+23, r26	; 0x17
    31c2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    31c4:	6d 89       	ldd	r22, Y+21	; 0x15
    31c6:	7e 89       	ldd	r23, Y+22	; 0x16
    31c8:	8f 89       	ldd	r24, Y+23	; 0x17
    31ca:	98 8d       	ldd	r25, Y+24	; 0x18
    31cc:	20 e0       	ldi	r18, 0x00	; 0
    31ce:	30 e0       	ldi	r19, 0x00	; 0
    31d0:	40 e8       	ldi	r20, 0x80	; 128
    31d2:	5f e3       	ldi	r21, 0x3F	; 63
    31d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    31d8:	88 23       	and	r24, r24
    31da:	2c f4       	brge	.+10     	; 0x31e6 <Wifi_voidInit+0x15a>
		__ticks = 1;
    31dc:	81 e0       	ldi	r24, 0x01	; 1
    31de:	90 e0       	ldi	r25, 0x00	; 0
    31e0:	9c 8b       	std	Y+20, r25	; 0x14
    31e2:	8b 8b       	std	Y+19, r24	; 0x13
    31e4:	3f c0       	rjmp	.+126    	; 0x3264 <Wifi_voidInit+0x1d8>
	else if (__tmp > 65535)
    31e6:	6d 89       	ldd	r22, Y+21	; 0x15
    31e8:	7e 89       	ldd	r23, Y+22	; 0x16
    31ea:	8f 89       	ldd	r24, Y+23	; 0x17
    31ec:	98 8d       	ldd	r25, Y+24	; 0x18
    31ee:	20 e0       	ldi	r18, 0x00	; 0
    31f0:	3f ef       	ldi	r19, 0xFF	; 255
    31f2:	4f e7       	ldi	r20, 0x7F	; 127
    31f4:	57 e4       	ldi	r21, 0x47	; 71
    31f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    31fa:	18 16       	cp	r1, r24
    31fc:	4c f5       	brge	.+82     	; 0x3250 <Wifi_voidInit+0x1c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31fe:	69 8d       	ldd	r22, Y+25	; 0x19
    3200:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3202:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3204:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3206:	20 e0       	ldi	r18, 0x00	; 0
    3208:	30 e0       	ldi	r19, 0x00	; 0
    320a:	40 e2       	ldi	r20, 0x20	; 32
    320c:	51 e4       	ldi	r21, 0x41	; 65
    320e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3212:	dc 01       	movw	r26, r24
    3214:	cb 01       	movw	r24, r22
    3216:	bc 01       	movw	r22, r24
    3218:	cd 01       	movw	r24, r26
    321a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    321e:	dc 01       	movw	r26, r24
    3220:	cb 01       	movw	r24, r22
    3222:	9c 8b       	std	Y+20, r25	; 0x14
    3224:	8b 8b       	std	Y+19, r24	; 0x13
    3226:	0f c0       	rjmp	.+30     	; 0x3246 <Wifi_voidInit+0x1ba>
    3228:	88 ec       	ldi	r24, 0xC8	; 200
    322a:	90 e0       	ldi	r25, 0x00	; 0
    322c:	9a 8b       	std	Y+18, r25	; 0x12
    322e:	89 8b       	std	Y+17, r24	; 0x11
    3230:	89 89       	ldd	r24, Y+17	; 0x11
    3232:	9a 89       	ldd	r25, Y+18	; 0x12
    3234:	01 97       	sbiw	r24, 0x01	; 1
    3236:	f1 f7       	brne	.-4      	; 0x3234 <Wifi_voidInit+0x1a8>
    3238:	9a 8b       	std	Y+18, r25	; 0x12
    323a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    323c:	8b 89       	ldd	r24, Y+19	; 0x13
    323e:	9c 89       	ldd	r25, Y+20	; 0x14
    3240:	01 97       	sbiw	r24, 0x01	; 1
    3242:	9c 8b       	std	Y+20, r25	; 0x14
    3244:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3246:	8b 89       	ldd	r24, Y+19	; 0x13
    3248:	9c 89       	ldd	r25, Y+20	; 0x14
    324a:	00 97       	sbiw	r24, 0x00	; 0
    324c:	69 f7       	brne	.-38     	; 0x3228 <Wifi_voidInit+0x19c>
    324e:	14 c0       	rjmp	.+40     	; 0x3278 <Wifi_voidInit+0x1ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3250:	6d 89       	ldd	r22, Y+21	; 0x15
    3252:	7e 89       	ldd	r23, Y+22	; 0x16
    3254:	8f 89       	ldd	r24, Y+23	; 0x17
    3256:	98 8d       	ldd	r25, Y+24	; 0x18
    3258:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    325c:	dc 01       	movw	r26, r24
    325e:	cb 01       	movw	r24, r22
    3260:	9c 8b       	std	Y+20, r25	; 0x14
    3262:	8b 8b       	std	Y+19, r24	; 0x13
    3264:	8b 89       	ldd	r24, Y+19	; 0x13
    3266:	9c 89       	ldd	r25, Y+20	; 0x14
    3268:	98 8b       	std	Y+16, r25	; 0x10
    326a:	8f 87       	std	Y+15, r24	; 0x0f
    326c:	8f 85       	ldd	r24, Y+15	; 0x0f
    326e:	98 89       	ldd	r25, Y+16	; 0x10
    3270:	01 97       	sbiw	r24, 0x01	; 1
    3272:	f1 f7       	brne	.-4      	; 0x3270 <Wifi_voidInit+0x1e4>
    3274:	98 8b       	std	Y+16, r25	; 0x10
    3276:	8f 87       	std	Y+15, r24	; 0x0f
	  _delay_ms(1000);                             // Wait for command to process
	  UART_voidSendStringSync("AT+CIPSERVER=1,80\r\n");  // Start server on port 80
    3278:	8b e8       	ldi	r24, 0x8B	; 139
    327a:	90 e0       	ldi	r25, 0x00	; 0
    327c:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    3280:	80 e0       	ldi	r24, 0x00	; 0
    3282:	90 e0       	ldi	r25, 0x00	; 0
    3284:	aa e7       	ldi	r26, 0x7A	; 122
    3286:	b4 e4       	ldi	r27, 0x44	; 68
    3288:	8b 87       	std	Y+11, r24	; 0x0b
    328a:	9c 87       	std	Y+12, r25	; 0x0c
    328c:	ad 87       	std	Y+13, r26	; 0x0d
    328e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3290:	6b 85       	ldd	r22, Y+11	; 0x0b
    3292:	7c 85       	ldd	r23, Y+12	; 0x0c
    3294:	8d 85       	ldd	r24, Y+13	; 0x0d
    3296:	9e 85       	ldd	r25, Y+14	; 0x0e
    3298:	20 e0       	ldi	r18, 0x00	; 0
    329a:	30 e0       	ldi	r19, 0x00	; 0
    329c:	4a ef       	ldi	r20, 0xFA	; 250
    329e:	54 e4       	ldi	r21, 0x44	; 68
    32a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32a4:	dc 01       	movw	r26, r24
    32a6:	cb 01       	movw	r24, r22
    32a8:	8f 83       	std	Y+7, r24	; 0x07
    32aa:	98 87       	std	Y+8, r25	; 0x08
    32ac:	a9 87       	std	Y+9, r26	; 0x09
    32ae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    32b0:	6f 81       	ldd	r22, Y+7	; 0x07
    32b2:	78 85       	ldd	r23, Y+8	; 0x08
    32b4:	89 85       	ldd	r24, Y+9	; 0x09
    32b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    32b8:	20 e0       	ldi	r18, 0x00	; 0
    32ba:	30 e0       	ldi	r19, 0x00	; 0
    32bc:	40 e8       	ldi	r20, 0x80	; 128
    32be:	5f e3       	ldi	r21, 0x3F	; 63
    32c0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    32c4:	88 23       	and	r24, r24
    32c6:	2c f4       	brge	.+10     	; 0x32d2 <Wifi_voidInit+0x246>
		__ticks = 1;
    32c8:	81 e0       	ldi	r24, 0x01	; 1
    32ca:	90 e0       	ldi	r25, 0x00	; 0
    32cc:	9e 83       	std	Y+6, r25	; 0x06
    32ce:	8d 83       	std	Y+5, r24	; 0x05
    32d0:	3f c0       	rjmp	.+126    	; 0x3350 <Wifi_voidInit+0x2c4>
	else if (__tmp > 65535)
    32d2:	6f 81       	ldd	r22, Y+7	; 0x07
    32d4:	78 85       	ldd	r23, Y+8	; 0x08
    32d6:	89 85       	ldd	r24, Y+9	; 0x09
    32d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    32da:	20 e0       	ldi	r18, 0x00	; 0
    32dc:	3f ef       	ldi	r19, 0xFF	; 255
    32de:	4f e7       	ldi	r20, 0x7F	; 127
    32e0:	57 e4       	ldi	r21, 0x47	; 71
    32e2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    32e6:	18 16       	cp	r1, r24
    32e8:	4c f5       	brge	.+82     	; 0x333c <Wifi_voidInit+0x2b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    32ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    32ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    32f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    32f2:	20 e0       	ldi	r18, 0x00	; 0
    32f4:	30 e0       	ldi	r19, 0x00	; 0
    32f6:	40 e2       	ldi	r20, 0x20	; 32
    32f8:	51 e4       	ldi	r21, 0x41	; 65
    32fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32fe:	dc 01       	movw	r26, r24
    3300:	cb 01       	movw	r24, r22
    3302:	bc 01       	movw	r22, r24
    3304:	cd 01       	movw	r24, r26
    3306:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    330a:	dc 01       	movw	r26, r24
    330c:	cb 01       	movw	r24, r22
    330e:	9e 83       	std	Y+6, r25	; 0x06
    3310:	8d 83       	std	Y+5, r24	; 0x05
    3312:	0f c0       	rjmp	.+30     	; 0x3332 <Wifi_voidInit+0x2a6>
    3314:	88 ec       	ldi	r24, 0xC8	; 200
    3316:	90 e0       	ldi	r25, 0x00	; 0
    3318:	9c 83       	std	Y+4, r25	; 0x04
    331a:	8b 83       	std	Y+3, r24	; 0x03
    331c:	8b 81       	ldd	r24, Y+3	; 0x03
    331e:	9c 81       	ldd	r25, Y+4	; 0x04
    3320:	01 97       	sbiw	r24, 0x01	; 1
    3322:	f1 f7       	brne	.-4      	; 0x3320 <Wifi_voidInit+0x294>
    3324:	9c 83       	std	Y+4, r25	; 0x04
    3326:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3328:	8d 81       	ldd	r24, Y+5	; 0x05
    332a:	9e 81       	ldd	r25, Y+6	; 0x06
    332c:	01 97       	sbiw	r24, 0x01	; 1
    332e:	9e 83       	std	Y+6, r25	; 0x06
    3330:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3332:	8d 81       	ldd	r24, Y+5	; 0x05
    3334:	9e 81       	ldd	r25, Y+6	; 0x06
    3336:	00 97       	sbiw	r24, 0x00	; 0
    3338:	69 f7       	brne	.-38     	; 0x3314 <Wifi_voidInit+0x288>
    333a:	14 c0       	rjmp	.+40     	; 0x3364 <Wifi_voidInit+0x2d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    333c:	6f 81       	ldd	r22, Y+7	; 0x07
    333e:	78 85       	ldd	r23, Y+8	; 0x08
    3340:	89 85       	ldd	r24, Y+9	; 0x09
    3342:	9a 85       	ldd	r25, Y+10	; 0x0a
    3344:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3348:	dc 01       	movw	r26, r24
    334a:	cb 01       	movw	r24, r22
    334c:	9e 83       	std	Y+6, r25	; 0x06
    334e:	8d 83       	std	Y+5, r24	; 0x05
    3350:	8d 81       	ldd	r24, Y+5	; 0x05
    3352:	9e 81       	ldd	r25, Y+6	; 0x06
    3354:	9a 83       	std	Y+2, r25	; 0x02
    3356:	89 83       	std	Y+1, r24	; 0x01
    3358:	89 81       	ldd	r24, Y+1	; 0x01
    335a:	9a 81       	ldd	r25, Y+2	; 0x02
    335c:	01 97       	sbiw	r24, 0x01	; 1
    335e:	f1 f7       	brne	.-4      	; 0x335c <Wifi_voidInit+0x2d0>
    3360:	9a 83       	std	Y+2, r25	; 0x02
    3362:	89 83       	std	Y+1, r24	; 0x01
	  _delay_ms(1000);
}
    3364:	aa 96       	adiw	r28, 0x2a	; 42
    3366:	0f b6       	in	r0, 0x3f	; 63
    3368:	f8 94       	cli
    336a:	de bf       	out	0x3e, r29	; 62
    336c:	0f be       	out	0x3f, r0	; 63
    336e:	cd bf       	out	0x3d, r28	; 61
    3370:	cf 91       	pop	r28
    3372:	df 91       	pop	r29
    3374:	08 95       	ret

00003376 <Raindrop_voidInit>:



// Function to initialize the raindrop sensor and return rain status
u8 Raindrop_voidInit(void)
{
    3376:	df 93       	push	r29
    3378:	cf 93       	push	r28
    337a:	0f 92       	push	r0
    337c:	cd b7       	in	r28, 0x3d	; 61
    337e:	de b7       	in	r29, 0x3e	; 62
    // Read the raindrop sensor pin value and determine if it's raining
    u8 isRaining = (DIO_u8GetPinValue(PORTA, PIN4) == 0); // Active LOW signal indicates rain
    3380:	80 e0       	ldi	r24, 0x00	; 0
    3382:	64 e0       	ldi	r22, 0x04	; 4
    3384:	0e 94 a1 12 	call	0x2542	; 0x2542 <DIO_u8GetPinValue>
    3388:	19 82       	std	Y+1, r1	; 0x01
    338a:	88 23       	and	r24, r24
    338c:	11 f4       	brne	.+4      	; 0x3392 <Raindrop_voidInit+0x1c>
    338e:	81 e0       	ldi	r24, 0x01	; 1
    3390:	89 83       	std	Y+1, r24	; 0x01
    return isRaining; // Return the status as the function output
    3392:	89 81       	ldd	r24, Y+1	; 0x01
}
    3394:	0f 90       	pop	r0
    3396:	cf 91       	pop	r28
    3398:	df 91       	pop	r29
    339a:	08 95       	ret

0000339c <checkRain>:

// Function to control the window based on rain detection
u8 checkRain(u8 isRaining)
{
    339c:	df 93       	push	r29
    339e:	cf 93       	push	r28
    33a0:	00 d0       	rcall	.+0      	; 0x33a2 <checkRain+0x6>
    33a2:	cd b7       	in	r28, 0x3d	; 61
    33a4:	de b7       	in	r29, 0x3e	; 62
    33a6:	89 83       	std	Y+1, r24	; 0x01
    if (isRaining)
    33a8:	89 81       	ldd	r24, Y+1	; 0x01
    33aa:	88 23       	and	r24, r24
    33ac:	31 f0       	breq	.+12     	; 0x33ba <checkRain+0x1e>
    {
        SERVO_voidRotate2(0);  // Open the window if it's raining
    33ae:	80 e0       	ldi	r24, 0x00	; 0
    33b0:	0e 94 73 14 	call	0x28e6	; 0x28e6 <SERVO_voidRotate2>
        return 1;               // Return 1 to indicate the window was opened
    33b4:	81 e0       	ldi	r24, 0x01	; 1
    33b6:	8a 83       	std	Y+2, r24	; 0x02
    33b8:	04 c0       	rjmp	.+8      	; 0x33c2 <checkRain+0x26>
    }
    else
    {
        SERVO_voidRotate2(90);  // Close the window if it's not raining
    33ba:	8a e5       	ldi	r24, 0x5A	; 90
    33bc:	0e 94 73 14 	call	0x28e6	; 0x28e6 <SERVO_voidRotate2>
        return 0;               // Return 0 to indicate the window was closed
    33c0:	1a 82       	std	Y+2, r1	; 0x02
    33c2:	8a 81       	ldd	r24, Y+2	; 0x02
    }
}
    33c4:	0f 90       	pop	r0
    33c6:	0f 90       	pop	r0
    33c8:	cf 91       	pop	r28
    33ca:	df 91       	pop	r29
    33cc:	08 95       	ret

000033ce <SmokeSensor>:


void SmokeSensor (void)
{
    33ce:	df 93       	push	r29
    33d0:	cf 93       	push	r28
    33d2:	cd b7       	in	r28, 0x3d	; 61
    33d4:	de b7       	in	r29, 0x3e	; 62
    33d6:	2e 97       	sbiw	r28, 0x0e	; 14
    33d8:	0f b6       	in	r0, 0x3f	; 63
    33da:	f8 94       	cli
    33dc:	de bf       	out	0x3e, r29	; 62
    33de:	0f be       	out	0x3f, r0	; 63
    33e0:	cd bf       	out	0x3d, r28	; 61
	if (DIO_u8GetPinValue(PORTA,PIN0)== LOW)
    33e2:	80 e0       	ldi	r24, 0x00	; 0
    33e4:	60 e0       	ldi	r22, 0x00	; 0
    33e6:	0e 94 a1 12 	call	0x2542	; 0x2542 <DIO_u8GetPinValue>
    33ea:	88 23       	and	r24, r24
    33ec:	09 f0       	breq	.+2      	; 0x33f0 <SmokeSensor+0x22>
    33ee:	87 c0       	rjmp	.+270    	; 0x34fe <SmokeSensor+0x130>
	{
		DIO_voidSetPinValue(PORTA,PIN7,HIGH);
    33f0:	80 e0       	ldi	r24, 0x00	; 0
    33f2:	67 e0       	ldi	r22, 0x07	; 7
    33f4:	41 e0       	ldi	r20, 0x01	; 1
    33f6:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN1,HIGH);
    33fa:	80 e0       	ldi	r24, 0x00	; 0
    33fc:	61 e0       	ldi	r22, 0x01	; 1
    33fe:	41 e0       	ldi	r20, 0x01	; 1
    3400:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    3404:	80 e0       	ldi	r24, 0x00	; 0
    3406:	90 e0       	ldi	r25, 0x00	; 0
    3408:	aa ef       	ldi	r26, 0xFA	; 250
    340a:	b4 e4       	ldi	r27, 0x44	; 68
    340c:	8b 87       	std	Y+11, r24	; 0x0b
    340e:	9c 87       	std	Y+12, r25	; 0x0c
    3410:	ad 87       	std	Y+13, r26	; 0x0d
    3412:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3414:	6b 85       	ldd	r22, Y+11	; 0x0b
    3416:	7c 85       	ldd	r23, Y+12	; 0x0c
    3418:	8d 85       	ldd	r24, Y+13	; 0x0d
    341a:	9e 85       	ldd	r25, Y+14	; 0x0e
    341c:	20 e0       	ldi	r18, 0x00	; 0
    341e:	30 e0       	ldi	r19, 0x00	; 0
    3420:	4a ef       	ldi	r20, 0xFA	; 250
    3422:	54 e4       	ldi	r21, 0x44	; 68
    3424:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3428:	dc 01       	movw	r26, r24
    342a:	cb 01       	movw	r24, r22
    342c:	8f 83       	std	Y+7, r24	; 0x07
    342e:	98 87       	std	Y+8, r25	; 0x08
    3430:	a9 87       	std	Y+9, r26	; 0x09
    3432:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3434:	6f 81       	ldd	r22, Y+7	; 0x07
    3436:	78 85       	ldd	r23, Y+8	; 0x08
    3438:	89 85       	ldd	r24, Y+9	; 0x09
    343a:	9a 85       	ldd	r25, Y+10	; 0x0a
    343c:	20 e0       	ldi	r18, 0x00	; 0
    343e:	30 e0       	ldi	r19, 0x00	; 0
    3440:	40 e8       	ldi	r20, 0x80	; 128
    3442:	5f e3       	ldi	r21, 0x3F	; 63
    3444:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3448:	88 23       	and	r24, r24
    344a:	2c f4       	brge	.+10     	; 0x3456 <SmokeSensor+0x88>
		__ticks = 1;
    344c:	81 e0       	ldi	r24, 0x01	; 1
    344e:	90 e0       	ldi	r25, 0x00	; 0
    3450:	9e 83       	std	Y+6, r25	; 0x06
    3452:	8d 83       	std	Y+5, r24	; 0x05
    3454:	3f c0       	rjmp	.+126    	; 0x34d4 <SmokeSensor+0x106>
	else if (__tmp > 65535)
    3456:	6f 81       	ldd	r22, Y+7	; 0x07
    3458:	78 85       	ldd	r23, Y+8	; 0x08
    345a:	89 85       	ldd	r24, Y+9	; 0x09
    345c:	9a 85       	ldd	r25, Y+10	; 0x0a
    345e:	20 e0       	ldi	r18, 0x00	; 0
    3460:	3f ef       	ldi	r19, 0xFF	; 255
    3462:	4f e7       	ldi	r20, 0x7F	; 127
    3464:	57 e4       	ldi	r21, 0x47	; 71
    3466:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    346a:	18 16       	cp	r1, r24
    346c:	4c f5       	brge	.+82     	; 0x34c0 <SmokeSensor+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    346e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3470:	7c 85       	ldd	r23, Y+12	; 0x0c
    3472:	8d 85       	ldd	r24, Y+13	; 0x0d
    3474:	9e 85       	ldd	r25, Y+14	; 0x0e
    3476:	20 e0       	ldi	r18, 0x00	; 0
    3478:	30 e0       	ldi	r19, 0x00	; 0
    347a:	40 e2       	ldi	r20, 0x20	; 32
    347c:	51 e4       	ldi	r21, 0x41	; 65
    347e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3482:	dc 01       	movw	r26, r24
    3484:	cb 01       	movw	r24, r22
    3486:	bc 01       	movw	r22, r24
    3488:	cd 01       	movw	r24, r26
    348a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    348e:	dc 01       	movw	r26, r24
    3490:	cb 01       	movw	r24, r22
    3492:	9e 83       	std	Y+6, r25	; 0x06
    3494:	8d 83       	std	Y+5, r24	; 0x05
    3496:	0f c0       	rjmp	.+30     	; 0x34b6 <SmokeSensor+0xe8>
    3498:	88 ec       	ldi	r24, 0xC8	; 200
    349a:	90 e0       	ldi	r25, 0x00	; 0
    349c:	9c 83       	std	Y+4, r25	; 0x04
    349e:	8b 83       	std	Y+3, r24	; 0x03
    34a0:	8b 81       	ldd	r24, Y+3	; 0x03
    34a2:	9c 81       	ldd	r25, Y+4	; 0x04
    34a4:	01 97       	sbiw	r24, 0x01	; 1
    34a6:	f1 f7       	brne	.-4      	; 0x34a4 <SmokeSensor+0xd6>
    34a8:	9c 83       	std	Y+4, r25	; 0x04
    34aa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ac:	8d 81       	ldd	r24, Y+5	; 0x05
    34ae:	9e 81       	ldd	r25, Y+6	; 0x06
    34b0:	01 97       	sbiw	r24, 0x01	; 1
    34b2:	9e 83       	std	Y+6, r25	; 0x06
    34b4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34b6:	8d 81       	ldd	r24, Y+5	; 0x05
    34b8:	9e 81       	ldd	r25, Y+6	; 0x06
    34ba:	00 97       	sbiw	r24, 0x00	; 0
    34bc:	69 f7       	brne	.-38     	; 0x3498 <SmokeSensor+0xca>
    34be:	14 c0       	rjmp	.+40     	; 0x34e8 <SmokeSensor+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34c0:	6f 81       	ldd	r22, Y+7	; 0x07
    34c2:	78 85       	ldd	r23, Y+8	; 0x08
    34c4:	89 85       	ldd	r24, Y+9	; 0x09
    34c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    34c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34cc:	dc 01       	movw	r26, r24
    34ce:	cb 01       	movw	r24, r22
    34d0:	9e 83       	std	Y+6, r25	; 0x06
    34d2:	8d 83       	std	Y+5, r24	; 0x05
    34d4:	8d 81       	ldd	r24, Y+5	; 0x05
    34d6:	9e 81       	ldd	r25, Y+6	; 0x06
    34d8:	9a 83       	std	Y+2, r25	; 0x02
    34da:	89 83       	std	Y+1, r24	; 0x01
    34dc:	89 81       	ldd	r24, Y+1	; 0x01
    34de:	9a 81       	ldd	r25, Y+2	; 0x02
    34e0:	01 97       	sbiw	r24, 0x01	; 1
    34e2:	f1 f7       	brne	.-4      	; 0x34e0 <SmokeSensor+0x112>
    34e4:	9a 83       	std	Y+2, r25	; 0x02
    34e6:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2000);
		DIO_voidSetPinValue(PORTA,PIN7,LOW);
    34e8:	80 e0       	ldi	r24, 0x00	; 0
    34ea:	67 e0       	ldi	r22, 0x07	; 7
    34ec:	40 e0       	ldi	r20, 0x00	; 0
    34ee:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN1,LOW);
    34f2:	80 e0       	ldi	r24, 0x00	; 0
    34f4:	61 e0       	ldi	r22, 0x01	; 1
    34f6:	40 e0       	ldi	r20, 0x00	; 0
    34f8:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
    34fc:	0a c0       	rjmp	.+20     	; 0x3512 <SmokeSensor+0x144>

	}
	else
	{
		DIO_voidSetPinValue(PORTA,PIN7,LOW);
    34fe:	80 e0       	ldi	r24, 0x00	; 0
    3500:	67 e0       	ldi	r22, 0x07	; 7
    3502:	40 e0       	ldi	r20, 0x00	; 0
    3504:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN1,LOW);
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	61 e0       	ldi	r22, 0x01	; 1
    350c:	40 e0       	ldi	r20, 0x00	; 0
    350e:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <DIO_voidSetPinValue>
	}
}
    3512:	2e 96       	adiw	r28, 0x0e	; 14
    3514:	0f b6       	in	r0, 0x3f	; 63
    3516:	f8 94       	cli
    3518:	de bf       	out	0x3e, r29	; 62
    351a:	0f be       	out	0x3f, r0	; 63
    351c:	cd bf       	out	0x3d, r28	; 61
    351e:	cf 91       	pop	r28
    3520:	df 91       	pop	r29
    3522:	08 95       	ret

00003524 <main>:
u8 Local_u8Command = 0;          // Variable to store extracted command from GET request

// Function prototype to check if UART data is available
u8 UART_u8IsDataAvailable(void);

void main(void) {
    3524:	0f 93       	push	r16
    3526:	1f 93       	push	r17
    3528:	df 93       	push	r29
    352a:	cf 93       	push	r28
    352c:	cd b7       	in	r28, 0x3d	; 61
    352e:	de b7       	in	r29, 0x3e	; 62
    3530:	a1 97       	sbiw	r28, 0x21	; 33
    3532:	0f b6       	in	r0, 0x3f	; 63
    3534:	f8 94       	cli
    3536:	de bf       	out	0x3e, r29	; 62
    3538:	0f be       	out	0x3f, r0	; 63
    353a:	cd bf       	out	0x3d, r28	; 61
	/*** Initialize Peripherals ***/
    LED_voidLedInit(PORTA, PIN7);    // Initialize LED 0
    353c:	80 e0       	ldi	r24, 0x00	; 0
    353e:	67 e0       	ldi	r22, 0x07	; 7
    3540:	0e 94 f7 14 	call	0x29ee	; 0x29ee <LED_voidLedInit>
    LED_voidLedInit(PORTA, PIN1);    // Initialize LED 1
    3544:	80 e0       	ldi	r24, 0x00	; 0
    3546:	61 e0       	ldi	r22, 0x01	; 1
    3548:	0e 94 f7 14 	call	0x29ee	; 0x29ee <LED_voidLedInit>
    LED_voidLedInit(PORTA, PIN2);    // Initialize LED 2
    354c:	80 e0       	ldi	r24, 0x00	; 0
    354e:	62 e0       	ldi	r22, 0x02	; 2
    3550:	0e 94 f7 14 	call	0x29ee	; 0x29ee <LED_voidLedInit>
//    LED_voidLedInit(PORTA, PIN3);  // Initialize LED for raindrop sensor
    SERVO_voidInit();                // Initialize Servo Motor
    3554:	0e 94 26 14 	call	0x284c	; 0x284c <SERVO_voidInit>
    UART_voidInit();                 // Initialize UART for communication
    3558:	0e 94 ab 06 	call	0xd56	; 0xd56 <UART_voidInit>

    Wifi_voidInit();			     // Initialize WiFi module
    355c:	0e 94 46 18 	call	0x308c	; 0x308c <Wifi_voidInit>

    /*** Main Program Loop ***/
    while (1) {
    	SmokeSensor(); // Check smoke levels and take action if necessary
    3560:	0e 94 e7 19 	call	0x33ce	; 0x33ce <SmokeSensor>

    	    /*** Rain Detection Process ***/
    	        u8 isRaining = Raindrop_voidInit();  // Get raindrop sensor reading
    3564:	0e 94 bb 19 	call	0x3376	; 0x3376 <Raindrop_voidInit>
    3568:	8f 8f       	std	Y+31, r24	; 0x1f
    	        checkRain(isRaining);				 // Take appropriate action based on rain status
    356a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    356c:	0e 94 ce 19 	call	0x339c	; 0x339c <checkRain>


    	/*** Check for Incoming Data Over UART ***/
        if (UART_u8IsDataAvailable()) {
    3570:	0e 94 77 08 	call	0x10ee	; 0x10ee <UART_u8IsDataAvailable>
    3574:	88 23       	and	r24, r24
    3576:	a1 f3       	breq	.-24     	; 0x3560 <main+0x3c>
            Local_u8Index = 0;
    3578:	10 92 1c 02 	sts	0x021C, r1
            memset(Local_u8ReceivedBuffer, 0, sizeof(Local_u8ReceivedBuffer)); // Clear buffer before receiving new data
    357c:	86 eb       	ldi	r24, 0xB6	; 182
    357e:	92 e0       	ldi	r25, 0x02	; 2
    3580:	60 e0       	ldi	r22, 0x00	; 0
    3582:	70 e0       	ldi	r23, 0x00	; 0
    3584:	46 e9       	ldi	r20, 0x96	; 150
    3586:	50 e0       	ldi	r21, 0x00	; 0
    3588:	0e 94 f4 1c 	call	0x39e8	; 0x39e8 <memset>

            /*** Receive Data from WiFi Module ***/
            while (1) {
                Local_u8ReceivedBuffer[Local_u8Index] = UART_u8ReceiveDataSync();
    358c:	80 91 1c 02 	lds	r24, 0x021C
    3590:	08 2f       	mov	r16, r24
    3592:	10 e0       	ldi	r17, 0x00	; 0
    3594:	0e 94 4a 07 	call	0xe94	; 0xe94 <UART_u8ReceiveDataSync>
    3598:	f8 01       	movw	r30, r16
    359a:	ea 54       	subi	r30, 0x4A	; 74
    359c:	fd 4f       	sbci	r31, 0xFD	; 253
    359e:	80 83       	st	Z, r24
                if (Local_u8ReceivedBuffer[Local_u8Index] == '\n') { // End of message
    35a0:	80 91 1c 02 	lds	r24, 0x021C
    35a4:	88 2f       	mov	r24, r24
    35a6:	90 e0       	ldi	r25, 0x00	; 0
    35a8:	fc 01       	movw	r30, r24
    35aa:	ea 54       	subi	r30, 0x4A	; 74
    35ac:	fd 4f       	sbci	r31, 0xFD	; 253
    35ae:	80 81       	ld	r24, Z
    35b0:	8a 30       	cpi	r24, 0x0A	; 10
    35b2:	99 f4       	brne	.+38     	; 0x35da <main+0xb6>
                    Local_u8ReceivedBuffer[Local_u8Index + 1] = '\0'; // Null-terminate
    35b4:	80 91 1c 02 	lds	r24, 0x021C
    35b8:	88 2f       	mov	r24, r24
    35ba:	90 e0       	ldi	r25, 0x00	; 0
    35bc:	01 96       	adiw	r24, 0x01	; 1
    35be:	fc 01       	movw	r30, r24
    35c0:	ea 54       	subi	r30, 0x4A	; 74
    35c2:	fd 4f       	sbci	r31, 0xFD	; 253
    35c4:	10 82       	st	Z, r1
                }
                Local_u8Index++;
            }

            /*** Parse Received Data to Extract Command ***/
            if (strstr((char *)Local_u8ReceivedBuffer, "GET /?cmd=") != NULL) {
    35c6:	86 eb       	ldi	r24, 0xB6	; 182
    35c8:	92 e0       	ldi	r25, 0x02	; 2
    35ca:	2f e9       	ldi	r18, 0x9F	; 159
    35cc:	30 e0       	ldi	r19, 0x00	; 0
    35ce:	b9 01       	movw	r22, r18
    35d0:	0e 94 fb 1c 	call	0x39f6	; 0x39f6 <strstr>
    35d4:	00 97       	sbiw	r24, 0x00	; 0
    35d6:	39 f4       	brne	.+14     	; 0x35e6 <main+0xc2>
    35d8:	c3 cf       	rjmp	.-122    	; 0x3560 <main+0x3c>
                Local_u8ReceivedBuffer[Local_u8Index] = UART_u8ReceiveDataSync();
                if (Local_u8ReceivedBuffer[Local_u8Index] == '\n') { // End of message
                    Local_u8ReceivedBuffer[Local_u8Index + 1] = '\0'; // Null-terminate
                    break;
                }
                Local_u8Index++;
    35da:	80 91 1c 02 	lds	r24, 0x021C
    35de:	8f 5f       	subi	r24, 0xFF	; 255
    35e0:	80 93 1c 02 	sts	0x021C, r24
    35e4:	d3 cf       	rjmp	.-90     	; 0x358c <main+0x68>
            }

            /*** Parse Received Data to Extract Command ***/
            if (strstr((char *)Local_u8ReceivedBuffer, "GET /?cmd=") != NULL) {
            	// Locate the command value after "cmd="
                char *commandPtr = strstr((char *)Local_u8ReceivedBuffer, "cmd=") + 4;
    35e6:	86 eb       	ldi	r24, 0xB6	; 182
    35e8:	92 e0       	ldi	r25, 0x02	; 2
    35ea:	2a ea       	ldi	r18, 0xAA	; 170
    35ec:	30 e0       	ldi	r19, 0x00	; 0
    35ee:	b9 01       	movw	r22, r18
    35f0:	0e 94 fb 1c 	call	0x39f6	; 0x39f6 <strstr>
    35f4:	04 96       	adiw	r24, 0x04	; 4
    35f6:	9e 8f       	std	Y+30, r25	; 0x1e
    35f8:	8d 8f       	std	Y+29, r24	; 0x1d
                Local_u8Command = *commandPtr;	// Extract the command character
    35fa:	ed 8d       	ldd	r30, Y+29	; 0x1d
    35fc:	fe 8d       	ldd	r31, Y+30	; 0x1e
    35fe:	80 81       	ld	r24, Z
    3600:	80 93 1d 02 	sts	0x021D, r24

                			  /*** Execute the Command ***/
                              switch (Local_u8Command) {
    3604:	80 91 1d 02 	lds	r24, 0x021D
    3608:	28 2f       	mov	r18, r24
    360a:	30 e0       	ldi	r19, 0x00	; 0
    360c:	39 a3       	std	Y+33, r19	; 0x21
    360e:	28 a3       	std	Y+32, r18	; 0x20
    3610:	88 a1       	ldd	r24, Y+32	; 0x20
    3612:	99 a1       	ldd	r25, Y+33	; 0x21
    3614:	84 36       	cpi	r24, 0x64	; 100
    3616:	91 05       	cpc	r25, r1
    3618:	09 f4       	brne	.+2      	; 0x361c <main+0xf8>
    361a:	4b c0       	rjmp	.+150    	; 0x36b2 <main+0x18e>
    361c:	28 a1       	ldd	r18, Y+32	; 0x20
    361e:	39 a1       	ldd	r19, Y+33	; 0x21
    3620:	25 36       	cpi	r18, 0x65	; 101
    3622:	31 05       	cpc	r19, r1
    3624:	84 f4       	brge	.+32     	; 0x3646 <main+0x122>
    3626:	88 a1       	ldd	r24, Y+32	; 0x20
    3628:	99 a1       	ldd	r25, Y+33	; 0x21
    362a:	82 36       	cpi	r24, 0x62	; 98
    362c:	91 05       	cpc	r25, r1
    362e:	c9 f1       	breq	.+114    	; 0x36a2 <main+0x17e>
    3630:	28 a1       	ldd	r18, Y+32	; 0x20
    3632:	39 a1       	ldd	r19, Y+33	; 0x21
    3634:	23 36       	cpi	r18, 0x63	; 99
    3636:	31 05       	cpc	r19, r1
    3638:	c4 f5       	brge	.+112    	; 0x36aa <main+0x186>
    363a:	88 a1       	ldd	r24, Y+32	; 0x20
    363c:	99 a1       	ldd	r25, Y+33	; 0x21
    363e:	81 36       	cpi	r24, 0x61	; 97
    3640:	91 05       	cpc	r25, r1
    3642:	59 f1       	breq	.+86     	; 0x369a <main+0x176>
    3644:	41 c0       	rjmp	.+130    	; 0x36c8 <main+0x1a4>
    3646:	28 a1       	ldd	r18, Y+32	; 0x20
    3648:	39 a1       	ldd	r19, Y+33	; 0x21
    364a:	2f 36       	cpi	r18, 0x6F	; 111
    364c:	31 05       	cpc	r19, r1
    364e:	b1 f0       	breq	.+44     	; 0x367c <main+0x158>
    3650:	88 a1       	ldd	r24, Y+32	; 0x20
    3652:	99 a1       	ldd	r25, Y+33	; 0x21
    3654:	80 37       	cpi	r24, 0x70	; 112
    3656:	91 05       	cpc	r25, r1
    3658:	34 f4       	brge	.+12     	; 0x3666 <main+0x142>
    365a:	28 a1       	ldd	r18, Y+32	; 0x20
    365c:	39 a1       	ldd	r19, Y+33	; 0x21
    365e:	2c 36       	cpi	r18, 0x6C	; 108
    3660:	31 05       	cpc	r19, r1
    3662:	91 f0       	breq	.+36     	; 0x3688 <main+0x164>
    3664:	31 c0       	rjmp	.+98     	; 0x36c8 <main+0x1a4>
    3666:	88 a1       	ldd	r24, Y+32	; 0x20
    3668:	99 a1       	ldd	r25, Y+33	; 0x21
    366a:	88 37       	cpi	r24, 0x78	; 120
    366c:	91 05       	cpc	r25, r1
    366e:	29 f1       	breq	.+74     	; 0x36ba <main+0x196>
    3670:	28 a1       	ldd	r18, Y+32	; 0x20
    3672:	39 a1       	ldd	r19, Y+33	; 0x21
    3674:	2a 37       	cpi	r18, 0x7A	; 122
    3676:	31 05       	cpc	r19, r1
    3678:	21 f1       	breq	.+72     	; 0x36c2 <main+0x19e>
    367a:	26 c0       	rjmp	.+76     	; 0x36c8 <main+0x1a4>
                                  case 'o': LED_voidLedOn(PORTA, PIN2, VCC); break;   // Turn on LED2
    367c:	80 e0       	ldi	r24, 0x00	; 0
    367e:	62 e0       	ldi	r22, 0x02	; 2
    3680:	41 e0       	ldi	r20, 0x01	; 1
    3682:	0e 94 7b 15 	call	0x2af6	; 0x2af6 <LED_voidLedOn>
    3686:	20 c0       	rjmp	.+64     	; 0x36c8 <main+0x1a4>
                                  case 'l': LED_voidLedOff(PORTA, PIN2, VCC); break;  // Turn off LED2
    3688:	80 e0       	ldi	r24, 0x00	; 0
    368a:	90 e0       	ldi	r25, 0x00	; 0
    368c:	62 e0       	ldi	r22, 0x02	; 2
    368e:	70 e0       	ldi	r23, 0x00	; 0
    3690:	41 e0       	ldi	r20, 0x01	; 1
    3692:	50 e0       	ldi	r21, 0x00	; 0
    3694:	0e 94 04 16 	call	0x2c08	; 0x2c08 <LED_voidLedOff>
    3698:	17 c0       	rjmp	.+46     	; 0x36c8 <main+0x1a4>
                                  case 'a': SERVO_voidRotate1(90); break;             // Rotate Servo 1 to 90
    369a:	8a e5       	ldi	r24, 0x5A	; 90
    369c:	0e 94 47 14 	call	0x288e	; 0x288e <SERVO_voidRotate1>
    36a0:	13 c0       	rjmp	.+38     	; 0x36c8 <main+0x1a4>
                                  case 'b': SERVO_voidRotate1(0); break;              // Rotate Servo 1 to 0
    36a2:	80 e0       	ldi	r24, 0x00	; 0
    36a4:	0e 94 47 14 	call	0x288e	; 0x288e <SERVO_voidRotate1>
    36a8:	0f c0       	rjmp	.+30     	; 0x36c8 <main+0x1a4>
                                  case 'c': SERVO_voidRotate3(0); break;              // Rotate Servo 3 to 0
    36aa:	80 e0       	ldi	r24, 0x00	; 0
    36ac:	0e 94 9f 14 	call	0x293e	; 0x293e <SERVO_voidRotate3>
    36b0:	0b c0       	rjmp	.+22     	; 0x36c8 <main+0x1a4>
                                  case 'd': SERVO_voidRotate3(90); break;             // Rotate Servo 3 to 90
    36b2:	8a e5       	ldi	r24, 0x5A	; 90
    36b4:	0e 94 9f 14 	call	0x293e	; 0x293e <SERVO_voidRotate3>
    36b8:	07 c0       	rjmp	.+14     	; 0x36c8 <main+0x1a4>
                                  case 'x': SERVO_voidRotate4(0); break;              // Rotate Servo 4 to 0
    36ba:	80 e0       	ldi	r24, 0x00	; 0
    36bc:	0e 94 bb 14 	call	0x2976	; 0x2976 <SERVO_voidRotate4>
    36c0:	03 c0       	rjmp	.+6      	; 0x36c8 <main+0x1a4>
                                  case 'z': SERVO_voidRotate4(90); break;             // Rotate Servo 4 to 90
    36c2:	8a e5       	ldi	r24, 0x5A	; 90
    36c4:	0e 94 bb 14 	call	0x2976	; 0x2976 <SERVO_voidRotate4>
                              }

                /*** Send HTTP Response to WiFi Module ***/
                UART_voidSendStringSync("AT+CIPSEND=0,47\r\n");  // Notify WiFi module about response length
    36c8:	8f ea       	ldi	r24, 0xAF	; 175
    36ca:	90 e0       	ldi	r25, 0x00	; 0
    36cc:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    36d0:	80 e0       	ldi	r24, 0x00	; 0
    36d2:	90 e0       	ldi	r25, 0x00	; 0
    36d4:	aa ef       	ldi	r26, 0xFA	; 250
    36d6:	b3 e4       	ldi	r27, 0x43	; 67
    36d8:	89 8f       	std	Y+25, r24	; 0x19
    36da:	9a 8f       	std	Y+26, r25	; 0x1a
    36dc:	ab 8f       	std	Y+27, r26	; 0x1b
    36de:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36e0:	69 8d       	ldd	r22, Y+25	; 0x19
    36e2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    36e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    36e6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    36e8:	20 e0       	ldi	r18, 0x00	; 0
    36ea:	30 e0       	ldi	r19, 0x00	; 0
    36ec:	4a ef       	ldi	r20, 0xFA	; 250
    36ee:	54 e4       	ldi	r21, 0x44	; 68
    36f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36f4:	dc 01       	movw	r26, r24
    36f6:	cb 01       	movw	r24, r22
    36f8:	8d 8b       	std	Y+21, r24	; 0x15
    36fa:	9e 8b       	std	Y+22, r25	; 0x16
    36fc:	af 8b       	std	Y+23, r26	; 0x17
    36fe:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3700:	6d 89       	ldd	r22, Y+21	; 0x15
    3702:	7e 89       	ldd	r23, Y+22	; 0x16
    3704:	8f 89       	ldd	r24, Y+23	; 0x17
    3706:	98 8d       	ldd	r25, Y+24	; 0x18
    3708:	20 e0       	ldi	r18, 0x00	; 0
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	40 e8       	ldi	r20, 0x80	; 128
    370e:	5f e3       	ldi	r21, 0x3F	; 63
    3710:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3714:	88 23       	and	r24, r24
    3716:	2c f4       	brge	.+10     	; 0x3722 <main+0x1fe>
		__ticks = 1;
    3718:	81 e0       	ldi	r24, 0x01	; 1
    371a:	90 e0       	ldi	r25, 0x00	; 0
    371c:	9c 8b       	std	Y+20, r25	; 0x14
    371e:	8b 8b       	std	Y+19, r24	; 0x13
    3720:	3f c0       	rjmp	.+126    	; 0x37a0 <main+0x27c>
	else if (__tmp > 65535)
    3722:	6d 89       	ldd	r22, Y+21	; 0x15
    3724:	7e 89       	ldd	r23, Y+22	; 0x16
    3726:	8f 89       	ldd	r24, Y+23	; 0x17
    3728:	98 8d       	ldd	r25, Y+24	; 0x18
    372a:	20 e0       	ldi	r18, 0x00	; 0
    372c:	3f ef       	ldi	r19, 0xFF	; 255
    372e:	4f e7       	ldi	r20, 0x7F	; 127
    3730:	57 e4       	ldi	r21, 0x47	; 71
    3732:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3736:	18 16       	cp	r1, r24
    3738:	4c f5       	brge	.+82     	; 0x378c <main+0x268>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    373a:	69 8d       	ldd	r22, Y+25	; 0x19
    373c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    373e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3740:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3742:	20 e0       	ldi	r18, 0x00	; 0
    3744:	30 e0       	ldi	r19, 0x00	; 0
    3746:	40 e2       	ldi	r20, 0x20	; 32
    3748:	51 e4       	ldi	r21, 0x41	; 65
    374a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    374e:	dc 01       	movw	r26, r24
    3750:	cb 01       	movw	r24, r22
    3752:	bc 01       	movw	r22, r24
    3754:	cd 01       	movw	r24, r26
    3756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    375a:	dc 01       	movw	r26, r24
    375c:	cb 01       	movw	r24, r22
    375e:	9c 8b       	std	Y+20, r25	; 0x14
    3760:	8b 8b       	std	Y+19, r24	; 0x13
    3762:	0f c0       	rjmp	.+30     	; 0x3782 <main+0x25e>
    3764:	88 ec       	ldi	r24, 0xC8	; 200
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	9a 8b       	std	Y+18, r25	; 0x12
    376a:	89 8b       	std	Y+17, r24	; 0x11
    376c:	89 89       	ldd	r24, Y+17	; 0x11
    376e:	9a 89       	ldd	r25, Y+18	; 0x12
    3770:	01 97       	sbiw	r24, 0x01	; 1
    3772:	f1 f7       	brne	.-4      	; 0x3770 <main+0x24c>
    3774:	9a 8b       	std	Y+18, r25	; 0x12
    3776:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3778:	8b 89       	ldd	r24, Y+19	; 0x13
    377a:	9c 89       	ldd	r25, Y+20	; 0x14
    377c:	01 97       	sbiw	r24, 0x01	; 1
    377e:	9c 8b       	std	Y+20, r25	; 0x14
    3780:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3782:	8b 89       	ldd	r24, Y+19	; 0x13
    3784:	9c 89       	ldd	r25, Y+20	; 0x14
    3786:	00 97       	sbiw	r24, 0x00	; 0
    3788:	69 f7       	brne	.-38     	; 0x3764 <main+0x240>
    378a:	14 c0       	rjmp	.+40     	; 0x37b4 <main+0x290>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    378c:	6d 89       	ldd	r22, Y+21	; 0x15
    378e:	7e 89       	ldd	r23, Y+22	; 0x16
    3790:	8f 89       	ldd	r24, Y+23	; 0x17
    3792:	98 8d       	ldd	r25, Y+24	; 0x18
    3794:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3798:	dc 01       	movw	r26, r24
    379a:	cb 01       	movw	r24, r22
    379c:	9c 8b       	std	Y+20, r25	; 0x14
    379e:	8b 8b       	std	Y+19, r24	; 0x13
    37a0:	8b 89       	ldd	r24, Y+19	; 0x13
    37a2:	9c 89       	ldd	r25, Y+20	; 0x14
    37a4:	98 8b       	std	Y+16, r25	; 0x10
    37a6:	8f 87       	std	Y+15, r24	; 0x0f
    37a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    37aa:	98 89       	ldd	r25, Y+16	; 0x10
    37ac:	01 97       	sbiw	r24, 0x01	; 1
    37ae:	f1 f7       	brne	.-4      	; 0x37ac <main+0x288>
    37b0:	98 8b       	std	Y+16, r25	; 0x10
    37b2:	8f 87       	std	Y+15, r24	; 0x0f
                _delay_ms(500);									 // Short delay for stability


                /*** Send HTTP response with a success message ***/
                UART_voidSendStringSync("HTTP/1.1 200 OK\r\nContent-Type: text/plain\r\n\r\nsokr");
    37b4:	81 ec       	ldi	r24, 0xC1	; 193
    37b6:	90 e0       	ldi	r25, 0x00	; 0
    37b8:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    37bc:	80 e0       	ldi	r24, 0x00	; 0
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	aa ef       	ldi	r26, 0xFA	; 250
    37c2:	b3 e4       	ldi	r27, 0x43	; 67
    37c4:	8b 87       	std	Y+11, r24	; 0x0b
    37c6:	9c 87       	std	Y+12, r25	; 0x0c
    37c8:	ad 87       	std	Y+13, r26	; 0x0d
    37ca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    37ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    37d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    37d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    37d4:	20 e0       	ldi	r18, 0x00	; 0
    37d6:	30 e0       	ldi	r19, 0x00	; 0
    37d8:	4a ef       	ldi	r20, 0xFA	; 250
    37da:	54 e4       	ldi	r21, 0x44	; 68
    37dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37e0:	dc 01       	movw	r26, r24
    37e2:	cb 01       	movw	r24, r22
    37e4:	8f 83       	std	Y+7, r24	; 0x07
    37e6:	98 87       	std	Y+8, r25	; 0x08
    37e8:	a9 87       	std	Y+9, r26	; 0x09
    37ea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    37ec:	6f 81       	ldd	r22, Y+7	; 0x07
    37ee:	78 85       	ldd	r23, Y+8	; 0x08
    37f0:	89 85       	ldd	r24, Y+9	; 0x09
    37f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    37f4:	20 e0       	ldi	r18, 0x00	; 0
    37f6:	30 e0       	ldi	r19, 0x00	; 0
    37f8:	40 e8       	ldi	r20, 0x80	; 128
    37fa:	5f e3       	ldi	r21, 0x3F	; 63
    37fc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3800:	88 23       	and	r24, r24
    3802:	2c f4       	brge	.+10     	; 0x380e <main+0x2ea>
		__ticks = 1;
    3804:	81 e0       	ldi	r24, 0x01	; 1
    3806:	90 e0       	ldi	r25, 0x00	; 0
    3808:	9e 83       	std	Y+6, r25	; 0x06
    380a:	8d 83       	std	Y+5, r24	; 0x05
    380c:	3f c0       	rjmp	.+126    	; 0x388c <main+0x368>
	else if (__tmp > 65535)
    380e:	6f 81       	ldd	r22, Y+7	; 0x07
    3810:	78 85       	ldd	r23, Y+8	; 0x08
    3812:	89 85       	ldd	r24, Y+9	; 0x09
    3814:	9a 85       	ldd	r25, Y+10	; 0x0a
    3816:	20 e0       	ldi	r18, 0x00	; 0
    3818:	3f ef       	ldi	r19, 0xFF	; 255
    381a:	4f e7       	ldi	r20, 0x7F	; 127
    381c:	57 e4       	ldi	r21, 0x47	; 71
    381e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3822:	18 16       	cp	r1, r24
    3824:	4c f5       	brge	.+82     	; 0x3878 <main+0x354>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3826:	6b 85       	ldd	r22, Y+11	; 0x0b
    3828:	7c 85       	ldd	r23, Y+12	; 0x0c
    382a:	8d 85       	ldd	r24, Y+13	; 0x0d
    382c:	9e 85       	ldd	r25, Y+14	; 0x0e
    382e:	20 e0       	ldi	r18, 0x00	; 0
    3830:	30 e0       	ldi	r19, 0x00	; 0
    3832:	40 e2       	ldi	r20, 0x20	; 32
    3834:	51 e4       	ldi	r21, 0x41	; 65
    3836:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    383a:	dc 01       	movw	r26, r24
    383c:	cb 01       	movw	r24, r22
    383e:	bc 01       	movw	r22, r24
    3840:	cd 01       	movw	r24, r26
    3842:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3846:	dc 01       	movw	r26, r24
    3848:	cb 01       	movw	r24, r22
    384a:	9e 83       	std	Y+6, r25	; 0x06
    384c:	8d 83       	std	Y+5, r24	; 0x05
    384e:	0f c0       	rjmp	.+30     	; 0x386e <main+0x34a>
    3850:	88 ec       	ldi	r24, 0xC8	; 200
    3852:	90 e0       	ldi	r25, 0x00	; 0
    3854:	9c 83       	std	Y+4, r25	; 0x04
    3856:	8b 83       	std	Y+3, r24	; 0x03
    3858:	8b 81       	ldd	r24, Y+3	; 0x03
    385a:	9c 81       	ldd	r25, Y+4	; 0x04
    385c:	01 97       	sbiw	r24, 0x01	; 1
    385e:	f1 f7       	brne	.-4      	; 0x385c <main+0x338>
    3860:	9c 83       	std	Y+4, r25	; 0x04
    3862:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3864:	8d 81       	ldd	r24, Y+5	; 0x05
    3866:	9e 81       	ldd	r25, Y+6	; 0x06
    3868:	01 97       	sbiw	r24, 0x01	; 1
    386a:	9e 83       	std	Y+6, r25	; 0x06
    386c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    386e:	8d 81       	ldd	r24, Y+5	; 0x05
    3870:	9e 81       	ldd	r25, Y+6	; 0x06
    3872:	00 97       	sbiw	r24, 0x00	; 0
    3874:	69 f7       	brne	.-38     	; 0x3850 <main+0x32c>
    3876:	14 c0       	rjmp	.+40     	; 0x38a0 <main+0x37c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3878:	6f 81       	ldd	r22, Y+7	; 0x07
    387a:	78 85       	ldd	r23, Y+8	; 0x08
    387c:	89 85       	ldd	r24, Y+9	; 0x09
    387e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3880:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3884:	dc 01       	movw	r26, r24
    3886:	cb 01       	movw	r24, r22
    3888:	9e 83       	std	Y+6, r25	; 0x06
    388a:	8d 83       	std	Y+5, r24	; 0x05
    388c:	8d 81       	ldd	r24, Y+5	; 0x05
    388e:	9e 81       	ldd	r25, Y+6	; 0x06
    3890:	9a 83       	std	Y+2, r25	; 0x02
    3892:	89 83       	std	Y+1, r24	; 0x01
    3894:	89 81       	ldd	r24, Y+1	; 0x01
    3896:	9a 81       	ldd	r25, Y+2	; 0x02
    3898:	01 97       	sbiw	r24, 0x01	; 1
    389a:	f1 f7       	brne	.-4      	; 0x3898 <main+0x374>
    389c:	9a 83       	std	Y+2, r25	; 0x02
    389e:	89 83       	std	Y+1, r24	; 0x01
                _delay_ms(500);			// Short delay for stability

                /*** Close the TCP connection ***/
                UART_voidSendStringSync("AT+CIPCLOSE=0\r\n");
    38a0:	83 ef       	ldi	r24, 0xF3	; 243
    38a2:	90 e0       	ldi	r25, 0x00	; 0
    38a4:	0e 94 21 07 	call	0xe42	; 0xe42 <UART_voidSendStringSync>
    38a8:	5b ce       	rjmp	.-842    	; 0x3560 <main+0x3c>

000038aa <__mulsi3>:
    38aa:	62 9f       	mul	r22, r18
    38ac:	d0 01       	movw	r26, r0
    38ae:	73 9f       	mul	r23, r19
    38b0:	f0 01       	movw	r30, r0
    38b2:	82 9f       	mul	r24, r18
    38b4:	e0 0d       	add	r30, r0
    38b6:	f1 1d       	adc	r31, r1
    38b8:	64 9f       	mul	r22, r20
    38ba:	e0 0d       	add	r30, r0
    38bc:	f1 1d       	adc	r31, r1
    38be:	92 9f       	mul	r25, r18
    38c0:	f0 0d       	add	r31, r0
    38c2:	83 9f       	mul	r24, r19
    38c4:	f0 0d       	add	r31, r0
    38c6:	74 9f       	mul	r23, r20
    38c8:	f0 0d       	add	r31, r0
    38ca:	65 9f       	mul	r22, r21
    38cc:	f0 0d       	add	r31, r0
    38ce:	99 27       	eor	r25, r25
    38d0:	72 9f       	mul	r23, r18
    38d2:	b0 0d       	add	r27, r0
    38d4:	e1 1d       	adc	r30, r1
    38d6:	f9 1f       	adc	r31, r25
    38d8:	63 9f       	mul	r22, r19
    38da:	b0 0d       	add	r27, r0
    38dc:	e1 1d       	adc	r30, r1
    38de:	f9 1f       	adc	r31, r25
    38e0:	bd 01       	movw	r22, r26
    38e2:	cf 01       	movw	r24, r30
    38e4:	11 24       	eor	r1, r1
    38e6:	08 95       	ret

000038e8 <__divmodhi4>:
    38e8:	97 fb       	bst	r25, 7
    38ea:	09 2e       	mov	r0, r25
    38ec:	07 26       	eor	r0, r23
    38ee:	0a d0       	rcall	.+20     	; 0x3904 <__divmodhi4_neg1>
    38f0:	77 fd       	sbrc	r23, 7
    38f2:	04 d0       	rcall	.+8      	; 0x38fc <__divmodhi4_neg2>
    38f4:	2e d0       	rcall	.+92     	; 0x3952 <__udivmodhi4>
    38f6:	06 d0       	rcall	.+12     	; 0x3904 <__divmodhi4_neg1>
    38f8:	00 20       	and	r0, r0
    38fa:	1a f4       	brpl	.+6      	; 0x3902 <__divmodhi4_exit>

000038fc <__divmodhi4_neg2>:
    38fc:	70 95       	com	r23
    38fe:	61 95       	neg	r22
    3900:	7f 4f       	sbci	r23, 0xFF	; 255

00003902 <__divmodhi4_exit>:
    3902:	08 95       	ret

00003904 <__divmodhi4_neg1>:
    3904:	f6 f7       	brtc	.-4      	; 0x3902 <__divmodhi4_exit>
    3906:	90 95       	com	r25
    3908:	81 95       	neg	r24
    390a:	9f 4f       	sbci	r25, 0xFF	; 255
    390c:	08 95       	ret

0000390e <__udivmodsi4>:
    390e:	a1 e2       	ldi	r26, 0x21	; 33
    3910:	1a 2e       	mov	r1, r26
    3912:	aa 1b       	sub	r26, r26
    3914:	bb 1b       	sub	r27, r27
    3916:	fd 01       	movw	r30, r26
    3918:	0d c0       	rjmp	.+26     	; 0x3934 <__udivmodsi4_ep>

0000391a <__udivmodsi4_loop>:
    391a:	aa 1f       	adc	r26, r26
    391c:	bb 1f       	adc	r27, r27
    391e:	ee 1f       	adc	r30, r30
    3920:	ff 1f       	adc	r31, r31
    3922:	a2 17       	cp	r26, r18
    3924:	b3 07       	cpc	r27, r19
    3926:	e4 07       	cpc	r30, r20
    3928:	f5 07       	cpc	r31, r21
    392a:	20 f0       	brcs	.+8      	; 0x3934 <__udivmodsi4_ep>
    392c:	a2 1b       	sub	r26, r18
    392e:	b3 0b       	sbc	r27, r19
    3930:	e4 0b       	sbc	r30, r20
    3932:	f5 0b       	sbc	r31, r21

00003934 <__udivmodsi4_ep>:
    3934:	66 1f       	adc	r22, r22
    3936:	77 1f       	adc	r23, r23
    3938:	88 1f       	adc	r24, r24
    393a:	99 1f       	adc	r25, r25
    393c:	1a 94       	dec	r1
    393e:	69 f7       	brne	.-38     	; 0x391a <__udivmodsi4_loop>
    3940:	60 95       	com	r22
    3942:	70 95       	com	r23
    3944:	80 95       	com	r24
    3946:	90 95       	com	r25
    3948:	9b 01       	movw	r18, r22
    394a:	ac 01       	movw	r20, r24
    394c:	bd 01       	movw	r22, r26
    394e:	cf 01       	movw	r24, r30
    3950:	08 95       	ret

00003952 <__udivmodhi4>:
    3952:	aa 1b       	sub	r26, r26
    3954:	bb 1b       	sub	r27, r27
    3956:	51 e1       	ldi	r21, 0x11	; 17
    3958:	07 c0       	rjmp	.+14     	; 0x3968 <__udivmodhi4_ep>

0000395a <__udivmodhi4_loop>:
    395a:	aa 1f       	adc	r26, r26
    395c:	bb 1f       	adc	r27, r27
    395e:	a6 17       	cp	r26, r22
    3960:	b7 07       	cpc	r27, r23
    3962:	10 f0       	brcs	.+4      	; 0x3968 <__udivmodhi4_ep>
    3964:	a6 1b       	sub	r26, r22
    3966:	b7 0b       	sbc	r27, r23

00003968 <__udivmodhi4_ep>:
    3968:	88 1f       	adc	r24, r24
    396a:	99 1f       	adc	r25, r25
    396c:	5a 95       	dec	r21
    396e:	a9 f7       	brne	.-22     	; 0x395a <__udivmodhi4_loop>
    3970:	80 95       	com	r24
    3972:	90 95       	com	r25
    3974:	bc 01       	movw	r22, r24
    3976:	cd 01       	movw	r24, r26
    3978:	08 95       	ret

0000397a <__prologue_saves__>:
    397a:	2f 92       	push	r2
    397c:	3f 92       	push	r3
    397e:	4f 92       	push	r4
    3980:	5f 92       	push	r5
    3982:	6f 92       	push	r6
    3984:	7f 92       	push	r7
    3986:	8f 92       	push	r8
    3988:	9f 92       	push	r9
    398a:	af 92       	push	r10
    398c:	bf 92       	push	r11
    398e:	cf 92       	push	r12
    3990:	df 92       	push	r13
    3992:	ef 92       	push	r14
    3994:	ff 92       	push	r15
    3996:	0f 93       	push	r16
    3998:	1f 93       	push	r17
    399a:	cf 93       	push	r28
    399c:	df 93       	push	r29
    399e:	cd b7       	in	r28, 0x3d	; 61
    39a0:	de b7       	in	r29, 0x3e	; 62
    39a2:	ca 1b       	sub	r28, r26
    39a4:	db 0b       	sbc	r29, r27
    39a6:	0f b6       	in	r0, 0x3f	; 63
    39a8:	f8 94       	cli
    39aa:	de bf       	out	0x3e, r29	; 62
    39ac:	0f be       	out	0x3f, r0	; 63
    39ae:	cd bf       	out	0x3d, r28	; 61
    39b0:	09 94       	ijmp

000039b2 <__epilogue_restores__>:
    39b2:	2a 88       	ldd	r2, Y+18	; 0x12
    39b4:	39 88       	ldd	r3, Y+17	; 0x11
    39b6:	48 88       	ldd	r4, Y+16	; 0x10
    39b8:	5f 84       	ldd	r5, Y+15	; 0x0f
    39ba:	6e 84       	ldd	r6, Y+14	; 0x0e
    39bc:	7d 84       	ldd	r7, Y+13	; 0x0d
    39be:	8c 84       	ldd	r8, Y+12	; 0x0c
    39c0:	9b 84       	ldd	r9, Y+11	; 0x0b
    39c2:	aa 84       	ldd	r10, Y+10	; 0x0a
    39c4:	b9 84       	ldd	r11, Y+9	; 0x09
    39c6:	c8 84       	ldd	r12, Y+8	; 0x08
    39c8:	df 80       	ldd	r13, Y+7	; 0x07
    39ca:	ee 80       	ldd	r14, Y+6	; 0x06
    39cc:	fd 80       	ldd	r15, Y+5	; 0x05
    39ce:	0c 81       	ldd	r16, Y+4	; 0x04
    39d0:	1b 81       	ldd	r17, Y+3	; 0x03
    39d2:	aa 81       	ldd	r26, Y+2	; 0x02
    39d4:	b9 81       	ldd	r27, Y+1	; 0x01
    39d6:	ce 0f       	add	r28, r30
    39d8:	d1 1d       	adc	r29, r1
    39da:	0f b6       	in	r0, 0x3f	; 63
    39dc:	f8 94       	cli
    39de:	de bf       	out	0x3e, r29	; 62
    39e0:	0f be       	out	0x3f, r0	; 63
    39e2:	cd bf       	out	0x3d, r28	; 61
    39e4:	ed 01       	movw	r28, r26
    39e6:	08 95       	ret

000039e8 <memset>:
    39e8:	dc 01       	movw	r26, r24
    39ea:	01 c0       	rjmp	.+2      	; 0x39ee <memset+0x6>
    39ec:	6d 93       	st	X+, r22
    39ee:	41 50       	subi	r20, 0x01	; 1
    39f0:	50 40       	sbci	r21, 0x00	; 0
    39f2:	e0 f7       	brcc	.-8      	; 0x39ec <memset+0x4>
    39f4:	08 95       	ret

000039f6 <strstr>:
    39f6:	fb 01       	movw	r30, r22
    39f8:	51 91       	ld	r21, Z+
    39fa:	55 23       	and	r21, r21
    39fc:	a9 f0       	breq	.+42     	; 0x3a28 <strstr+0x32>
    39fe:	bf 01       	movw	r22, r30
    3a00:	dc 01       	movw	r26, r24
    3a02:	4d 91       	ld	r20, X+
    3a04:	45 17       	cp	r20, r21
    3a06:	41 11       	cpse	r20, r1
    3a08:	e1 f7       	brne	.-8      	; 0x3a02 <strstr+0xc>
    3a0a:	59 f4       	brne	.+22     	; 0x3a22 <strstr+0x2c>
    3a0c:	cd 01       	movw	r24, r26
    3a0e:	01 90       	ld	r0, Z+
    3a10:	00 20       	and	r0, r0
    3a12:	49 f0       	breq	.+18     	; 0x3a26 <strstr+0x30>
    3a14:	4d 91       	ld	r20, X+
    3a16:	40 15       	cp	r20, r0
    3a18:	41 11       	cpse	r20, r1
    3a1a:	c9 f3       	breq	.-14     	; 0x3a0e <strstr+0x18>
    3a1c:	fb 01       	movw	r30, r22
    3a1e:	41 11       	cpse	r20, r1
    3a20:	ef cf       	rjmp	.-34     	; 0x3a00 <strstr+0xa>
    3a22:	81 e0       	ldi	r24, 0x01	; 1
    3a24:	90 e0       	ldi	r25, 0x00	; 0
    3a26:	01 97       	sbiw	r24, 0x01	; 1
    3a28:	08 95       	ret

00003a2a <_exit>:
    3a2a:	f8 94       	cli

00003a2c <__stop_program>:
    3a2c:	ff cf       	rjmp	.-2      	; 0x3a2c <__stop_program>
