--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Logical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_DESER_INST/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: PLL_DESER_INST/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" 
TS_CLOCK / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 87 endpoints analyzed, 14 failing endpoints
 14 timing errors detected. (14 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.985ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_m_0 (SLICE_X56Y82.A6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_m_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 2)
  Clock Path Skew:      -3.508ns (0.375 - 3.883)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_m_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.DQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X56Y82.C5      net (fanout=15)       0.393   d_digif_serial_rst_OBUF
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y82.A6      net (fanout=2)        0.629   N318
    SLICE_X56Y82.CLK     Tas                   0.289   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_m[4]_txbuf_m[4]_mux_9_OUT<0>
                                                       DIGIF_INST/txbuf_m_0
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.941ns logic, 1.022ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/txbuf_m_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/txbuf_m_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.AQ      Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X56Y82.C4      net (fanout=9)        0.488   DIGIF_INST/flag_data
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y82.A6      net (fanout=2)        0.629   N318
    SLICE_X56Y82.CLK     Tas                   0.289   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_m[4]_txbuf_m[4]_mux_9_OUT<0>
                                                       DIGIF_INST/txbuf_m_0
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.941ns logic, 1.117ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_pream (FF)
  Destination:          DIGIF_INST/txbuf_m_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_pream to DIGIF_INST/txbuf_m_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.DQ      Tcko                  0.447   DIGIF_INST/flag_pream
                                                       DIGIF_INST/flag_pream
    SLICE_X56Y82.C2      net (fanout=9)        0.437   DIGIF_INST/flag_pream
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y82.A6      net (fanout=2)        0.629   N318
    SLICE_X56Y82.CLK     Tas                   0.289   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_m[4]_txbuf_m[4]_mux_9_OUT<0>
                                                       DIGIF_INST/txbuf_m_0
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.997ns logic, 1.066ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_l_0 (SLICE_X56Y83.B5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_l_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.881ns (Levels of Logic = 2)
  Clock Path Skew:      -3.510ns (0.373 - 3.883)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.DQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X56Y82.C5      net (fanout=15)       0.393   d_digif_serial_rst_OBUF
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y83.B5      net (fanout=2)        0.547   N318
    SLICE_X56Y83.CLK     Tas                   0.289   DIGIF_INST/txbuf_l<0>
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>
                                                       DIGIF_INST/txbuf_l_0
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.941ns logic, 0.940ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_pream (FF)
  Destination:          DIGIF_INST/txbuf_l_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_pream to DIGIF_INST/txbuf_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.DQ      Tcko                  0.447   DIGIF_INST/flag_pream
                                                       DIGIF_INST/flag_pream
    SLICE_X56Y82.C2      net (fanout=9)        0.437   DIGIF_INST/flag_pream
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y83.B5      net (fanout=2)        0.547   N318
    SLICE_X56Y83.CLK     Tas                   0.289   DIGIF_INST/txbuf_l<0>
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>
                                                       DIGIF_INST/txbuf_l_0
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.997ns logic, 0.984ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/txbuf_l_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/txbuf_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.AQ      Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X56Y82.C4      net (fanout=9)        0.488   DIGIF_INST/flag_data
    SLICE_X56Y82.CMUX    Tilo                  0.261   DIGIF_INST/flag_pream
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>_SW0_SW0
    SLICE_X56Y83.B5      net (fanout=2)        0.547   N318
    SLICE_X56Y83.CLK     Tas                   0.289   DIGIF_INST/txbuf_l<0>
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_10_OUT<0>
                                                       DIGIF_INST/txbuf_l_0
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.941ns logic, 1.035ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_l_4 (SLICE_X57Y81.B6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 2)
  Clock Path Skew:      -3.507ns (0.376 - 3.883)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.DQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X56Y82.C5      net (fanout=15)       0.393   d_digif_serial_rst_OBUF
    SLICE_X56Y82.C       Tilo                  0.204   DIGIF_INST/flag_pream
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311_SW0
    SLICE_X57Y81.B6      net (fanout=4)        0.462   N310
    SLICE_X57Y81.CLK     Tas                   0.322   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.917ns logic, 0.855ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_pream (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_pream to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.DQ      Tcko                  0.447   DIGIF_INST/flag_pream
                                                       DIGIF_INST/flag_pream
    SLICE_X56Y82.C2      net (fanout=9)        0.437   DIGIF_INST/flag_pream
    SLICE_X56Y82.C       Tilo                  0.204   DIGIF_INST/flag_pream
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311_SW0
    SLICE_X57Y81.B6      net (fanout=4)        0.462   N310
    SLICE_X57Y81.CLK     Tas                   0.322   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.973ns logic, 0.899ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.AQ      Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X56Y82.C4      net (fanout=9)        0.488   DIGIF_INST/flag_data
    SLICE_X56Y82.C       Tilo                  0.204   DIGIF_INST/flag_pream
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311_SW0
    SLICE_X57Y81.B6      net (fanout=4)        0.462   N310
    SLICE_X57Y81.CLK     Tas                   0.322   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.917ns logic, 0.950ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/SERIALIZE.wrd_cntr_2 (SLICE_X57Y83.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_1 (FF)
  Destination:          DIGIF_INST/SERIALIZE.wrd_cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_1 to DIGIF_INST/SERIALIZE.wrd_cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.BQ      Tcko                  0.198   DIGIF_INST/txbuf_m<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_1
    SLICE_X57Y83.B5      net (fanout=9)        0.096   DIGIF_INST/SERIALIZE.wrd_cntr<1>
    SLICE_X57Y83.CLK     Tah         (-Th)    -0.155   DIGIF_INST/txbuf_m<1>
                                                       DIGIF_INST/Mcount_SERIALIZE.wrd_cntr_xor<2>11
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.353ns logic, 0.096ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/SERIALIZE.wrd_cntr_0 (SLICE_X57Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_0 (FF)
  Destination:          DIGIF_INST/SERIALIZE.wrd_cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_0 to DIGIF_INST/SERIALIZE.wrd_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.198   DIGIF_INST/txbuf_m<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_0
    SLICE_X57Y83.A6      net (fanout=10)       0.048   DIGIF_INST/SERIALIZE.wrd_cntr<0>
    SLICE_X57Y83.CLK     Tah         (-Th)    -0.215   DIGIF_INST/txbuf_m<1>
                                                       DIGIF_INST/Mcount_SERIALIZE.wrd_cntr_xor<0>11_INV_0
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.413ns logic, 0.048ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/flag_pream (SLICE_X56Y82.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/flag_pream (FF)
  Destination:          DIGIF_INST/flag_pream (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/flag_pream to DIGIF_INST/flag_pream
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.DQ      Tcko                  0.234   DIGIF_INST/flag_pream
                                                       DIGIF_INST/flag_pream
    SLICE_X56Y82.D6      net (fanout=9)        0.034   DIGIF_INST/flag_pream
    SLICE_X56Y82.CLK     Tah         (-Th)    -0.197   DIGIF_INST/flag_pream
                                                       DIGIF_INST/flag_pream_rstpot
                                                       DIGIF_INST/flag_pream
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_250_INST/clkout3_buf/I0
  Logical resource: PLL_250_INST/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/txbuf_l<3>/CLK
  Logical resource: DIGIF_INST/d_digif_lsb_data/CK
  Location pin: SLICE_X58Y83.CLK
  Clock network: CLOCK_200
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIGIF_INST/txbuf_l<3>/SR
  Logical resource: DIGIF_INST/d_digif_lsb_data/SR
  Location pin: SLICE_X58Y83.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14083 paths analyzed, 7858 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.220ns.
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_5 (SLICE_X94Y161.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0TX_DESER_INST/I_DATA_5 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.136ns (Levels of Logic = 0)
  Clock Path Skew:      -3.510ns (0.149 - 3.659)
  Source Clock:         CLOCK_DESER_6BIT falling at 15.000ns
  Destination Clock:    CLOCK_100 rising at 20.000ns
  Clock Uncertainty:    0.464ns

  Clock Uncertainty:          0.464ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: G0TX_DESER_INST/I_DATA_5 to I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y161.BQ     Tcko                  0.391   G0TX_DESER_INST/I_DATA<7>
                                                       G0TX_DESER_INST/I_DATA_5
    SLICE_X94Y161.CI     net (fanout=2)        0.680   G0TX_DESER_INST/I_DATA<5>
    SLICE_X94Y161.CLK    Tds                   0.065   I_DUAL_FIFO_LINE_COMBINE/I_DATA_SEG_DLY_7_0_41
                                                       I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.456ns logic, 0.680ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_6 (SLICE_X94Y161.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0TX_DESER_INST/I_DATA_6 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      -3.510ns (0.149 - 3.659)
  Source Clock:         CLOCK_DESER_6BIT falling at 15.000ns
  Destination Clock:    CLOCK_100 rising at 20.000ns
  Clock Uncertainty:    0.464ns

  Clock Uncertainty:          0.464ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: G0TX_DESER_INST/I_DATA_6 to I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y161.CQ     Tcko                  0.391   G0TX_DESER_INST/I_DATA<7>
                                                       G0TX_DESER_INST/I_DATA_6
    SLICE_X94Y161.BI     net (fanout=2)        0.674   G0TX_DESER_INST/I_DATA<6>
    SLICE_X94Y161.CLK    Tds                   0.030   I_DUAL_FIFO_LINE_COMBINE/I_DATA_SEG_DLY_7_0_41
                                                       I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_6
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.421ns logic, 0.674ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_1 (SLICE_X94Y161.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0TX_DESER_INST/I_DATA_1 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      -3.510ns (0.149 - 3.659)
  Source Clock:         CLOCK_DESER_6BIT falling at 15.000ns
  Destination Clock:    CLOCK_100 rising at 20.000ns
  Clock Uncertainty:    0.464ns

  Clock Uncertainty:          0.464ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: G0TX_DESER_INST/I_DATA_1 to I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y162.BQ     Tcko                  0.391   G0TX_DESER_INST/I_DATA<3>
                                                       G0TX_DESER_INST/I_DATA_1
    SLICE_X94Y161.CX     net (fanout=2)        0.595   G0TX_DESER_INST/I_DATA<1>
    SLICE_X94Y161.CLK    Tds                  -0.045   I_DUAL_FIFO_LINE_COMBINE/I_DATA_SEG_DLY_7_0_41
                                                       I_DUAL_FIFO_LINE_COMBINE/Mshreg_I_DATA_SEG_DLY_7_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.346ns logic, 0.595ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y58.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.069 - 0.061)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y119.AQ    Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0
    RAMB16_X4Y58.ADDRB4  net (fanout=9)        0.170   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
    RAMB16_X4Y58.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.134ns logic, 0.170ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y56.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AQ     Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9
    RAMB16_X3Y56.ADDRB13 net (fanout=4)        0.174   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<9>
    RAMB16_X3Y56.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.132ns logic, 0.174ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y56.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y114.AQ     Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    RAMB16_X3Y56.ADDRB5  net (fanout=8)        0.185   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<1>
    RAMB16_X3Y56.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.132ns logic, 0.185ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y21.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.333333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7576 paths analyzed, 5111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.707ns.
--------------------------------------------------------------------------------

Paths for end point d_digif_serial_rst (SLICE_X57Y82.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.735ns (Levels of Logic = 2)
  Clock Path Skew:      3.439ns (3.307 - -0.132)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y20.DOADO4   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X47Y52.A6      net (fanout=1)        1.362   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4>
    SLICE_X47Y52.A       Tilo                  0.259   LVAL_SEQ_OLD
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X54Y70.D3      net (fanout=1)        1.597   MEMDATA<4>
    SLICE_X54Y70.D       Tilo                  0.205   LVAL_DLY_PROC.skip_clks<0>
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X57Y82.CE      net (fanout=3)        1.346   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X57Y82.CLK     Tceck                 0.316   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (2.430ns logic, 4.305ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 2)
  Clock Path Skew:      3.437ns (3.307 - -0.130)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y21.DOADO4   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X47Y52.A4      net (fanout=1)        1.343   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4>
    SLICE_X47Y52.A       Tilo                  0.259   LVAL_SEQ_OLD
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X54Y70.D3      net (fanout=1)        1.597   MEMDATA<4>
    SLICE_X54Y70.D       Tilo                  0.205   LVAL_DLY_PROC.skip_clks<0>
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X57Y82.CE      net (fanout=3)        1.346   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X57Y82.CLK     Tceck                 0.316   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.430ns logic, 4.286ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 2)
  Clock Path Skew:      3.440ns (3.307 - -0.133)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.BQ      Tcko                  0.391   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X47Y52.A1      net (fanout=26)       1.665   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X47Y52.A       Tilo                  0.259   LVAL_SEQ_OLD
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
    SLICE_X54Y70.D3      net (fanout=1)        1.597   MEMDATA<4>
    SLICE_X54Y70.D       Tilo                  0.205   LVAL_DLY_PROC.skip_clks<0>
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X57Y82.CE      net (fanout=3)        1.346   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X57Y82.CLK     Tceck                 0.316   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.171ns logic, 4.608ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y64.WEA2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.484ns (Levels of Logic = 1)
  Clock Path Skew:      3.347ns (3.173 - -0.174)
  Source Clock:         CLOCK_100 rising at 20.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.AMUX   Tshcko                0.461   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X27Y130.A5     net (fanout=18)       9.063   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X27Y130.A      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X2Y64.WEA2    net (fanout=9)        1.401   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X2Y64.CLKA    Trcck_WEA             0.300   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.484ns (1.020ns logic, 10.464ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          30.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y130.AQ     Tcko                  0.447   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y130.A1     net (fanout=4)        0.621   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y130.A      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X2Y64.WEA2    net (fanout=9)        1.401   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X2Y64.CLKA    Trcck_WEA             0.300   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.006ns logic, 2.022ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y64.WEA3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.469ns (Levels of Logic = 1)
  Clock Path Skew:      3.347ns (3.173 - -0.174)
  Source Clock:         CLOCK_100 rising at 20.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.AMUX   Tshcko                0.461   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X27Y130.A5     net (fanout=18)       9.063   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X27Y130.A      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X2Y64.WEA3    net (fanout=9)        1.386   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X2Y64.CLKA    Trcck_WEA             0.300   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.469ns (1.020ns logic, 10.449ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          30.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y130.AQ     Tcko                  0.447   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y130.A1     net (fanout=4)        0.621   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X27Y130.A      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X2Y64.WEA3    net (fanout=9)        1.386   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X2Y64.CLKA    Trcck_WEA             0.300   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (1.006ns logic, 2.007ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (SLICE_X31Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 1)
  Clock Path Skew:      3.680ns (3.876 - 0.196)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X31Y101.A4     net (fanout=18)       2.952   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X31Y101.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.646   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)     0.101   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (0.577ns logic, 3.598ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         CLOCK_DESER_6BIT rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.BQ     Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A5     net (fanout=4)        0.224   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.355   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)    -0.181   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.537ns logic, 0.579ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (SLICE_X31Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 1)
  Clock Path Skew:      3.680ns (3.876 - 0.196)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X31Y101.A4     net (fanout=18)       2.952   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X31Y101.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.646   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)     0.081   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.597ns logic, 3.598ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         CLOCK_DESER_6BIT rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.BQ     Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A5     net (fanout=4)        0.224   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.355   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)    -0.182   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.538ns logic, 0.579ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3 (SLICE_X31Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      3.680ns (3.876 - 0.196)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X31Y101.A4     net (fanout=18)       2.952   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X31Y101.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.646   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)     0.073   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.605ns logic, 3.598ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         CLOCK_DESER_6BIT rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.BQ     Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A5     net (fanout=4)        0.224   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y101.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X31Y101.CE     net (fanout=2)        0.355   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y101.CLK    Tckce       (-Th)    -0.187   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.543ns logic, 0.579ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y76.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y72.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y64.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|     11.970ns|            0|           16|            0|        21764|
| TS_PLL_250_INST_clk2x         |      5.000ns|      5.985ns|          N/A|           14|            0|          105|            0|
| TS_PLL_250_INST_clk0          |     10.000ns|     10.220ns|          N/A|            2|            0|        14083|            0|
| TS_PLL_DESER_INST_clkout1     |     30.000ns|     25.707ns|          N/A|            0|            0|         7576|            0|
| TS_CLOCK_DESER_1BIT           |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.600|    5.110|    4.742|    5.571|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 16  Score: 6071  (Setup/Max: 6071, Hold: 0)

Constraints cover 21764 paths, 0 nets, and 13461 connections

Design statistics:
   Minimum period:  25.707ns{1}   (Maximum frequency:  38.900MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 22 10:53:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



