Classic Timing Analyzer report for Seven_segment
Sat May 23 15:27:25 2015
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.765 ns    ; sw[16] ; ledr[16] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.765 ns        ; sw[16] ; ledr[16] ;
; N/A   ; None              ; 9.634 ns        ; sw[14] ; ledr[14] ;
; N/A   ; None              ; 9.598 ns        ; sw[13] ; ledr[13] ;
; N/A   ; None              ; 9.593 ns        ; sw[17] ; ledr[17] ;
; N/A   ; None              ; 9.404 ns        ; sw[15] ; ledr[15] ;
; N/A   ; None              ; 7.512 ns        ; sw[1]  ; hex0[0]  ;
; N/A   ; None              ; 7.488 ns        ; sw[1]  ; hex0[2]  ;
; N/A   ; None              ; 7.478 ns        ; sw[1]  ; hex0[1]  ;
; N/A   ; None              ; 7.264 ns        ; sw[1]  ; hex0[3]  ;
; N/A   ; None              ; 7.259 ns        ; sw[1]  ; hex0[4]  ;
; N/A   ; None              ; 7.251 ns        ; sw[1]  ; hex0[6]  ;
; N/A   ; None              ; 7.248 ns        ; sw[1]  ; hex0[5]  ;
; N/A   ; None              ; 7.202 ns        ; sw[0]  ; hex0[0]  ;
; N/A   ; None              ; 7.178 ns        ; sw[0]  ; hex0[2]  ;
; N/A   ; None              ; 7.171 ns        ; sw[0]  ; hex0[1]  ;
; N/A   ; None              ; 6.952 ns        ; sw[0]  ; hex0[3]  ;
; N/A   ; None              ; 6.948 ns        ; sw[0]  ; hex0[4]  ;
; N/A   ; None              ; 6.945 ns        ; sw[0]  ; hex0[6]  ;
; N/A   ; None              ; 6.937 ns        ; sw[0]  ; hex0[5]  ;
; N/A   ; None              ; 6.881 ns        ; sw[2]  ; hex0[0]  ;
; N/A   ; None              ; 6.857 ns        ; sw[2]  ; hex0[2]  ;
; N/A   ; None              ; 6.852 ns        ; sw[2]  ; hex0[1]  ;
; N/A   ; None              ; 6.632 ns        ; sw[2]  ; hex0[3]  ;
; N/A   ; None              ; 6.629 ns        ; sw[2]  ; hex0[4]  ;
; N/A   ; None              ; 6.624 ns        ; sw[2]  ; hex0[6]  ;
; N/A   ; None              ; 6.617 ns        ; sw[2]  ; hex0[5]  ;
; N/A   ; None              ; 6.495 ns        ; sw[0]  ; ledr[0]  ;
; N/A   ; None              ; 6.279 ns        ; sw[7]  ; ledr[7]  ;
; N/A   ; None              ; 6.226 ns        ; sw[3]  ; hex0[0]  ;
; N/A   ; None              ; 6.210 ns        ; sw[9]  ; ledr[9]  ;
; N/A   ; None              ; 6.193 ns        ; sw[3]  ; hex0[1]  ;
; N/A   ; None              ; 6.178 ns        ; sw[3]  ; hex0[2]  ;
; N/A   ; None              ; 5.977 ns        ; sw[3]  ; hex0[4]  ;
; N/A   ; None              ; 5.976 ns        ; sw[3]  ; hex0[3]  ;
; N/A   ; None              ; 5.976 ns        ; sw[1]  ; ledr[1]  ;
; N/A   ; None              ; 5.959 ns        ; sw[3]  ; hex0[6]  ;
; N/A   ; None              ; 5.941 ns        ; sw[3]  ; hex0[5]  ;
; N/A   ; None              ; 5.868 ns        ; sw[8]  ; ledr[8]  ;
; N/A   ; None              ; 5.783 ns        ; sw[3]  ; ledr[3]  ;
; N/A   ; None              ; 5.702 ns        ; sw[5]  ; ledr[5]  ;
; N/A   ; None              ; 5.696 ns        ; sw[12] ; ledr[12] ;
; N/A   ; None              ; 5.680 ns        ; sw[10] ; ledr[10] ;
; N/A   ; None              ; 5.638 ns        ; sw[11] ; ledr[11] ;
; N/A   ; None              ; 5.338 ns        ; sw[6]  ; ledr[6]  ;
; N/A   ; None              ; 5.280 ns        ; sw[4]  ; ledr[4]  ;
; N/A   ; None              ; 5.135 ns        ; sw[2]  ; ledr[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat May 23 15:27:24 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Seven_segment -c Seven_segment --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "sw[16]" to destination pin "ledr[16]" is 9.765 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'sw[16]'
    Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'ledr[16]'
    Info: Total cell delay = 3.650 ns ( 37.38 % )
    Info: Total interconnect delay = 6.115 ns ( 62.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Sat May 23 15:27:27 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


