Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 19 20:56:21 2026
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cd/clk_2s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.521        0.000                      0                   55        0.116        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.521        0.000                      0                   55        0.116        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.355%)  route 3.049ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     9.206    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.355%)  route 3.049ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     9.206    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.355%)  route 3.049ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     9.206    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[26]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.878%)  route 3.138ns (79.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     9.295    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[0]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    cd/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.878%)  route 3.138ns (79.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     9.295    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[1]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    cd/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.878%)  route 3.138ns (79.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     9.295    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    cd/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.878%)  route 3.138ns (79.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     9.295    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606    15.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    cd/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.146%)  route 2.911ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     9.068    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[20]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.146%)  route 2.911ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     9.068    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[21]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 cd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.146%)  route 2.911ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.726     5.329    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  cd/ctr_reg[3]/Q
                         net (fo=2, routed)           1.160     6.944    cd/ctr_reg[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  cd/ctr[0]_i_6/O
                         net (fo=1, routed)           0.641     7.709    cd/ctr[0]_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  cd/ctr[0]_i_3/O
                         net (fo=2, routed)           0.445     8.278    cd/clk_2s
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.402 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     9.068    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[22]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    cd/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  cd/ctr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    cd/ctr_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  cd/ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    cd/ctr_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  cd/ctr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    cd/ctr_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  cd/ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    cd/ctr_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y100         FDRE                                         r  cd/ctr_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  cd/ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    cd/ctr_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  cd/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    cd/ctr_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.088 r  cd/ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    cd/ctr_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.088 r  cd/ctr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.088    cd/ctr_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  cd/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.037    cd/ctr_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.091 r  cd/ctr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    cd/ctr_reg[12]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cd/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.605     1.524    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cd/ctr_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    cd/ctr_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  cd/ctr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    cd/ctr_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  cd/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cd/ctr_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  cd/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.037    cd/ctr_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.102 r  cd/ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.102    cd/ctr_reg[12]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    cd/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    cd/clk_2s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     cd/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    cd/ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    cd/ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    cd/ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    cd/ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    cd/ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    cd/ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    cd/ctr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    cd/clk_2s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    cd/clk_2s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     cd/ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     cd/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    cd/ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    cd/ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    cd/clk_2s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    cd/clk_2s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     cd/ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     cd/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    cd/ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    cd/ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    cd/ctr_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line27/tff3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 4.145ns (65.719%)  route 2.162ns (34.281%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff3/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line27/tff3/q_reg/Q
                         net (fo=3, routed)           2.162     2.581    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.726     6.306 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.306    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.009ns (65.248%)  route 2.135ns (34.752%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff2/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line27/tff2/q_reg/Q
                         net (fo=3, routed)           2.135     2.591    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.144 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.144    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 3.976ns (65.077%)  route 2.134ns (34.923%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           2.134     2.590    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.110 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.110    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 3.991ns (68.544%)  route 1.832ns (31.456%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff1/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line27/tff1/q_reg/Q
                         net (fo=4, routed)           1.832     2.288    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.823 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.823    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.477ns (42.287%)  route 2.015ns (57.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=6, routed)           2.015     3.492    nolabel_line27/tff0/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.477ns (42.287%)  route 2.015ns (57.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=6, routed)           2.015     3.492    nolabel_line27/tff1/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.477ns (42.287%)  route 2.015ns (57.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=6, routed)           2.015     3.492    nolabel_line27/tff2/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.477ns (42.287%)  route 2.015ns (57.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=6, routed)           2.015     3.492    nolabel_line27/tff3/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 0.744ns (44.238%)  route 0.938ns (55.762%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff3/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line27/tff3/q_reg/Q
                         net (fo=3, routed)           0.938     1.357    nolabel_line27/tff0/led_OBUF[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.325     1.682 r  nolabel_line27/tff0/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.682    nolabel_line27/tff3/q_reg_1
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.471ns  (logic 0.580ns (39.425%)  route 0.891ns (60.575%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff1/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line27/tff1/q_reg/Q
                         net (fo=4, routed)           0.891     1.347    nolabel_line27/tff1/q_reg_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I0_O)        0.124     1.471 r  nolabel_line27/tff1/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.471    nolabel_line27/tff2/q_reg_0
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff2/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.847%)  route 0.173ns (48.153%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           0.173     0.314    nolabel_line27/tff3/q_reg_3[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.359 r  nolabel_line27/tff3/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    nolabel_line27/tff1/q_reg_2
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.579%)  route 0.194ns (51.421%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           0.194     0.335    nolabel_line27/tff0/q_reg_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.042     0.377 r  nolabel_line27/tff0/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.377    nolabel_line27/tff3/q_reg_1
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           0.194     0.335    nolabel_line27/tff0/q_reg_0
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.045     0.380 r  nolabel_line27/tff0/q_i_1/O
                         net (fo=1, routed)           0.000     0.380    nolabel_line27/tff0/q_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line27/tff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.728%)  route 0.196ns (51.272%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           0.196     0.337    nolabel_line27/tff1/led_OBUF[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.382 r  nolabel_line27/tff1/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.382    nolabel_line27/tff2/q_reg_0
    SLICE_X1Y100         FDCE                                         r  nolabel_line27/tff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.244ns (23.833%)  route 0.781ns (76.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.781     1.026    nolabel_line27/tff0/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.244ns (23.833%)  route 0.781ns (76.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.781     1.026    nolabel_line27/tff1/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.244ns (23.833%)  route 0.781ns (76.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.781     1.026    nolabel_line27/tff2/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line27/tff3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.244ns (23.833%)  route 0.781ns (76.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.781     1.026    nolabel_line27/tff3/rst_IBUF
    SLICE_X1Y100         FDCE                                         f  nolabel_line27/tff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.377ns (76.945%)  route 0.413ns (23.055%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff1/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line27/tff1/q_reg/Q
                         net (fo=4, routed)           0.413     0.554    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.790 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.790    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/tff0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.362ns (71.243%)  route 0.550ns (28.757%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  nolabel_line27/tff0/q_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line27/tff0/q_reg/Q
                         net (fo=5, routed)           0.550     0.691    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.912 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.912    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.601ns (33.320%)  route 3.203ns (66.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     4.804    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.601ns (33.320%)  route 3.203ns (66.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     4.804    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.601ns (33.320%)  route 3.203ns (66.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     4.804    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.601ns (33.320%)  route 3.203ns (66.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.893     4.804    cd/ctr[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.606     5.029    cd/clk
    SLICE_X0Y99          FDRE                                         r  cd/ctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.601ns (33.946%)  route 3.114ns (66.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     4.715    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.601ns (33.946%)  route 3.114ns (66.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     4.715    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.601ns (33.946%)  route 3.114ns (66.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.804     4.715    cd/ctr[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y105         FDRE                                         r  cd/ctr_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.601ns (34.973%)  route 2.976ns (65.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     4.577    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.601ns (34.973%)  route 2.976ns (65.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     4.577    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.601ns (34.973%)  route 2.976ns (65.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.311     3.787    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.911 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.665     4.577    cd/ctr[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589     5.011    cd/clk
    SLICE_X0Y104         FDRE                                         r  cd/ctr_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/clk_2s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.289ns (24.489%)  route 0.893ns (75.511%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.893     1.137    cd/rst_IBUF
    SLICE_X1Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.182 r  cd/clk_2s_i_1/O
                         net (fo=1, routed)           0.000     1.182    cd/clk_2s_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  cd/clk_2s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X1Y101         FDRE                                         r  cd/clk_2s_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.289ns (21.708%)  route 1.044ns (78.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.147     1.333    cd/ctr[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.289ns (21.708%)  route 1.044ns (78.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.147     1.333    cd/ctr[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.289ns (21.708%)  route 1.044ns (78.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.147     1.333    cd/ctr[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.289ns (21.708%)  route 1.044ns (78.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.147     1.333    cd/ctr[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y101         FDRE                                         r  cd/ctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.289ns (20.850%)  route 1.099ns (79.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.202     1.388    cd/ctr[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.289ns (20.850%)  route 1.099ns (79.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.202     1.388    cd/ctr[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.289ns (20.850%)  route 1.099ns (79.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.202     1.388    cd/ctr[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.289ns (20.850%)  route 1.099ns (79.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.202     1.388    cd/ctr[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    cd/clk
    SLICE_X0Y102         FDRE                                         r  cd/ctr_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cd/ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.289ns (20.792%)  route 1.103ns (79.209%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.897     1.141    cd/rst_IBUF
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  cd/ctr[0]_i_1/O
                         net (fo=27, routed)          0.206     1.392    cd/ctr[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  cd/ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    cd/clk
    SLICE_X0Y103         FDRE                                         r  cd/ctr_reg[16]/C





