# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" \
"../../../../project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" \
"../../../../../ALU.v" \
"../../../../../ImmGen.v" \
"../../../../../InsCache.v" \
"../../../../../MEM_CACHE.v" \
"../../../../../decoder.v" \
"../../../../../encoder.v" \
"../../../../../register_32_32.v" \
"../../../../../saturatingCounter.v" \
"../../../../project_1.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
