#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jun  4 16:41:58 2021
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/ex_data_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 1)] Analyzing module m1_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Analyzing module cmsdk_ahb_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v(line number: 13)] Analyzing module tsmac_phy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Analyzing module pgs_tsmac_apb_modify_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Analyzing module pgs_tsmac_apb_port_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_core_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_gmii_to_rgmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Analyzing module pgs_tsmac_rgmii_gmii_convert_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_rgmii_to_gmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_rx_sm_v1_1 (library work)
W: Verilog-2006: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 109)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Analyzing module pecrc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Analyzing module pe_mcxmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Analyzing module pe_mcxmac_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Analyzing module pecar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecar.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Analyzing module pehst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pehst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Analyzing module pemgt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pemgt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Analyzing module perfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/perfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Analyzing module permc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/permc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Analyzing module petfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Analyzing module petmc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petmc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/rst_gen.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/rst_gen.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/rst_gen.v(line number: 1)] Analyzing module rst_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/rst_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_decoder.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_decoder.vp(line number: 164)] Analyzing module ahb_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_def_slave.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_def_slave.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_def_slave.vp(line number: 115)] Analyzing module ahb_def_slave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_def_slave.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_mux.vp(line number: 242)] Analyzing module ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_adder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_adder.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_adder.vp(line number: 105)] Analyzing module cm1_adder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_adder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ahb.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ahb.vp(line number: 975)] Analyzing module cm1_ahb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_alu_dec.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_alu_dec.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_alu_dec.vp(line number: 189)] Analyzing module cm1_alu_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_alu_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_core.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_core.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_core.vp(line number: 624)] Analyzing module cm1_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl.vp(line number: 2190)] Analyzing module cm1_ctl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Analyzing module cm1_ctl_add3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl_add3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_dec.vp(line number: 132)] Analyzing module cm1_dbg_ahb_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_mux.vp(line number: 130)] Analyzing module cm1_dbg_ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_bp.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_bp.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_bp.vp(line number: 402)] Analyzing module cm1_dbg_bp (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_bp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ctl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ctl.vp(line number: 832)] Analyzing module cm1_dbg_ctl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_dw.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_dw.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_dw.vp(line number: 588)] Analyzing module cm1_dbg_dw (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_dw.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx.vp(line number: 428)] Analyzing module cm1_dbg_mtx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_dbg.vp(line number: 403)] Analyzing module cm1_dbg_mtx_dbg (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_sys.vp(line number: 339)] Analyzing module cm1_dbg_mtx_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_mtx_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_rom_tb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_rom_tb.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_rom_tb.vp(line number: 275)] Analyzing module cm1_dbg_rom_tb (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_rom_tb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_sys.vp(line number: 437)] Analyzing module cm1_dbg_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_tcm.vp(line number: 260)] Analyzing module cm1_dbg_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_tcm.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_decoder.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_decoder.vp(line number: 1165)] Analyzing module cm1_decoder (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dp.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dp.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dp.vp(line number: 985)] Analyzing module cm1_dp (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_excpt.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_excpt.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_excpt.vp(line number: 2255)] Analyzing module cm1_excpt (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_excpt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_fetch.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_fetch.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_fetch.vp(line number: 142)] Analyzing module cm1_fetch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_fetch.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Analyzing module cm1_mem_ctl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mem_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiplier.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiplier.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiplier.vp(line number: 111)] Analyzing module cm1_multiplier (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiplier.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Analyzing module cm1_multiply_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiply_shift.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp(line number: 88)] Analyzing module cm1_mux4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic.vp(line number: 450)] Analyzing module cm1_nvic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Analyzing module cm1_nvic_ahb (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb_os.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb_os.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Analyzing module cm1_nvic_ahb_os (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb_os.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_main.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_main.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_main.vp(line number: 225)] Analyzing module cm1_nvic_main (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_main.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Analyzing module cm1_nvic_pri_lvl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_num.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_num.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Analyzing module cm1_nvic_pri_num (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_num.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_tree.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_tree.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Analyzing module cm1_nvic_tree (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_tree.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_reg_bank.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_reg_bank.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_reg_bank.vp(line number: 130)] Analyzing module cm1_reg_bank (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_reg_bank.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_shifter.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_shifter.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_shifter.vp(line number: 233)] Analyzing module cm1_shifter (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_shifter.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1.vp(line number: 445)] Analyzing module CortexM1 (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Dbg.vp(line number: 921)] Analyzing module CortexM1Dbg (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1DbgIntegration.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1DbgIntegration.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1DbgIntegration.vp(line number: 442)] Analyzing module CortexM1DbgIntegration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1DbgIntegration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Integration.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Integration.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Integration.vp(line number: 253)] Analyzing module CortexM1Integration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Integration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAHBAP.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAHBAP.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAHBAP.vp(line number: 273)] Analyzing module DAPAHBAP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAHBAP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApAhbSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApAhbSync.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApAhbSync.vp(line number: 167)] Analyzing module DAPAhbApAhbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApAhbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDapSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDapSync.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDapSync.vp(line number: 183)] Analyzing module DAPAhbApDapSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDapSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApMst.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApMst.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApMst.vp(line number: 633)] Analyzing module DAPAhbApMst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApMst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSlv.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSlv.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSlv.vp(line number: 977)] Analyzing module DAPAhbApSlv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSlv.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSyn.vp(line number: 97)] Analyzing module DAPAhbApSyn (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPAhbApSyn.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDecMux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDecMux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDecMux.vp(line number: 104)] Analyzing module DAPDecMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDecMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbSync.vp(line number: 104)] Analyzing module DAPDpApbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpEnSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpEnSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpEnSync.vp(line number: 97)] Analyzing module DAPDpEnSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpEnSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpIMux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpIMux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpIMux.vp(line number: 243)] Analyzing module DAPDpIMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpIMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpSync.vp(line number: 95)] Analyzing module DAPDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPJtagDpProtocol.vp(line number: 711)] Analyzing module DAPJtagDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPJtagDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpApbIf.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpApbIf.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpApbIf.vp(line number: 434)] Analyzing module DAPSwDpApbIf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpApbIf.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpProtocol.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpProtocol.vp(line number: 1270)] Analyzing module DAPSwDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpSync.vp(line number: 113)] Analyzing module DAPSwDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSWJDP.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSWJDP.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSWJDP.vp(line number: 354)] Analyzing module DAPSWJDP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSWJDP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwjWatcher.vp(line number: 278)] Analyzing module DAPSwjWatcher (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DAPSwjWatcher.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCM.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCM.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCM.vp(line number: 231)] Analyzing module DTCM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCMDBG.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCMDBG.vp(line number: 265)] Analyzing module DTCMDBG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Analyzing module integration_kit_dbg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 231)] Analyzing module ITCM (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 351)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCMDBG.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCMDBG.vp(line number: 268)] Analyzing module ITCMDBG (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCMDBG.vp(line number: 432)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Analyzing module cmsdk_ahb_dcache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Analyzing module D_Cache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Analyzing module cmsdk_ahb_ethernet_dmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Analyzing module Ethernet_DMAC (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Analyzing module cmsdk_ahb_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Analyzing module cmsdk_ahb_to_iop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Analyzing module cmsdk_ahb_icache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Analyzing module I_Cache (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 195)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 199)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Analyzing module cmsdk_ahb_to_apb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Analyzing module cmsdk_apb_i2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Analyzing module cmsdk_apb_slave_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Analyzing module cmsdk_apb_spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Analyzing module cmsdk_apb_subsystem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Analyzing module cmsdk_apb_timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Analyzing module cmsdk_apb_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Analyzing module cmsdk_apb_watchdog (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Analyzing module cmsdk_apb_watchdog_frc (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Analyzing module cmsdk_iop_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/tx_speedup.vp(line number: 242)] Analyzing module tx_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/tx_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 147)] Analyzing module udp_hw_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/udp_hw_speedup/udp_hw_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_cmd.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_cmd.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_cmd.v(line number: 2)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_cmd.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v(line number: 6)] Analyzing module sd_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v(line number: 2)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/aq_axi_master.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/aq_axi_master.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_read.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_read.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_write.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_write.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_write_req_gen.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_5_ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Analyzing module DCACHE_TAG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Analyzing module ICACHE_TAG0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Analyzing module ICACHE_TAG1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Analyzing module ICACHE_INS0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Analyzing module ICACHE_INS1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Analyzing module RX_RING (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Analyzing module DCACHE_SRAM0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Analyzing module DCACHE_SRAM1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Analyzing module DCACHE_SRAM2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Analyzing module DCACHE_SRAM3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Analyzing module TEST_RAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Analyzing module PGL_SDPRAM_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Analyzing module TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Analyzing module RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Analyzing module ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Analyzing module TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Analyzing module DDR3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TX_FIFO (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_FIFO (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_RING (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TEST_RAM (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ex_data_fifo (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_PGL_SDPRAM_11 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_TAG (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM2 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM3 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/SD_Int_5_23/pnr} C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Start rtl-elaborate.
I: Module "m1_soc_top" is set as top module.
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 1)] Elaborating module m1_soc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 116)] Net clkfb in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 119)] Net pfden in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 120)] Net clkout0_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_2pad_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 122)] Net clkout1_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 123)] Net clkout2_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 124)] Net clkout3_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 125)] Net clkout4_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 126)] Net clkout5_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 127)] Net dyn_idiv in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 128)] Net dyn_odiv0 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv1 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv2 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv3 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv4 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 133)] Net dyn_fdiv in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 134)] Net dyn_duty0 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty1 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty2 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty3 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty4 in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 147)] Net icp_base in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 148)] Net icp_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 149)] Net lpfres_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 150)] Net cripple_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 151)] Net phase_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 152)] Net phase_dir in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 153)] Net phase_step_n in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 154)] Net load_phase in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PLL/PLL.v(line number: 155)] Net dyn_mdiv in module PLL does not have a driver, tie it to 0
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/rst_gen.v(line number: 1)] Elaborating module rst_gen
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v(line number: 6)] Elaborating module sd_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_cmd.v(line number: 2)] Elaborating module sd_card_cmd
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v(line number: 2)] Elaborating module spi_master
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Elaborating module integration_kit_dbg
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1Integration.vp(line number: 253)] Elaborating module CortexM1Integration
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/CortexM1.vp(line number: 445)] Elaborating module CortexM1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_core.vp(line number: 624)] Elaborating module cm1_core
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_fetch.vp(line number: 142)] Elaborating module cm1_fetch
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl.vp(line number: 2190)] Elaborating module cm1_ctl
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_decoder.vp(line number: 1165)] Elaborating module cm1_decoder
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Elaborating module cm1_ctl_add3
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_excpt.vp(line number: 2255)] Elaborating module cm1_excpt
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_dp.vp(line number: 985)] Elaborating module cm1_dp
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_reg_bank.vp(line number: 130)] Elaborating module cm1_reg_bank
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_alu_dec.vp(line number: 189)] Elaborating module cm1_alu_dec
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_adder.vp(line number: 105)] Elaborating module cm1_adder
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Elaborating module cm1_multiply_shift
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_shifter.vp(line number: 233)] Elaborating module cm1_shifter
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_multiplier.vp(line number: 111)] Elaborating module cm1_multiplier
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Elaborating module cm1_mem_ctl
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic.vp(line number: 450)] Elaborating module cm1_nvic
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Elaborating module cm1_nvic_ahb
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Elaborating module cm1_nvic_ahb_os
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Elaborating module cm1_nvic_tree
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Elaborating module cm1_nvic_pri_num
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_nvic_main.vp(line number: 225)] Elaborating module cm1_nvic_main
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/cm1_ahb.vp(line number: 975)] Elaborating module cm1_ahb
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 231)] Elaborating module ITCM
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 352)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/itcm3"
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 353)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/itcm2"
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 354)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/itcm1"
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/ITCM.vp(line number: 355)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/itcm0"
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/DTCM.vp(line number: 231)] Elaborating module DTCM
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Elaborating module cmsdk_ahb_gpio
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Elaborating module cmsdk_ahb_to_iop
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Elaborating module cmsdk_iop_gpio
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Elaborating module cmsdk_ahb_mem
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Elaborating module cmsdk_ahb_icache
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Elaborating module I_Cache
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 196)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/LRU0.dat"
I: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 200)] Memory initial value is from "C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/LRU1.dat"
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Elaborating module ICACHE_TAG0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 690)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1793)] Elaborating module GTP_DRM9K
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 113)] Net rd_oce in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Elaborating module ICACHE_TAG1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG1
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 113)] Net rd_oce in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Elaborating module ICACHE_INS0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 104)] Net wr_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 106)] Net wr_byte_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 111)] Net rd_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 113)] Net rd_oce in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Elaborating module ICACHE_INS1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS1
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 104)] Net wr_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 106)] Net wr_byte_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 111)] Net rd_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 113)] Net rd_oce in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Elaborating module cmsdk_ahb_dcache
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Elaborating module D_Cache
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Elaborating module DCACHE_TAG
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_TAG
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 104)] Net wr_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 106)] Net wr_byte_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 107)] Net wr_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 111)] Net rd_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 113)] Net rd_oce in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 114)] Net rd_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Elaborating module DCACHE_SRAM0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 117)] Net rd_oce in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Elaborating module DCACHE_SRAM1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM1
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 117)] Net rd_oce in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Elaborating module DCACHE_SRAM2
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM2
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 117)] Net rd_oce in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Elaborating module DCACHE_SRAM3
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM3
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 117)] Net rd_oce in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 470)] Net i in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 473)] Net dram_wr_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 474)] Net dram_rd_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 476)] Net dram_rd_data_dly in module D_Cache does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Elaborating module cmsdk_ahb_ethernet_dmac
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Elaborating module Ethernet_DMAC
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Elaborating module TX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TX_FIFO
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 103)] Net wr_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 105)] Net wr_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 106)] Net wr_byte_en in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 111)] Net rd_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 113)] Net rd_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 114)] Net rd_oce in module TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Elaborating module RX_RING
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_RING
C: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 108)] Net wr_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 111)] Net wr_addr_strobe in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 115)] Net rd_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 117)] Net rd_oce in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_RING/RX_RING.v(line number: 118)] Net rd_addr_strobe in module RX_RING does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Elaborating module RX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_RX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_FIFO
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[2] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[3] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[4] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[5] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[6] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[7] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[9] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[10] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[11] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[12] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[13] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[14] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[15] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[16] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[20] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[21] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[22] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[23] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[24] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[25] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[27] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[28] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[29] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[30] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[31] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[32] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[33] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[34] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[38] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[39] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[40] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[41] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[42] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[43] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[45] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[46] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[47] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[48] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[49] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[50] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[51] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[52] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[56] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[57] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[58] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[59] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[60] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[61] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[63] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[64] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[65] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[66] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[67] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[68] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[69] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[70] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 103)] Net wr_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 105)] Net wr_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 106)] Net wr_byte_en in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 111)] Net rd_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 113)] Net rd_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 114)] Net rd_oce in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 519)] Net almost_full_tx_t in module Ethernet_DMAC does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_def_slave.vp(line number: 115)] Elaborating module ahb_def_slave
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Elaborating module cmsdk_apb_subsystem
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Elaborating module cmsdk_ahb_to_apb
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Elaborating module cmsdk_apb_slave_mux
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Elaborating module cmsdk_apb_watchdog
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Elaborating module cmsdk_apb_watchdog_frc
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Elaborating module cmsdk_apb_spi
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Elaborating module cmsdk_apb_i2c
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Elaborating module i2c_master_byte_ctrl
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 583)] Net uart1_overflow_int in module cmsdk_apb_subsystem does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_decoder.vp(line number: 164)] Elaborating module ahb_decoder
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/ahb/ahb_mux.vp(line number: 242)] Elaborating module ahb_mux
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin HALTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin DBGRESTARTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGNSW in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGTOP in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin TDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin nTDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/m1_core/integration_kit_dbg.vp(line number: 855)] Net gpio0_combintr in module integration_kit_dbg does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Elaborating module TEST_RAM
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TEST_RAM
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 478)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 111)] Net wr_byte_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 112)] Net wr_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 116)] Net rd_clk_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 118)] Net rd_oce in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 119)] Net rd_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_8_16bit.v(line number: 30)] Elaborating module cmos_8_16bit
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 81)] Net wrusedw in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/frame_wr/frame_read_write.v(line number: 83)] Net read_fifo_aclr in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 744)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 744)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 744)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 744)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 744)] Width mismatch between port write_len and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Elaborating module DDR3
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port awid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port bid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port arid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port araddr_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port arlock_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 789)] Width mismatch between port rid_1 and signal bound to it for instantiated module DDR3
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17179)] Elaborating module GTP_IOCLKDELAY
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Elaborating module TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI
C: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 112)] Net wr_byte_en in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 120)] Net rd_oce in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v(line number: 13)] Elaborating module tsmac_phy
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Elaborating module pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_gmii_to_rgmii_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_rgmii_to_gmii_v1_0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 33)] Net dpi_sts1 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 34)] Net dpi_sts2 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 35)] Net dpi_sts3 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 36)] Net dpi_sts4 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 37)] Net dpi_sts5 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 38)] Net dpi_sts6 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 39)] Net dpi_sts7 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_core_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_rx_sm_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Elaborating module PGL_SDPRAM_11
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_PGL_SDPRAM_11
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 108)] Net wr_clk_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 110)] Net wr_byte_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 111)] Net wr_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 117)] Net rd_oce in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 118)] Net rd_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Elaborating module pgs_tsmac_apb_modify_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Elaborating module pgs_tsmac_apb_port_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Elaborating module pe_mcxmac
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Elaborating module pe_mcxmac_core
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Elaborating module petmc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Elaborating module petfn_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
W: Directive parallel_case is effective
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Elaborating module perfn_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Elaborating module permc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Elaborating module pemgt
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Elaborating module pehst
I: Verilog-0003: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Elaborating module pecar
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port packet_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2019: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port crc_err_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Net PRDATA connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Net pad_nTRST connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Net pad_TCK connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Net pad_TMS connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Net pad_TDI connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 413)] Give initial value 0 for the no drive pin RX1 in module instance
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Give initial value 0 for the no drive pin RD_START in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Give initial value 0 for the no drive pin RD_ADRS in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Give initial value 0 for the no drive pin RD_LEN in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Give initial value 0 for the no drive pin RD_FIFO_FULL in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 669)] Give initial value 0 for the no drive pin RD_FIFO_AFULL in module instance
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 113)] Net PREADY in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 114)] Net PSLVERR in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 117)] Net p0_in in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 120)] Net p0_altfunc in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 142)] Net pll_pclk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 143)] Net ddr_pll_lock in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 169)] Net awaddr_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 170)] Net awvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 171)] Net awready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 172)] Net wdata_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 173)] Net wlast_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 174)] Net wvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 175)] Net wready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 178)] Net araddr_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 179)] Net arvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 180)] Net arready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 181)] Net rdata_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 182)] Net rlast_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 183)] Net rvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 184)] Net rready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 186)] Net tsmac_phy_pselx in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 187)] Net tsmac_phy_pwrite in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 188)] Net tsmac_phy_penable in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 189)] Net tsmac_phy_paddr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 190)] Net tsmac_phy_pwdata in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 223)] Net ui_clk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 224)] Net ui_clk_sync_rst in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 225)] Net init_calib_complete in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 226)] Net read_data_eep in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 233)] Net rd_burst_finish in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 234)] Net rd_burst_req in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 236)] Net rd_burst_len in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 238)] Net rd_burst_addr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 240)] Net rd_burst_data_valid in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 241)] Net rd_burst_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 243)] Net read_req in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 244)] Net read_req_ack in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 245)] Net read_en in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 246)] Net read_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 248)] Net write_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 251)] Net video_clk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 252)] Net video_clk5x in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 253)] Net hs in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 254)] Net vs in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 255)] Net de in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 256)] Net vout_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 261)] Net lut_index in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 262)] Net lut_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/M1_soc_top.v(line number: 310)] Net clk_200MHz in module m1_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
W: Sdm-2005: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v(line number: 61)] No value assigned under clock for signal DATA, possible generate latch.
W: Sdm-2004: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/sd_top.v(line number: 61)] Latch is generated for signal DATA, possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[26], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/1/Desktop/jc/SD_Int_5_23/src/spi_master.v(line number: 17)] Latch is generated for signal data_out, possible missing assignment in an if or case statement.
I: Sdm-0001: Found Ram BUF_W, depth=128, width=32.
I: Sdm-0001: Found Ram BUF_R, depth=128, width=32.
I: Removed inst wvalid_i that is redundant to wlast_i.
I: Removed inst wvalid_d that is redundant to wlast_d.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram LRU_c1, depth=256, width=1.
I: Sdm-0001: Found Ram LRU_c0, depth=256, width=1.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst hprot_dside that is redundant to asel_dside.
I: Removed inst asel_write that is redundant to HWRITE.
I: Removed inst ptxen that is redundant to itxen.
I: Removed inst tpst that is redundant to cwind.
I: Sdm-0001: Found Ram reg_file_a, depth=16, width=32.
I: Sdm-0001: Found Ram reg_file_b, depth=16, width=32.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
I: Removed inst pre_update_z_ex that is redundant to pre_update_n_ex.
I: Removed inst rst_fptr_align_de that is redundant to halt_hold1_de.
I: Removed inst txpf that is redundant to txcf.
I: Removed inst vltg that is redundant to rptd.
Executing : rtl-data-opt successfully.
Start FSM inference.
I: FSM sysreset_st[1:0]_fsm[1:0] inferred.
I: FSM state[4:0]_fsm[4:0] inferred.
I: FSM state[4:0]_fsm[4:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM excpt_state[4:0]_fsm[4:0] inferred.
I: FSM ahb_addr_state_0x[1:0]_fsm[1:0] inferred.
I: FSM ahb_addr_state_10[1:0]_fsm[1:0] inferred.
I: FSM ahb_addr_state_11[1:0]_fsm[1:0] inferred.
I: FSM cstate[1:0]_fsm[1:0] inferred.
I: FSM cstate0[1:0]_fsm[1:0] inferred.
I: FSM cstate0[1:0]_fsm[1:0] inferred.
I: FSM cstate[1:0]_fsm[1:0] inferred.
I: FSM invalid_state[3:0]_fsm[3:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
I: FSM flush_state[3:0]_fsm[3:0] inferred.
I: FSM cstate[1:0]_fsm[1:0] inferred.
I: FSM cstate0[1:0]_fsm[1:0] inferred.
I: FSM rx_state[3:0]_fsm[3:0] inferred.
I: FSM state_reg[2:0]_fsm[2:0] inferred.
I: FSM c_state[4:0]_fsm[4:0] inferred.
I: FSM c_state[4:0]_fsm[4:0] inferred.
I: FSM wr_state[2:0]_fsm[2:0] inferred.
I: FSM rd_state[2:0]_fsm[2:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N7_10 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N106 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N116 (bmsREDXOR).
I: Constant propagation done on N126 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N136 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N74_8 (bmsREDXOR).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 20.000 sec
Action compile: CPU time elapsed is 13.344 sec
Current time: Fri Jun  4 16:42:16 2021
Action compile: Peak memory pool usage is 183,603,200 bytes
