$date
	Sun Oct 23 09:44:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#246999
b1000 !
1"
#247002
b1000 &
b1000 %
1$
#247003
0"
#247006
b100 &
b100 %
#247010
b10 &
b10 %
#247014
b1 &
1#
b1 %
#247018
b0 &
b0 %
0#
0$
#1160355
b1101 !
1"
#1160358
b1101 &
b1101 %
1$
#1160359
0"
#1160362
b101000 &
b101000 %
#1160366
b10100 &
b10100 %
#1160370
b1010 &
b1010 %
#1160374
b101 &
b101 %
#1160378
b10000 &
b10000 %
#1160382
b1000 &
b1000 %
#1160386
b100 &
b100 %
#1160390
b10 &
b10 %
#1160394
b1 &
b1 %
1#
#1160398
b0 &
0#
b0 %
0$
#2166384
b101 !
1"
#2166386
b101 &
b101 %
1$
#2166387
0"
#2166390
b10000 &
b10000 %
#2166394
b1000 &
b1000 %
#2166398
b100 &
b100 %
#2166402
b10 &
b10 %
#2166406
b1 &
1#
b1 %
#2166410
b0 &
b0 %
0#
0$
#4500012
