
---------- Begin Simulation Statistics ----------
final_tick                               2139656814054                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479488                       # Simulator instruction rate (inst/s)
host_mem_usage                                8614188                       # Number of bytes of host memory used
host_op_rate                                   893688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3513.64                       # Real time elapsed on the host
host_tick_rate                              608957671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1684745878                       # Number of instructions simulated
sim_ops                                    3140095878                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.139657                       # Number of seconds simulated
sim_ticks                                2139656814054                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6425395838                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6425395838                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        158328586                       # Number of branches fetched
system.cpu1.committedInsts                  684745877                       # Number of instructions committed
system.cpu1.committedOps                   1240092826                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  193587537                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                     11273910                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   82872206                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       307638                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  893554392                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6425395825                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6425395825                       # Number of busy cycles
system.cpu1.num_cc_register_reads           826547861                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          387093987                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    129441705                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              16776883                       # Number of float alu accesses
system.cpu1.num_fp_insts                     16776883                       # number of float instructions
system.cpu1.num_fp_register_reads            17593181                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10344280                       # number of times the floating registers were written
system.cpu1.num_func_calls                   18626480                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1221466364                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1221466364                       # number of integer instructions
system.cpu1.num_int_register_reads         2446723597                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         986455722                       # number of times the integer registers were written
system.cpu1.num_load_insts                  193547979                       # Number of load instructions
system.cpu1.num_mem_refs                    276420178                       # number of memory refs
system.cpu1.num_store_insts                  82872199                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             12010826      0.97%      0.97% # Class of executed instruction
system.cpu1.op_class::IntAlu                938273163     75.66%     76.63% # Class of executed instruction
system.cpu1.op_class::IntMult                 2627720      0.21%     76.84% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3231649      0.26%     77.10% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2086490      0.17%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  356154      0.03%     77.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      32      0.00%     77.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  780858      0.06%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdMisc                4305756      0.35%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.71% # Class of executed instruction
system.cpu1.op_class::MemRead               191173954     15.42%     93.13% # Class of executed instruction
system.cpu1.op_class::MemWrite               77220388      6.23%     99.35% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2374025      0.19%     99.54% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           5651811      0.46%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1240092826                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  307                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17533924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35330918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     91334700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    182670342                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1894                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17426472                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       616522                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16917402                       # Transaction distribution
system.membus.trans_dist::ReadExReq            370522                       # Transaction distribution
system.membus.trans_dist::ReadExResp           370522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17426472                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     53127912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     53127912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               53127912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1178465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1178465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1178465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17796994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17796994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17796994                       # Request fanout histogram
system.membus.reqLayer4.occupancy         60334794695                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        95067607875                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37893402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37893402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37893402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37893402                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83649.894040                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83649.894040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83649.894040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83649.894040                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37591704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37591704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37591704                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37591704                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82983.894040                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82983.894040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82983.894040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82983.894040                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37893402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37893402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83649.894040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83649.894040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37591704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37591704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82983.894040                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82983.894040                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.766337                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.766337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802278                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802278                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 882551703195                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 882551703195                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 882551703195                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 882551703195                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70587.076771                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70587.076771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70587.076771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70587.076771                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2100                       # number of writebacks
system.cpu0.dcache.writebacks::total             2100                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 874224691209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 874224691209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 874224691209                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 874224691209                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69921.076771                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69921.076771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69921.076771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69921.076771                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 882501768180                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 882501768180                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70589.174720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70589.174720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 874175474808                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 874175474808                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69923.174720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69923.174720                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     49935015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     49935015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46278.975904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46278.975904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     49216401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     49216401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45612.975904                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45612.975904                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    893553576                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       893553576                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    893553576                       # number of overall hits
system.cpu1.icache.overall_hits::total      893553576                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          816                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           816                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          816                       # number of overall misses
system.cpu1.icache.overall_misses::total          816                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     68113818                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     68113818                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     68113818                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     68113818                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    893554392                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    893554392                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    893554392                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    893554392                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83472.816176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83472.816176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83472.816176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83472.816176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu1.icache.writebacks::total              304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          816                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     67570362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     67570362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     67570362                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     67570362                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82806.816176                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82806.816176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82806.816176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82806.816176                       # average overall mshr miss latency
system.cpu1.icache.replacements                   304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    893553576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      893553576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     68113818                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     68113818                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    893554392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    893554392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83472.816176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83472.816176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     67570362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     67570362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82806.816176                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82806.816176                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.230491                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          893554392                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1095042.147059                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   506.230491                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.988731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.988731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       7148435952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      7148435952                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    197628391                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       197628391                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    197628391                       # number of overall hits
system.cpu1.dcache.overall_hits::total      197628391                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     78831352                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      78831352                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     78831352                       # number of overall misses
system.cpu1.dcache.overall_misses::total     78831352                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1412874692019                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1412874692019                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1412874692019                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1412874692019                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    276459743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    276459743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    276459743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    276459743                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.285146                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.285146                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.285146                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.285146                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17922.750989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17922.750989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17922.750989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17922.750989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     41801336                       # number of writebacks
system.cpu1.dcache.writebacks::total         41801336                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     78831352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     78831352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     78831352                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     78831352                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1360373012253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1360373012253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1360373012253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1360373012253                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.285146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.285146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.285146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.285146                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17256.750997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17256.750997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17256.750997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17256.750997                       # average overall mshr miss latency
system.cpu1.dcache.replacements              78831343                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    125323339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      125323339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     68264198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     68264198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1276830951606                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1276830951606                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    193587537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    193587537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.352627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.352627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18704.254778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18704.254778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68264198                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68264198                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1231366996404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1231366996404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.352627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.352627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18038.254788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18038.254788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     72305052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      72305052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     10567154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     10567154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 136043740413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 136043740413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     82872206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     82872206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.127511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.127511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12874.208175                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12874.208175                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     10567154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10567154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 129006015849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 129006015849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.127511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.127511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12208.208175                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12208.208175                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          276459742                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         78831351                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.506977                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2290509295                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2290509295                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             2570025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            70968615                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73538647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            2570025                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data           70968615                       # number of overall hits
system.l2.overall_hits::total                73538647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9932996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7862737                       # number of demand (read+write) misses
system.l2.demand_misses::total               17796995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9932996                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              809                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7862737                       # number of overall misses
system.l2.overall_misses::total              17796995                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37134495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 840183010965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     66682584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 648226931859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1488513759903                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37134495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 840183010965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     66682584                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 648226931859                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1488513759903                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        78831352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             91335642                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       78831352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            91335642                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.794448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.991422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.099741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.794448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.991422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.099741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81974.602649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84585.054798                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82425.938195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82442.911655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83638.488402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81974.602649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84585.054798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82425.938195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82442.911655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83638.488402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              616522                       # number of writebacks
system.l2.writebacks::total                    616522                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9932996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7862737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17796995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9932996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7862737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17796995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34038668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 772380121900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     61160753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 594555636637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1367030957958                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34038668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 772380121900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     61160753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 594555636637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1367030957958                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.794448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.099741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.794448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.099741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75140.547461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77759.028786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75600.436341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75616.879547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76812.459517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75140.547461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77759.028786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75600.436341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75616.879547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76812.459517                       # average overall mshr miss latency
system.l2.replacements                       17535246                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     41803436                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         41803436                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     41803436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     41803436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          344                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          572                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           572                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         10197167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10197711                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         369987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     43071552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  31410714510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31453786062                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     10567154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10568233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.495829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.035013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80507.573832                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84896.805861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84890.468210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       369987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         370522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     39420698                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  28885110746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28924531444                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.495829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.035013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73683.547664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78070.609903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78064.275384                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37134495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     66682584                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103817079                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.991422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81974.602649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82425.938195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82263.929477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34038668                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     61160753                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95199421                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75140.547461                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75600.436341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75435.357369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2569481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     60771448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63340929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9932461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7492750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17425211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 840139939413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 616816217349                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1456956156762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68264198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      80766140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.794473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.109761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.215749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84585.274426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82321.739995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83611.966407                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9932461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7492750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17425211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 772340701202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 565670525891                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1338011227093                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.794473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.109761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.215749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77759.248307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75495.715978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76785.941191                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259895.152312                       # Cycle average of tags in use
system.l2.tags.total_refs                   182669769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17797390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.263852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.867223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       16.084519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    163178.786751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       26.784821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    96667.628996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.622478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.368758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        74172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       178287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2940522862                       # Number of tag accesses
system.l2.tags.data_accesses               2940522862                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     635711744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     503215104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1139007616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39457408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39457408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9932996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7862736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17796994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       616522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             616522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        297109209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            24198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        235184961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             532331918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        24198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18440998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18440998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18440998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       297109209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           24198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       235184961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            550772917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    615251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9932994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7844106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023698147148                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35515                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36699696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             580163                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17796994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     616522                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17796994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   616522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18632                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            556253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            555842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            555571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            555636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            555316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            555230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            555912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            555035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            555854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            555377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           555960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           555609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           555687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           555525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           555066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           555703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           555288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           555601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           555868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           555581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           555451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           556082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           556420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           555508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           555420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           555234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           555152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           555176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           555680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           555390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           555512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           555423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            19271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            19167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            19246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            19163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            19245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            19230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            19227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            19212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            19186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            19254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            19296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            19207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            19146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            19200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            19192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            19116                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 358937207223                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59237502184                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            669916315327                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20189.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37681.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17796994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               616522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15102511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2675851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  34624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  35668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  35657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  35660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  35684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  35650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  35886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  35519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  35515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  35515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  35515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     18393556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     18393556    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     18393556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     500.484837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.439708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2444.425233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        34328     96.66%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          482      1.36%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          304      0.86%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383          235      0.66%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479          112      0.32%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           47      0.13%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-241663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.322089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.294382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12091     34.04%     34.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              601      1.69%     35.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22118     62.28%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              703      1.98%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35515                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1137815168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1192448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39372416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1139007616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39457408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       531.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    532.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2139656712822                       # Total gap between requests
system.mem_ctrls.avgGap                     116200.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    635711616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    502022784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39372416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13549.836501615864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 297109149.385278940201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 24198.273134232306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 234627712.585748374462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18401276.195971455425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9932996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7862736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       616522                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16282141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 382231457957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     29439846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 287639135383                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 117620140602165                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35942.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38480.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36390.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36582.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 190780119.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         14340246246.143826                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         25316050103.758476                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        24381072452.495663                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       725074734.047854                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     185733891152.135254                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     174761667210.024567                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     577736335918.813477                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1002994337817.588867                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.764117                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1650968261311                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  96184550000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 392504002743                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         14342223534.911970                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         25319540778.929478                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        24383239345.391533                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       726202362.815852                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     185733891152.135254                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     174780901685.154449                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     577723057296.376343                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1003009056155.894897                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.770996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1650916371031                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  96184550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 392555893023                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2139656814054                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          80767408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     42419958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        66449644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10568233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10568233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     80766140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    236494046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             274005983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800327744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7720491968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8520922944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17535246                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39457408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108870888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108868994    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1894      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108870888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88670541366                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       78752705237                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            815184                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12544815915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
