
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e88 <.init>:
  401e88:	stp	x29, x30, [sp, #-16]!
  401e8c:	mov	x29, sp
  401e90:	bl	402530 <tigetstr@plt+0x60>
  401e94:	ldp	x29, x30, [sp], #16
  401e98:	ret

Disassembly of section .plt:

0000000000401ea0 <mbrtowc@plt-0x20>:
  401ea0:	stp	x16, x30, [sp, #-16]!
  401ea4:	adrp	x16, 41a000 <tigetstr@plt+0x17b30>
  401ea8:	ldr	x17, [x16, #4088]
  401eac:	add	x16, x16, #0xff8
  401eb0:	br	x17
  401eb4:	nop
  401eb8:	nop
  401ebc:	nop

0000000000401ec0 <mbrtowc@plt>:
  401ec0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401ec4:	ldr	x17, [x16]
  401ec8:	add	x16, x16, #0x0
  401ecc:	br	x17

0000000000401ed0 <memcpy@plt>:
  401ed0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401ed4:	ldr	x17, [x16, #8]
  401ed8:	add	x16, x16, #0x8
  401edc:	br	x17

0000000000401ee0 <_exit@plt>:
  401ee0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401ee4:	ldr	x17, [x16, #16]
  401ee8:	add	x16, x16, #0x10
  401eec:	br	x17

0000000000401ef0 <strtoul@plt>:
  401ef0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401ef4:	ldr	x17, [x16, #24]
  401ef8:	add	x16, x16, #0x18
  401efc:	br	x17

0000000000401f00 <strlen@plt>:
  401f00:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f04:	ldr	x17, [x16, #32]
  401f08:	add	x16, x16, #0x20
  401f0c:	br	x17

0000000000401f10 <fputs@plt>:
  401f10:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f14:	ldr	x17, [x16, #40]
  401f18:	add	x16, x16, #0x28
  401f1c:	br	x17

0000000000401f20 <mbstowcs@plt>:
  401f20:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f24:	ldr	x17, [x16, #48]
  401f28:	add	x16, x16, #0x30
  401f2c:	br	x17

0000000000401f30 <exit@plt>:
  401f30:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f34:	ldr	x17, [x16, #56]
  401f38:	add	x16, x16, #0x38
  401f3c:	br	x17

0000000000401f40 <dup@plt>:
  401f40:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f44:	ldr	x17, [x16, #64]
  401f48:	add	x16, x16, #0x40
  401f4c:	br	x17

0000000000401f50 <setupterm@plt>:
  401f50:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f54:	ldr	x17, [x16, #72]
  401f58:	add	x16, x16, #0x48
  401f5c:	br	x17

0000000000401f60 <strtoimax@plt>:
  401f60:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f64:	ldr	x17, [x16, #80]
  401f68:	add	x16, x16, #0x50
  401f6c:	br	x17

0000000000401f70 <getegid@plt>:
  401f70:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f74:	ldr	x17, [x16, #88]
  401f78:	add	x16, x16, #0x58
  401f7c:	br	x17

0000000000401f80 <strtoll@plt>:
  401f80:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f84:	ldr	x17, [x16, #96]
  401f88:	add	x16, x16, #0x60
  401f8c:	br	x17

0000000000401f90 <strtod@plt>:
  401f90:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401f94:	ldr	x17, [x16, #104]
  401f98:	add	x16, x16, #0x68
  401f9c:	br	x17

0000000000401fa0 <geteuid@plt>:
  401fa0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401fa4:	ldr	x17, [x16, #112]
  401fa8:	add	x16, x16, #0x70
  401fac:	br	x17

0000000000401fb0 <ttyname@plt>:
  401fb0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401fb4:	ldr	x17, [x16, #120]
  401fb8:	add	x16, x16, #0x78
  401fbc:	br	x17

0000000000401fc0 <localtime_r@plt>:
  401fc0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401fc4:	ldr	x17, [x16, #128]
  401fc8:	add	x16, x16, #0x80
  401fcc:	br	x17

0000000000401fd0 <fgets_unlocked@plt>:
  401fd0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401fd4:	ldr	x17, [x16, #136]
  401fd8:	add	x16, x16, #0x88
  401fdc:	br	x17

0000000000401fe0 <putp@plt>:
  401fe0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401fe4:	ldr	x17, [x16, #144]
  401fe8:	add	x16, x16, #0x90
  401fec:	br	x17

0000000000401ff0 <sprintf@plt>:
  401ff0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  401ff4:	ldr	x17, [x16, #152]
  401ff8:	add	x16, x16, #0x98
  401ffc:	br	x17

0000000000402000 <getuid@plt>:
  402000:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402004:	ldr	x17, [x16, #160]
  402008:	add	x16, x16, #0xa0
  40200c:	br	x17

0000000000402010 <opendir@plt>:
  402010:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402014:	ldr	x17, [x16, #168]
  402018:	add	x16, x16, #0xa8
  40201c:	br	x17

0000000000402020 <strftime@plt>:
  402020:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402024:	ldr	x17, [x16, #176]
  402028:	add	x16, x16, #0xb0
  40202c:	br	x17

0000000000402030 <__cxa_atexit@plt>:
  402030:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402034:	ldr	x17, [x16, #184]
  402038:	add	x16, x16, #0xb8
  40203c:	br	x17

0000000000402040 <fputc@plt>:
  402040:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402044:	ldr	x17, [x16, #192]
  402048:	add	x16, x16, #0xc0
  40204c:	br	x17

0000000000402050 <qsort@plt>:
  402050:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402054:	ldr	x17, [x16, #200]
  402058:	add	x16, x16, #0xc8
  40205c:	br	x17

0000000000402060 <asprintf@plt>:
  402060:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402064:	ldr	x17, [x16, #208]
  402068:	add	x16, x16, #0xd0
  40206c:	br	x17

0000000000402070 <strptime@plt>:
  402070:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402074:	ldr	x17, [x16, #216]
  402078:	add	x16, x16, #0xd8
  40207c:	br	x17

0000000000402080 <snprintf@plt>:
  402080:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402084:	ldr	x17, [x16, #224]
  402088:	add	x16, x16, #0xe0
  40208c:	br	x17

0000000000402090 <localeconv@plt>:
  402090:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402094:	ldr	x17, [x16, #232]
  402098:	add	x16, x16, #0xe8
  40209c:	br	x17

00000000004020a0 <fileno@plt>:
  4020a0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020a4:	ldr	x17, [x16, #240]
  4020a8:	add	x16, x16, #0xf0
  4020ac:	br	x17

00000000004020b0 <localtime@plt>:
  4020b0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020b4:	ldr	x17, [x16, #248]
  4020b8:	add	x16, x16, #0xf8
  4020bc:	br	x17

00000000004020c0 <fclose@plt>:
  4020c0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020c4:	ldr	x17, [x16, #256]
  4020c8:	add	x16, x16, #0x100
  4020cc:	br	x17

00000000004020d0 <getpid@plt>:
  4020d0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020d4:	ldr	x17, [x16, #264]
  4020d8:	add	x16, x16, #0x108
  4020dc:	br	x17

00000000004020e0 <nl_langinfo@plt>:
  4020e0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020e4:	ldr	x17, [x16, #272]
  4020e8:	add	x16, x16, #0x110
  4020ec:	br	x17

00000000004020f0 <fopen@plt>:
  4020f0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4020f4:	ldr	x17, [x16, #280]
  4020f8:	add	x16, x16, #0x118
  4020fc:	br	x17

0000000000402100 <time@plt>:
  402100:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402104:	ldr	x17, [x16, #288]
  402108:	add	x16, x16, #0x120
  40210c:	br	x17

0000000000402110 <malloc@plt>:
  402110:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402114:	ldr	x17, [x16, #296]
  402118:	add	x16, x16, #0x128
  40211c:	br	x17

0000000000402120 <wcwidth@plt>:
  402120:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402124:	ldr	x17, [x16, #304]
  402128:	add	x16, x16, #0x130
  40212c:	br	x17

0000000000402130 <strncmp@plt>:
  402130:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402134:	ldr	x17, [x16, #312]
  402138:	add	x16, x16, #0x138
  40213c:	br	x17

0000000000402140 <bindtextdomain@plt>:
  402140:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402144:	ldr	x17, [x16, #320]
  402148:	add	x16, x16, #0x140
  40214c:	br	x17

0000000000402150 <__libc_start_main@plt>:
  402150:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402154:	ldr	x17, [x16, #328]
  402158:	add	x16, x16, #0x148
  40215c:	br	x17

0000000000402160 <fgetc@plt>:
  402160:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402164:	ldr	x17, [x16, #336]
  402168:	add	x16, x16, #0x150
  40216c:	br	x17

0000000000402170 <memset@plt>:
  402170:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402174:	ldr	x17, [x16, #344]
  402178:	add	x16, x16, #0x158
  40217c:	br	x17

0000000000402180 <gettimeofday@plt>:
  402180:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402184:	ldr	x17, [x16, #352]
  402188:	add	x16, x16, #0x160
  40218c:	br	x17

0000000000402190 <gmtime_r@plt>:
  402190:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402194:	ldr	x17, [x16, #360]
  402198:	add	x16, x16, #0x168
  40219c:	br	x17

00000000004021a0 <calloc@plt>:
  4021a0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021a4:	ldr	x17, [x16, #368]
  4021a8:	add	x16, x16, #0x170
  4021ac:	br	x17

00000000004021b0 <bsearch@plt>:
  4021b0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021b4:	ldr	x17, [x16, #376]
  4021b8:	add	x16, x16, #0x178
  4021bc:	br	x17

00000000004021c0 <strcasecmp@plt>:
  4021c0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021c4:	ldr	x17, [x16, #384]
  4021c8:	add	x16, x16, #0x180
  4021cc:	br	x17

00000000004021d0 <readdir@plt>:
  4021d0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021d4:	ldr	x17, [x16, #392]
  4021d8:	add	x16, x16, #0x188
  4021dc:	br	x17

00000000004021e0 <realloc@plt>:
  4021e0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021e4:	ldr	x17, [x16, #400]
  4021e8:	add	x16, x16, #0x190
  4021ec:	br	x17

00000000004021f0 <strdup@plt>:
  4021f0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4021f4:	ldr	x17, [x16, #408]
  4021f8:	add	x16, x16, #0x198
  4021fc:	br	x17

0000000000402200 <closedir@plt>:
  402200:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402204:	ldr	x17, [x16, #416]
  402208:	add	x16, x16, #0x1a0
  40220c:	br	x17

0000000000402210 <close@plt>:
  402210:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402214:	ldr	x17, [x16, #424]
  402218:	add	x16, x16, #0x1a8
  40221c:	br	x17

0000000000402220 <strrchr@plt>:
  402220:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402224:	ldr	x17, [x16, #432]
  402228:	add	x16, x16, #0x1b0
  40222c:	br	x17

0000000000402230 <__gmon_start__@plt>:
  402230:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402234:	ldr	x17, [x16, #440]
  402238:	add	x16, x16, #0x1b8
  40223c:	br	x17

0000000000402240 <mktime@plt>:
  402240:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402244:	ldr	x17, [x16, #448]
  402248:	add	x16, x16, #0x1c0
  40224c:	br	x17

0000000000402250 <strtoumax@plt>:
  402250:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402254:	ldr	x17, [x16, #456]
  402258:	add	x16, x16, #0x1c8
  40225c:	br	x17

0000000000402260 <abort@plt>:
  402260:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402264:	ldr	x17, [x16, #464]
  402268:	add	x16, x16, #0x1d0
  40226c:	br	x17

0000000000402270 <feof@plt>:
  402270:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402274:	ldr	x17, [x16, #472]
  402278:	add	x16, x16, #0x1d8
  40227c:	br	x17

0000000000402280 <puts@plt>:
  402280:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402284:	ldr	x17, [x16, #480]
  402288:	add	x16, x16, #0x1e0
  40228c:	br	x17

0000000000402290 <textdomain@plt>:
  402290:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402294:	ldr	x17, [x16, #488]
  402298:	add	x16, x16, #0x1e8
  40229c:	br	x17

00000000004022a0 <getopt_long@plt>:
  4022a0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022a4:	ldr	x17, [x16, #496]
  4022a8:	add	x16, x16, #0x1f0
  4022ac:	br	x17

00000000004022b0 <strcmp@plt>:
  4022b0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022b4:	ldr	x17, [x16, #504]
  4022b8:	add	x16, x16, #0x1f8
  4022bc:	br	x17

00000000004022c0 <warn@plt>:
  4022c0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022c4:	ldr	x17, [x16, #512]
  4022c8:	add	x16, x16, #0x200
  4022cc:	br	x17

00000000004022d0 <__ctype_b_loc@plt>:
  4022d0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022d4:	ldr	x17, [x16, #520]
  4022d8:	add	x16, x16, #0x208
  4022dc:	br	x17

00000000004022e0 <strtol@plt>:
  4022e0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022e4:	ldr	x17, [x16, #528]
  4022e8:	add	x16, x16, #0x210
  4022ec:	br	x17

00000000004022f0 <free@plt>:
  4022f0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4022f4:	ldr	x17, [x16, #536]
  4022f8:	add	x16, x16, #0x218
  4022fc:	br	x17

0000000000402300 <__ctype_get_mb_cur_max@plt>:
  402300:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402304:	ldr	x17, [x16, #544]
  402308:	add	x16, x16, #0x220
  40230c:	br	x17

0000000000402310 <getgid@plt>:
  402310:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402314:	ldr	x17, [x16, #552]
  402318:	add	x16, x16, #0x228
  40231c:	br	x17

0000000000402320 <strncasecmp@plt>:
  402320:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402324:	ldr	x17, [x16, #560]
  402328:	add	x16, x16, #0x230
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402334:	ldr	x17, [x16, #568]
  402338:	add	x16, x16, #0x238
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402344:	ldr	x17, [x16, #576]
  402348:	add	x16, x16, #0x240
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402354:	ldr	x17, [x16, #584]
  402358:	add	x16, x16, #0x248
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402364:	ldr	x17, [x16, #592]
  402368:	add	x16, x16, #0x250
  40236c:	br	x17

0000000000402370 <fflush@plt>:
  402370:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402374:	ldr	x17, [x16, #600]
  402378:	add	x16, x16, #0x258
  40237c:	br	x17

0000000000402380 <warnx@plt>:
  402380:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402384:	ldr	x17, [x16, #608]
  402388:	add	x16, x16, #0x260
  40238c:	br	x17

0000000000402390 <memchr@plt>:
  402390:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402394:	ldr	x17, [x16, #616]
  402398:	add	x16, x16, #0x268
  40239c:	br	x17

00000000004023a0 <isatty@plt>:
  4023a0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023a4:	ldr	x17, [x16, #624]
  4023a8:	add	x16, x16, #0x270
  4023ac:	br	x17

00000000004023b0 <wcstombs@plt>:
  4023b0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023b4:	ldr	x17, [x16, #632]
  4023b8:	add	x16, x16, #0x278
  4023bc:	br	x17

00000000004023c0 <dcgettext@plt>:
  4023c0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023c4:	ldr	x17, [x16, #640]
  4023c8:	add	x16, x16, #0x280
  4023cc:	br	x17

00000000004023d0 <__isoc99_sscanf@plt>:
  4023d0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023d4:	ldr	x17, [x16, #648]
  4023d8:	add	x16, x16, #0x288
  4023dc:	br	x17

00000000004023e0 <strncpy@plt>:
  4023e0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023e4:	ldr	x17, [x16, #656]
  4023e8:	add	x16, x16, #0x290
  4023ec:	br	x17

00000000004023f0 <errx@plt>:
  4023f0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4023f4:	ldr	x17, [x16, #664]
  4023f8:	add	x16, x16, #0x298
  4023fc:	br	x17

0000000000402400 <iswprint@plt>:
  402400:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402404:	ldr	x17, [x16, #672]
  402408:	add	x16, x16, #0x2a0
  40240c:	br	x17

0000000000402410 <strcspn@plt>:
  402410:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402414:	ldr	x17, [x16, #680]
  402418:	add	x16, x16, #0x2a8
  40241c:	br	x17

0000000000402420 <vfprintf@plt>:
  402420:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402424:	ldr	x17, [x16, #688]
  402428:	add	x16, x16, #0x2b0
  40242c:	br	x17

0000000000402430 <printf@plt>:
  402430:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402434:	ldr	x17, [x16, #696]
  402438:	add	x16, x16, #0x2b8
  40243c:	br	x17

0000000000402440 <__assert_fail@plt>:
  402440:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402444:	ldr	x17, [x16, #704]
  402448:	add	x16, x16, #0x2c0
  40244c:	br	x17

0000000000402450 <__errno_location@plt>:
  402450:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402454:	ldr	x17, [x16, #712]
  402458:	add	x16, x16, #0x2c8
  40245c:	br	x17

0000000000402460 <getenv@plt>:
  402460:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402464:	ldr	x17, [x16, #720]
  402468:	add	x16, x16, #0x2d0
  40246c:	br	x17

0000000000402470 <tigetnum@plt>:
  402470:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402474:	ldr	x17, [x16, #728]
  402478:	add	x16, x16, #0x2d8
  40247c:	br	x17

0000000000402480 <fprintf@plt>:
  402480:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402484:	ldr	x17, [x16, #736]
  402488:	add	x16, x16, #0x2e0
  40248c:	br	x17

0000000000402490 <err@plt>:
  402490:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  402494:	ldr	x17, [x16, #744]
  402498:	add	x16, x16, #0x2e8
  40249c:	br	x17

00000000004024a0 <ioctl@plt>:
  4024a0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4024a4:	ldr	x17, [x16, #752]
  4024a8:	add	x16, x16, #0x2f0
  4024ac:	br	x17

00000000004024b0 <setlocale@plt>:
  4024b0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4024b4:	ldr	x17, [x16, #760]
  4024b8:	add	x16, x16, #0x2f8
  4024bc:	br	x17

00000000004024c0 <ferror@plt>:
  4024c0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4024c4:	ldr	x17, [x16, #768]
  4024c8:	add	x16, x16, #0x300
  4024cc:	br	x17

00000000004024d0 <tigetstr@plt>:
  4024d0:	adrp	x16, 41b000 <tigetstr@plt+0x18b30>
  4024d4:	ldr	x17, [x16, #776]
  4024d8:	add	x16, x16, #0x308
  4024dc:	br	x17

Disassembly of section .text:

00000000004024e0 <.text>:
  4024e0:	mov	x29, #0x0                   	// #0
  4024e4:	mov	x30, #0x0                   	// #0
  4024e8:	mov	x5, x0
  4024ec:	ldr	x1, [sp]
  4024f0:	add	x2, sp, #0x8
  4024f4:	mov	x6, sp
  4024f8:	movz	x0, #0x0, lsl #48
  4024fc:	movk	x0, #0x0, lsl #32
  402500:	movk	x0, #0x40, lsl #16
  402504:	movk	x0, #0x25ec
  402508:	movz	x3, #0x0, lsl #48
  40250c:	movk	x3, #0x0, lsl #32
  402510:	movk	x3, #0x40, lsl #16
  402514:	movk	x3, #0x89f8
  402518:	movz	x4, #0x0, lsl #48
  40251c:	movk	x4, #0x0, lsl #32
  402520:	movk	x4, #0x40, lsl #16
  402524:	movk	x4, #0x8a78
  402528:	bl	402150 <__libc_start_main@plt>
  40252c:	bl	402260 <abort@plt>
  402530:	adrp	x0, 41a000 <tigetstr@plt+0x17b30>
  402534:	ldr	x0, [x0, #4064]
  402538:	cbz	x0, 402540 <tigetstr@plt+0x70>
  40253c:	b	402230 <__gmon_start__@plt>
  402540:	ret
  402544:	nop
  402548:	adrp	x0, 41b000 <tigetstr@plt+0x18b30>
  40254c:	add	x0, x0, #0x448
  402550:	adrp	x1, 41b000 <tigetstr@plt+0x18b30>
  402554:	add	x1, x1, #0x448
  402558:	cmp	x1, x0
  40255c:	b.eq	402574 <tigetstr@plt+0xa4>  // b.none
  402560:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402564:	ldr	x1, [x1, #2728]
  402568:	cbz	x1, 402574 <tigetstr@plt+0xa4>
  40256c:	mov	x16, x1
  402570:	br	x16
  402574:	ret
  402578:	adrp	x0, 41b000 <tigetstr@plt+0x18b30>
  40257c:	add	x0, x0, #0x448
  402580:	adrp	x1, 41b000 <tigetstr@plt+0x18b30>
  402584:	add	x1, x1, #0x448
  402588:	sub	x1, x1, x0
  40258c:	lsr	x2, x1, #63
  402590:	add	x1, x2, x1, asr #3
  402594:	cmp	xzr, x1, asr #1
  402598:	asr	x1, x1, #1
  40259c:	b.eq	4025b4 <tigetstr@plt+0xe4>  // b.none
  4025a0:	adrp	x2, 408000 <tigetstr@plt+0x5b30>
  4025a4:	ldr	x2, [x2, #2736]
  4025a8:	cbz	x2, 4025b4 <tigetstr@plt+0xe4>
  4025ac:	mov	x16, x2
  4025b0:	br	x16
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-32]!
  4025bc:	mov	x29, sp
  4025c0:	str	x19, [sp, #16]
  4025c4:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  4025c8:	ldrb	w0, [x19, #1136]
  4025cc:	cbnz	w0, 4025dc <tigetstr@plt+0x10c>
  4025d0:	bl	402548 <tigetstr@plt+0x78>
  4025d4:	mov	w0, #0x1                   	// #1
  4025d8:	strb	w0, [x19, #1136]
  4025dc:	ldr	x19, [sp, #16]
  4025e0:	ldp	x29, x30, [sp], #32
  4025e4:	ret
  4025e8:	b	402578 <tigetstr@plt+0xa8>
  4025ec:	str	d8, [sp, #-112]!
  4025f0:	stp	x29, x30, [sp, #16]
  4025f4:	stp	x28, x27, [sp, #32]
  4025f8:	stp	x26, x25, [sp, #48]
  4025fc:	stp	x24, x23, [sp, #64]
  402600:	stp	x22, x21, [sp, #80]
  402604:	stp	x20, x19, [sp, #96]
  402608:	mov	x29, sp
  40260c:	sub	sp, sp, #0x280
  402610:	mov	x20, x1
  402614:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  402618:	mov	w21, w0
  40261c:	add	x1, x1, #0x10c
  402620:	mov	w0, #0x6                   	// #6
  402624:	bl	4024b0 <setlocale@plt>
  402628:	adrp	x22, 408000 <tigetstr@plt+0x5b30>
  40262c:	add	x22, x22, #0xec5
  402630:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402634:	add	x1, x1, #0xed0
  402638:	mov	x0, x22
  40263c:	bl	402140 <bindtextdomain@plt>
  402640:	mov	x0, x22
  402644:	bl	402290 <textdomain@plt>
  402648:	adrp	x0, 404000 <tigetstr@plt+0x1b30>
  40264c:	add	x0, x0, #0x328
  402650:	bl	408a80 <tigetstr@plt+0x65b0>
  402654:	adrp	x0, 408000 <tigetstr@plt+0x5b30>
  402658:	add	x0, x0, #0xee2
  40265c:	bl	402460 <getenv@plt>
  402660:	cbz	x0, 4026f4 <tigetstr@plt+0x224>
  402664:	add	x2, sp, #0x148
  402668:	mov	w1, #0x1                   	// #1
  40266c:	bl	401f50 <setupterm@plt>
  402670:	ldr	w8, [sp, #328]
  402674:	cmp	w0, #0x0
  402678:	cset	w9, eq  // eq = none
  40267c:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  402680:	cmp	w8, #0x1
  402684:	cset	w8, eq  // eq = none
  402688:	ands	w8, w9, w8
  40268c:	str	w8, [x19, #1140]
  402690:	b.eq	4026f4 <tigetstr@plt+0x224>  // b.none
  402694:	adrp	x0, 408000 <tigetstr@plt+0x5b30>
  402698:	add	x0, x0, #0xee7
  40269c:	bl	4024d0 <tigetstr@plt>
  4026a0:	add	x8, x0, #0x1
  4026a4:	cmp	x8, #0x2
  4026a8:	b.cs	4026b4 <tigetstr@plt+0x1e4>  // b.hs, b.nlast
  4026ac:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4026b0:	add	x0, x0, #0x10c
  4026b4:	ldr	w8, [x19, #1140]
  4026b8:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4026bc:	str	x0, [x9, #1072]
  4026c0:	cbz	w8, 4026d4 <tigetstr@plt+0x204>
  4026c4:	adrp	x0, 408000 <tigetstr@plt+0x5b30>
  4026c8:	add	x0, x0, #0xeec
  4026cc:	bl	4024d0 <tigetstr@plt>
  4026d0:	b	4026d8 <tigetstr@plt+0x208>
  4026d4:	mov	x0, xzr
  4026d8:	add	x8, x0, #0x1
  4026dc:	cmp	x8, #0x2
  4026e0:	b.cs	4026ec <tigetstr@plt+0x21c>  // b.hs, b.nlast
  4026e4:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4026e8:	add	x0, x0, #0x10c
  4026ec:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4026f0:	str	x0, [x8, #1080]
  4026f4:	mov	w0, #0x66                  	// #102
  4026f8:	movk	w0, #0x2, lsl #16
  4026fc:	mov	w19, #0x66                  	// #102
  402700:	movk	w19, #0x2, lsl #16
  402704:	bl	4020e0 <nl_langinfo@plt>
  402708:	mov	w8, #0x851f                	// #34079
  40270c:	movk	w8, #0x51eb, lsl #16
  402710:	smull	x11, w0, w8
  402714:	lsr	x12, x11, #32
  402718:	lsr	x11, x11, #63
  40271c:	mov	w10, #0x8bad                	// #35757
  402720:	add	w11, w11, w12, asr #5
  402724:	movk	w10, #0x68db, lsl #16
  402728:	smull	x8, w11, w8
  40272c:	smull	x10, w0, w10
  402730:	lsr	x12, x8, #32
  402734:	lsr	x8, x8, #63
  402738:	mov	w9, #0x64                  	// #100
  40273c:	add	w8, w8, w12, asr #5
  402740:	lsr	x12, x10, #32
  402744:	lsr	x10, x10, #63
  402748:	msub	w0, w11, w9, w0
  40274c:	msub	w1, w8, w9, w11
  402750:	add	w2, w10, w12, asr #12
  402754:	bl	403488 <tigetstr@plt+0xfb8>
  402758:	mov	w22, w0
  40275c:	add	w0, w19, #0x2
  402760:	bl	4020e0 <nl_langinfo@plt>
  402764:	ldrsb	w8, [x0]
  402768:	mov	w9, #0x2493                	// #9363
  40276c:	movk	w9, #0x9249, lsl #16
  402770:	adrp	x2, 408000 <tigetstr@plt+0x5b30>
  402774:	add	w8, w22, w8
  402778:	sub	w8, w8, #0x1
  40277c:	smull	x9, w8, w9
  402780:	lsr	x9, x9, #32
  402784:	add	w9, w9, w8
  402788:	asr	w10, w9, #2
  40278c:	add	w9, w10, w9, lsr #31
  402790:	sub	w9, w9, w9, lsl #3
  402794:	adrp	x3, 408000 <tigetstr@plt+0x5b30>
  402798:	add	w8, w8, w9
  40279c:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4027a0:	add	x2, x2, #0xef1
  4027a4:	add	x3, x3, #0xaf0
  4027a8:	mov	w0, w21
  4027ac:	mov	x1, x20
  4027b0:	mov	x4, xzr
  4027b4:	str	w8, [x9, #1012]
  4027b8:	bl	4022a0 <getopt_long@plt>
  4027bc:	cmn	w0, #0x1
  4027c0:	adrp	x23, 41b000 <tigetstr@plt+0x18b30>
  4027c4:	adrp	x26, 41b000 <tigetstr@plt+0x18b30>
  4027c8:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  4027cc:	b.eq	402a70 <tigetstr@plt+0x5a0>  // b.none
  4027d0:	adrp	x8, 408000 <tigetstr@plt+0x5b30>
  4027d4:	ldr	d8, [x8, #2744]
  4027d8:	adrp	x28, 408000 <tigetstr@plt+0x5b30>
  4027dc:	mov	w25, wzr
  4027e0:	mov	w19, wzr
  4027e4:	mov	w24, #0x1                   	// #1
  4027e8:	add	x28, x28, #0xe38
  4027ec:	str	wzr, [sp, #12]
  4027f0:	cmp	w0, #0x59
  4027f4:	mov	w8, w19
  4027f8:	b.ge	402828 <tigetstr@plt+0x358>  // b.tcont
  4027fc:	mov	w19, w8
  402800:	cmp	w0, #0x76
  402804:	b.gt	402850 <tigetstr@plt+0x380>
  402808:	cmp	w0, #0x55
  40280c:	b.gt	4028c4 <tigetstr@plt+0x3f4>
  402810:	cmp	w0, #0x31
  402814:	b.eq	402920 <tigetstr@plt+0x450>  // b.none
  402818:	cmp	w0, #0x33
  40281c:	b.ne	402928 <tigetstr@plt+0x458>  // b.any
  402820:	str	d8, [x22, #1000]
  402824:	b	402a3c <tigetstr@plt+0x56c>
  402828:	adrp	x9, 408000 <tigetstr@plt+0x5b30>
  40282c:	mov	w10, #0x59                  	// #89
  402830:	add	x9, x9, #0xcf4
  402834:	cmp	w10, w0
  402838:	b.eq	402908 <tigetstr@plt+0x438>  // b.none
  40283c:	ldr	w10, [x9], #4
  402840:	cbz	w10, 4027fc <tigetstr@plt+0x32c>
  402844:	cmp	w10, w0
  402848:	b.le	402834 <tigetstr@plt+0x364>
  40284c:	b	4027fc <tigetstr@plt+0x32c>
  402850:	sub	w8, w0, #0x77
  402854:	cmp	w8, #0xb
  402858:	b.hi	403398 <tigetstr@plt+0xec8>  // b.pmore
  40285c:	adrp	x11, 408000 <tigetstr@plt+0x5b30>
  402860:	add	x11, x11, #0xad8
  402864:	adr	x9, 402878 <tigetstr@plt+0x3a8>
  402868:	ldrh	w10, [x11, x8, lsl #1]
  40286c:	add	x9, x9, x10, lsl #2
  402870:	mov	w27, #0x1                   	// #1
  402874:	br	x9
  402878:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40287c:	ldr	x27, [x8, #1104]
  402880:	cbz	x27, 4028b8 <tigetstr@plt+0x3e8>
  402884:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x0, xzr
  402890:	add	x1, x1, #0xf16
  402894:	bl	4023c0 <dcgettext@plt>
  402898:	mov	x1, x0
  40289c:	mov	x0, x27
  4028a0:	bl	405678 <tigetstr@plt+0x31a8>
  4028a4:	sub	w8, w0, #0x1
  4028a8:	cmp	w8, #0x36
  4028ac:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4028b0:	str	w0, [x8, #1056]
  4028b4:	b.cs	40335c <tigetstr@plt+0xe8c>  // b.hs, b.nlast
  4028b8:	mov	w8, #0x200                 	// #512
  4028bc:	str	w8, [x23, #1016]
  4028c0:	b	402a3c <tigetstr@plt+0x56c>
  4028c4:	sub	w8, w0, #0x68
  4028c8:	cmp	w8, #0xb
  4028cc:	b.hi	4029e4 <tigetstr@plt+0x514>  // b.pmore
  4028d0:	adrp	x11, 408000 <tigetstr@plt+0x5b30>
  4028d4:	add	x11, x11, #0xac0
  4028d8:	adr	x9, 4028e8 <tigetstr@plt+0x418>
  4028dc:	ldrh	w10, [x11, x8, lsl #1]
  4028e0:	add	x9, x9, x10, lsl #2
  4028e4:	br	x9
  4028e8:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4028ec:	add	x9, x9, #0x400
  4028f0:	ldrb	w8, [x9, #40]
  4028f4:	orr	w8, w8, #0x1
  4028f8:	strb	w8, [x9, #40]
  4028fc:	mov	w8, #0x4                   	// #4
  402900:	str	x8, [x9]
  402904:	b	402a3c <tigetstr@plt+0x56c>
  402908:	mov	w19, w0
  40290c:	cbz	w8, 402800 <tigetstr@plt+0x330>
  402910:	cmp	w8, w0
  402914:	mov	w19, w0
  402918:	b.eq	402800 <tigetstr@plt+0x330>  // b.none
  40291c:	b	403280 <tigetstr@plt+0xdb0>
  402920:	str	w24, [x22, #1000]
  402924:	b	402a3c <tigetstr@plt+0x56c>
  402928:	cmp	w0, #0x53
  40292c:	b.ne	403398 <tigetstr@plt+0xec8>  // b.any
  402930:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402934:	str	w24, [x8, #1004]
  402938:	b	402a3c <tigetstr@plt+0x56c>
  40293c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402940:	mov	w9, #0x80000000            	// #-2147483648
  402944:	str	w9, [x8, #992]
  402948:	b	402a3c <tigetstr@plt+0x56c>
  40294c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402950:	ldr	x27, [x8, #1104]
  402954:	str	wzr, [x26, #996]
  402958:	cbz	x27, 402a3c <tigetstr@plt+0x56c>
  40295c:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402960:	mov	w2, #0x5                   	// #5
  402964:	mov	x0, xzr
  402968:	add	x1, x1, #0xf49
  40296c:	bl	4023c0 <dcgettext@plt>
  402970:	mov	x1, x0
  402974:	mov	x0, x27
  402978:	bl	408400 <tigetstr@plt+0x5f30>
  40297c:	str	w0, [x26, #996]
  402980:	b	402a3c <tigetstr@plt+0x56c>
  402984:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402988:	ldr	x27, [x8, #1104]
  40298c:	mov	x24, x23
  402990:	mov	x23, x26
  402994:	mov	x26, x22
  402998:	mov	x22, xzr
  40299c:	ldr	x1, [x28, x22]
  4029a0:	mov	x0, x27
  4029a4:	bl	4021c0 <strcasecmp@plt>
  4029a8:	cbz	w0, 4029bc <tigetstr@plt+0x4ec>
  4029ac:	add	x22, x22, #0x10
  4029b0:	cmp	x22, #0x40
  4029b4:	b.ne	40299c <tigetstr@plt+0x4cc>  // b.any
  4029b8:	b	403230 <tigetstr@plt+0xd60>
  4029bc:	add	x8, x28, x22
  4029c0:	ldr	w8, [x8, #8]
  4029c4:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4029c8:	mov	w27, w25
  4029cc:	mov	x22, x26
  4029d0:	mov	x26, x23
  4029d4:	mov	x23, x24
  4029d8:	mov	w24, #0x1                   	// #1
  4029dc:	str	w8, [x9, #992]
  4029e0:	b	402a40 <tigetstr@plt+0x570>
  4029e4:	cmp	w0, #0x59
  4029e8:	b.ne	403244 <tigetstr@plt+0xd74>  // b.any
  4029ec:	mov	w8, #0x1                   	// #1
  4029f0:	str	w8, [sp, #12]
  4029f4:	b	402a3c <tigetstr@plt+0x56c>
  4029f8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4029fc:	ldr	x27, [x8, #1104]
  402a00:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	mov	x0, xzr
  402a0c:	add	x1, x1, #0xeff
  402a10:	bl	4023c0 <dcgettext@plt>
  402a14:	mov	x1, x0
  402a18:	mov	x0, x27
  402a1c:	bl	4057e4 <tigetstr@plt+0x3314>
  402a20:	str	w0, [x22, #1000]
  402a24:	b	402a3c <tigetstr@plt+0x56c>
  402a28:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402a2c:	str	wzr, [x8, #1012]
  402a30:	b	402a3c <tigetstr@plt+0x56c>
  402a34:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402a38:	str	w24, [x8, #1012]
  402a3c:	mov	w27, w25
  402a40:	adrp	x2, 408000 <tigetstr@plt+0x5b30>
  402a44:	adrp	x3, 408000 <tigetstr@plt+0x5b30>
  402a48:	mov	w0, w21
  402a4c:	mov	x1, x20
  402a50:	add	x2, x2, #0xef1
  402a54:	add	x3, x3, #0xaf0
  402a58:	mov	x4, xzr
  402a5c:	bl	4022a0 <getopt_long@plt>
  402a60:	cmn	w0, #0x1
  402a64:	mov	w25, w27
  402a68:	b.ne	4027f0 <tigetstr@plt+0x320>  // b.any
  402a6c:	b	402a78 <tigetstr@plt+0x5a8>
  402a70:	str	wzr, [sp, #12]
  402a74:	mov	w27, wzr
  402a78:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402a7c:	ldrsw	x8, [x8, #1112]
  402a80:	ldr	w9, [x23, #1016]
  402a84:	sub	w22, w21, w8
  402a88:	add	x19, x20, x8, lsl #3
  402a8c:	cbz	w9, 402acc <tigetstr@plt+0x5fc>
  402a90:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402a94:	add	x8, x8, #0x3f4
  402a98:	ldr	w10, [x8]
  402a9c:	ldur	x11, [x8, #12]
  402aa0:	ldrb	w13, [x8, #44]
  402aa4:	mov	w9, #0x200                 	// #512
  402aa8:	mov	w12, #0x100                 	// #256
  402aac:	cmp	w10, #0x1
  402ab0:	lsl	x10, x11, #3
  402ab4:	csel	w9, w12, w9, eq  // eq = none
  402ab8:	sub	x10, x10, x11
  402abc:	orr	w9, w9, w13
  402ac0:	str	w9, [x8, #4]
  402ac4:	add	x8, x10, #0x3
  402ac8:	b	402adc <tigetstr@plt+0x60c>
  402acc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402ad0:	ldr	x8, [x8, #1024]
  402ad4:	lsl	x9, x8, #3
  402ad8:	sub	x8, x9, x8
  402adc:	adrp	x24, 408000 <tigetstr@plt+0x5b30>
  402ae0:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  402ae4:	cmp	w22, #0x1
  402ae8:	add	x24, x24, #0xd70
  402aec:	str	x8, [x9, #1032]
  402af0:	b.ne	402b1c <tigetstr@plt+0x64c>  // b.any
  402af4:	ldr	x0, [x19]
  402af8:	mov	x1, xzr
  402afc:	bl	4053c0 <tigetstr@plt+0x2ef0>
  402b00:	cbz	w0, 402bb4 <tigetstr@plt+0x6e4>
  402b04:	add	x0, sp, #0x10
  402b08:	bl	402100 <time@plt>
  402b0c:	add	x0, sp, #0x10
  402b10:	bl	4020b0 <localtime@plt>
  402b14:	mov	x21, x0
  402b18:	b	402c1c <tigetstr@plt+0x74c>
  402b1c:	add	x0, sp, #0x10
  402b20:	bl	402100 <time@plt>
  402b24:	add	x0, sp, #0x10
  402b28:	bl	4020b0 <localtime@plt>
  402b2c:	mov	x21, x0
  402b30:	cbz	w22, 402d80 <tigetstr@plt+0x8b0>
  402b34:	cmp	w22, #0x2
  402b38:	b.eq	402b7c <tigetstr@plt+0x6ac>  // b.none
  402b3c:	cmp	w22, #0x3
  402b40:	b.ne	403380 <tigetstr@plt+0xeb0>  // b.any
  402b44:	ldr	x20, [x19], #8
  402b48:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402b4c:	add	x1, x1, #0xfd9
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	mov	x0, xzr
  402b58:	bl	4023c0 <dcgettext@plt>
  402b5c:	mov	x1, x0
  402b60:	mov	x0, x20
  402b64:	bl	405678 <tigetstr@plt+0x31a8>
  402b68:	sub	w9, w0, #0x1
  402b6c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402b70:	cmp	w9, #0x1f
  402b74:	str	w0, [x8, #1044]
  402b78:	b.cs	403414 <tigetstr@plt+0xf44>  // b.hs, b.nlast
  402b7c:	bl	4022d0 <__ctype_b_loc@plt>
  402b80:	ldr	x20, [x19]
  402b84:	ldr	x8, [x0]
  402b88:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  402b8c:	ldrsb	x9, [x20]
  402b90:	ldrh	w8, [x8, x9, lsl #1]
  402b94:	tbnz	w8, #11, 402be8 <tigetstr@plt+0x718>
  402b98:	mov	x0, x20
  402b9c:	bl	403910 <tigetstr@plt+0x1440>
  402ba0:	str	w0, [x22, #1048]
  402ba4:	tbz	w0, #31, 402c0c <tigetstr@plt+0x73c>
  402ba8:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  402bac:	add	x1, x1, #0xfc2
  402bb0:	b	40346c <tigetstr@plt+0xf9c>
  402bb4:	ldr	x0, [x19]
  402bb8:	add	x1, sp, #0x148
  402bbc:	bl	4067d8 <tigetstr@plt+0x4308>
  402bc0:	cbz	w0, 402d54 <tigetstr@plt+0x884>
  402bc4:	ldr	x0, [x19]
  402bc8:	bl	403910 <tigetstr@plt+0x1440>
  402bcc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402bd0:	cmp	w0, #0x1
  402bd4:	str	w0, [x8, #1048]
  402bd8:	b.lt	403464 <tigetstr@plt+0xf94>  // b.tstop
  402bdc:	add	x0, sp, #0x10
  402be0:	bl	402100 <time@plt>
  402be4:	b	402d74 <tigetstr@plt+0x8a4>
  402be8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  402bec:	add	x1, x1, #0x7
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	mov	x0, xzr
  402bf8:	bl	4023c0 <dcgettext@plt>
  402bfc:	mov	x1, x0
  402c00:	mov	x0, x20
  402c04:	bl	405678 <tigetstr@plt+0x31a8>
  402c08:	str	w0, [x22, #1048]
  402c0c:	sub	w8, w0, #0x1
  402c10:	cmp	w8, #0xc
  402c14:	b.cs	4033f4 <tigetstr@plt+0xf24>  // b.hs, b.nlast
  402c18:	add	x19, x19, #0x8
  402c1c:	ldr	x20, [x19]
  402c20:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  402c24:	add	x1, x1, #0x25
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, xzr
  402c30:	bl	4023c0 <dcgettext@plt>
  402c34:	mov	x1, x0
  402c38:	mov	x0, x20
  402c3c:	bl	405678 <tigetstr@plt+0x31a8>
  402c40:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402c44:	cmp	w0, #0x0
  402c48:	str	w0, [x8, #1052]
  402c4c:	b.le	403368 <tigetstr@plt+0xe98>
  402c50:	mov	w8, #0x7fffffff            	// #2147483647
  402c54:	mov	w20, w0
  402c58:	cmp	w0, w8
  402c5c:	b.eq	403374 <tigetstr@plt+0xea4>  // b.none
  402c60:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  402c64:	ldr	w0, [x19, #1044]
  402c68:	cbz	w0, 402ca8 <tigetstr@plt+0x7d8>
  402c6c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402c70:	ldr	w8, [x8, #992]
  402c74:	cmp	w8, w20
  402c78:	and	w8, w20, #0x3
  402c7c:	b.ge	402cc4 <tigetstr@plt+0x7f4>  // b.tcont
  402c80:	cbnz	w8, 402cd0 <tigetstr@plt+0x800>
  402c84:	mov	w8, #0x851f                	// #34079
  402c88:	movk	w8, #0x51eb, lsl #16
  402c8c:	umull	x8, w20, w8
  402c90:	lsr	x8, x8, #37
  402c94:	mov	w9, #0x64                  	// #100
  402c98:	msub	w8, w8, w9, w20
  402c9c:	cbz	w8, 402cd0 <tigetstr@plt+0x800>
  402ca0:	mov	w8, #0x1                   	// #1
  402ca4:	b	402cf0 <tigetstr@plt+0x820>
  402ca8:	ldr	w8, [x21, #20]
  402cac:	add	w8, w8, #0x76c
  402cb0:	cmp	w8, w20
  402cb4:	b.ne	402d18 <tigetstr@plt+0x848>  // b.any
  402cb8:	ldr	w8, [x21, #28]
  402cbc:	add	w0, w8, #0x1
  402cc0:	b	402d14 <tigetstr@plt+0x844>
  402cc4:	cmp	w8, #0x0
  402cc8:	cset	w8, eq  // eq = none
  402ccc:	b	402cf0 <tigetstr@plt+0x820>
  402cd0:	mov	w8, #0x5c29                	// #23593
  402cd4:	movk	w8, #0xc28f, lsl #16
  402cd8:	mul	w8, w20, w8
  402cdc:	mov	w9, #0xd70b                	// #55051
  402ce0:	ror	w8, w8, #4
  402ce4:	movk	w9, #0xa3, lsl #16
  402ce8:	cmp	w8, w9
  402cec:	cset	w8, cc  // cc = lo, ul, last
  402cf0:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  402cf4:	ldrsw	x1, [x9, #1048]
  402cf8:	mov	w9, #0x34                  	// #52
  402cfc:	umaddl	x8, w8, w9, x24
  402d00:	ldr	w22, [x8, x1, lsl #2]
  402d04:	cmp	w0, w22
  402d08:	b.gt	4033d0 <tigetstr@plt+0xf00>
  402d0c:	mov	w2, w20
  402d10:	bl	4039c8 <tigetstr@plt+0x14f8>
  402d14:	str	w0, [x19, #1044]
  402d18:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402d1c:	add	x8, x8, #0x418
  402d20:	ldr	w19, [x8]
  402d24:	ldr	w22, [x8, #8]
  402d28:	orr	w8, w22, w19
  402d2c:	cbnz	w8, 402dc0 <tigetstr@plt+0x8f0>
  402d30:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  402d34:	add	x9, x9, #0x3e8
  402d38:	ldr	w10, [x9]
  402d3c:	ldr	w8, [x21, #16]
  402d40:	cmp	w10, #0x0
  402d44:	add	w19, w8, #0x1
  402d48:	csinc	w27, w27, wzr, ne  // ne = any
  402d4c:	str	w19, [x9, #48]
  402d50:	b	402db8 <tigetstr@plt+0x8e8>
  402d54:	ldr	x8, [sp, #328]
  402d58:	mov	x9, #0x34db                	// #13531
  402d5c:	movk	x9, #0xd7b6, lsl #16
  402d60:	movk	x9, #0xde82, lsl #32
  402d64:	movk	x9, #0x431b, lsl #48
  402d68:	umulh	x8, x8, x9
  402d6c:	lsr	x8, x8, #18
  402d70:	str	x8, [sp, #16]
  402d74:	add	x0, sp, #0x10
  402d78:	bl	4020b0 <localtime@plt>
  402d7c:	mov	x21, x0
  402d80:	ldr	w8, [x21, #28]
  402d84:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  402d88:	add	x9, x9, #0x414
  402d8c:	ldr	w19, [x9, #4]
  402d90:	add	w8, w8, #0x1
  402d94:	str	w8, [x9]
  402d98:	ldr	w8, [x21, #20]
  402d9c:	add	w20, w8, #0x76c
  402da0:	str	w20, [x9, #8]
  402da4:	cbnz	w19, 402db8 <tigetstr@plt+0x8e8>
  402da8:	ldr	w8, [x21, #16]
  402dac:	add	w19, w8, #0x1
  402db0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402db4:	str	w19, [x8, #1048]
  402db8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402dbc:	ldr	w22, [x8, #1056]
  402dc0:	cmp	w22, #0x1
  402dc4:	b.lt	402eec <tigetstr@plt+0xa1c>  // b.tstop
  402dc8:	mov	w0, #0x1                   	// #1
  402dcc:	mov	w1, #0x1                   	// #1
  402dd0:	mov	w2, w20
  402dd4:	bl	403488 <tigetstr@plt+0xfb8>
  402dd8:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  402ddc:	add	x9, x9, #0x3e0
  402de0:	lsl	w8, w22, #3
  402de4:	ldr	w10, [x9]
  402de8:	sub	w8, w8, w22
  402dec:	sub	w8, w8, w0
  402df0:	cmp	w8, #0x101
  402df4:	add	w11, w8, #0xb
  402df8:	ccmp	w20, w10, #0x0, gt
  402dfc:	csel	w11, w11, w8, eq  // eq = none
  402e00:	ldr	w8, [x9, #24]
  402e04:	mov	w12, #0x2                   	// #2
  402e08:	cmp	w0, #0x5
  402e0c:	mov	w9, #0xfffffffb            	// #-5
  402e10:	csel	w9, w9, w12, lt  // lt = tstop
  402e14:	mov	w12, #0xfffffffa            	// #-6
  402e18:	tst	w8, #0x100
  402e1c:	csel	w9, w12, w9, eq  // eq = none
  402e20:	add	w9, w9, w11
  402e24:	cmp	w9, #0x1
  402e28:	csinc	w9, w9, wzr, gt
  402e2c:	cmp	w10, w20
  402e30:	and	w10, w20, #0x3
  402e34:	b.ge	402e68 <tigetstr@plt+0x998>  // b.tcont
  402e38:	cbnz	w10, 402e74 <tigetstr@plt+0x9a4>
  402e3c:	mov	w10, #0x851f                	// #34079
  402e40:	movk	w10, #0x51eb, lsl #16
  402e44:	smull	x10, w20, w10
  402e48:	lsr	x11, x10, #63
  402e4c:	asr	x10, x10, #37
  402e50:	add	w10, w10, w11
  402e54:	mov	w11, #0x64                  	// #100
  402e58:	msub	w10, w10, w11, w20
  402e5c:	cbz	w10, 402e74 <tigetstr@plt+0x9a4>
  402e60:	mov	w10, #0x1                   	// #1
  402e64:	b	402e9c <tigetstr@plt+0x9cc>
  402e68:	cmp	w10, #0x0
  402e6c:	cset	w10, eq  // eq = none
  402e70:	b	402e9c <tigetstr@plt+0x9cc>
  402e74:	mov	w10, #0x5c29                	// #23593
  402e78:	mov	w11, #0xb850                	// #47184
  402e7c:	movk	w10, #0xc28f, lsl #16
  402e80:	movk	w11, #0x51e, lsl #16
  402e84:	madd	w10, w20, w10, w11
  402e88:	mov	w11, #0xd70b                	// #55051
  402e8c:	ror	w10, w10, #4
  402e90:	movk	w11, #0xa3, lsl #16
  402e94:	cmp	w10, w11
  402e98:	cset	w10, cc  // cc = lo, ul, last
  402e9c:	mov	w11, #0x34                  	// #52
  402ea0:	umaddl	x11, w10, w11, x24
  402ea4:	mov	w10, #0x1                   	// #1
  402ea8:	ldr	w12, [x11, x10, lsl #2]
  402eac:	subs	w9, w9, w12
  402eb0:	b.le	402ee0 <tigetstr@plt+0xa10>
  402eb4:	add	x10, x10, #0x1
  402eb8:	cmp	x10, #0xd
  402ebc:	b.ne	402ea8 <tigetstr@plt+0x9d8>  // b.any
  402ec0:	tbz	w8, #8, 402edc <tigetstr@plt+0xa0c>
  402ec4:	sub	w2, w20, #0x1
  402ec8:	mov	w0, #0x1f                  	// #31
  402ecc:	mov	w1, #0xc                   	// #12
  402ed0:	bl	403a78 <tigetstr@plt+0x15a8>
  402ed4:	cmp	w22, w0
  402ed8:	b.ne	403438 <tigetstr@plt+0xf68>  // b.any
  402edc:	mov	w10, #0x1                   	// #1
  402ee0:	cbnz	w19, 402eec <tigetstr@plt+0xa1c>
  402ee4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402ee8:	str	w10, [x8, #1048]
  402eec:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  402ef0:	add	x2, x2, #0xdc
  402ef4:	add	x0, sp, #0x1c
  402ef8:	mov	w1, #0x12c                 	// #300
  402efc:	mov	w3, w20
  402f00:	bl	402080 <snprintf@plt>
  402f04:	tbnz	w0, #31, 403020 <tigetstr@plt+0xb50>
  402f08:	cmp	w0, #0x12b
  402f0c:	b.hi	403020 <tigetstr@plt+0xb50>  // b.pmore
  402f10:	mov	x26, #0x2493                	// #9363
  402f14:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  402f18:	movk	x26, #0x9249, lsl #16
  402f1c:	add	x24, x24, #0x478
  402f20:	movk	x26, #0x4924, lsl #32
  402f24:	mov	x22, xzr
  402f28:	mov	w19, w0
  402f2c:	adrp	x25, 41b000 <tigetstr@plt+0x18b30>
  402f30:	movk	x26, #0x2492, lsl #48
  402f34:	mov	w28, #0x20                  	// #32
  402f38:	mov	x20, x24
  402f3c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402f40:	ldrsw	x23, [x8, #1012]
  402f44:	cbz	x22, 402f5c <tigetstr@plt+0xa8c>
  402f48:	mov	x0, x20
  402f4c:	add	x21, x20, #0x1
  402f50:	bl	401f00 <strlen@plt>
  402f54:	strh	w28, [x20, x0]
  402f58:	mov	x20, x21
  402f5c:	ldr	x8, [x25, #1024]
  402f60:	sub	x9, x24, x20
  402f64:	add	x21, x9, #0x85
  402f68:	sub	x8, x8, #0x1
  402f6c:	cmp	x21, x8
  402f70:	b.ls	402fd0 <tigetstr@plt+0xb00>  // b.plast
  402f74:	add	x8, x22, x23
  402f78:	umulh	x9, x8, x26
  402f7c:	sub	x8, x8, x9
  402f80:	add	x8, x9, x8, lsr #1
  402f84:	lsr	x8, x8, #2
  402f88:	sub	w8, w8, w8, lsl #3
  402f8c:	add	w8, w23, w8
  402f90:	add	w8, w22, w8
  402f94:	orr	w0, w8, #0x20000
  402f98:	bl	4020e0 <nl_langinfo@plt>
  402f9c:	ldr	x8, [x25, #1024]
  402fa0:	add	x3, sp, #0x148
  402fa4:	mov	w4, #0x2                   	// #2
  402fa8:	mov	w5, #0x1                   	// #1
  402fac:	sub	x8, x8, #0x1
  402fb0:	mov	x1, x20
  402fb4:	mov	x2, x21
  402fb8:	str	x8, [sp, #328]
  402fbc:	bl	404c50 <tigetstr@plt+0x2780>
  402fc0:	add	x22, x22, #0x1
  402fc4:	cmp	x22, #0x7
  402fc8:	add	x20, x20, w0, sxtw
  402fcc:	b.ne	402f3c <tigetstr@plt+0xa6c>  // b.any
  402fd0:	bl	404434 <tigetstr@plt+0x1f64>
  402fd4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  402fd8:	ldr	x21, [x8, #1032]
  402fdc:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  402fe0:	mov	x20, xzr
  402fe4:	add	x19, x19, #0x1
  402fe8:	add	x22, x22, #0x320
  402fec:	adrp	x23, 41b000 <tigetstr@plt+0x18b30>
  402ff0:	adrp	x26, 41b000 <tigetstr@plt+0x18b30>
  402ff4:	ldr	x0, [x22, x20]
  402ff8:	bl	401f00 <strlen@plt>
  402ffc:	add	x8, x19, x0
  403000:	cmp	x21, x8
  403004:	b.cs	403014 <tigetstr@plt+0xb44>  // b.hs, b.nlast
  403008:	ldrb	w8, [x23, #1064]
  40300c:	orr	w8, w8, #0x4
  403010:	strb	w8, [x23, #1064]
  403014:	add	x20, x20, #0x8
  403018:	cmp	x20, #0x60
  40301c:	b.ne	402ff4 <tigetstr@plt+0xb24>  // b.any
  403020:	ldr	w0, [x26, #996]
  403024:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403028:	add	x1, x1, #0x9c
  40302c:	bl	4075a8 <tigetstr@plt+0x50d8>
  403030:	cbnz	w0, 40308c <tigetstr@plt+0xbbc>
  403034:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  403038:	ldr	x8, [x19, #1072]
  40303c:	ldrb	w8, [x8]
  403040:	cbz	w8, 403060 <tigetstr@plt+0xb90>
  403044:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403048:	ldr	x8, [x8, #1080]
  40304c:	ldrb	w8, [x8]
  403050:	cbz	w8, 403060 <tigetstr@plt+0xb90>
  403054:	bl	407c88 <tigetstr@plt+0x57b8>
  403058:	cmp	w0, #0x1
  40305c:	b.ne	40308c <tigetstr@plt+0xbbc>  // b.any
  403060:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403064:	add	x8, x8, #0x3f8
  403068:	ldr	w9, [x8]
  40306c:	adrp	x11, 409000 <tigetstr@plt+0x6b30>
  403070:	add	x11, x11, #0x10c
  403074:	adrp	x10, 41b000 <tigetstr@plt+0x18b30>
  403078:	and	w9, w9, #0xffffff00
  40307c:	str	x11, [x19, #1072]
  403080:	str	x11, [x10, #1080]
  403084:	str	wzr, [x8, #28]
  403088:	str	w9, [x8]
  40308c:	ldr	w8, [sp, #12]
  403090:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  403094:	orr	w19, w27, w8
  403098:	cbz	w19, 4030e0 <tigetstr@plt+0xc10>
  40309c:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4030a0:	add	x9, x9, #0x3e8
  4030a4:	ldr	w8, [x9]
  4030a8:	mov	w10, #0x3                   	// #3
  4030ac:	str	w10, [x9, #40]
  4030b0:	cbnz	w8, 4030bc <tigetstr@plt+0xbec>
  4030b4:	mov	w8, #0xc                   	// #12
  4030b8:	str	w8, [x21, #1000]
  4030bc:	cbz	w27, 4030e4 <tigetstr@plt+0xc14>
  4030c0:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4030c4:	add	x9, x9, #0x424
  4030c8:	ldrb	w10, [x9, #4]
  4030cc:	mov	w11, #0x1                   	// #1
  4030d0:	str	w11, [x9]
  4030d4:	orr	w10, w10, #0x2
  4030d8:	strb	w10, [x9, #4]
  4030dc:	b	4030e4 <tigetstr@plt+0xc14>
  4030e0:	ldr	w8, [x21, #1000]
  4030e4:	adrp	x20, 41b000 <tigetstr@plt+0x18b30>
  4030e8:	ldr	w9, [x20, #1008]
  4030ec:	cmp	w8, #0x2
  4030f0:	b.lt	403160 <tigetstr@plt+0xc90>  // b.tstop
  4030f4:	cbnz	w9, 403160 <tigetstr@plt+0xc90>
  4030f8:	mov	w8, #0x3                   	// #3
  4030fc:	mov	w0, #0x1                   	// #1
  403100:	str	w8, [x20, #1008]
  403104:	bl	4023a0 <isatty@plt>
  403108:	cbz	w0, 40316c <tigetstr@plt+0xc9c>
  40310c:	mov	w0, #0x50                  	// #80
  403110:	bl	407410 <tigetstr@plt+0x4f40>
  403114:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403118:	add	x8, x8, #0x410
  40311c:	ldrb	w9, [x8, #24]
  403120:	mov	w10, #0x1b                  	// #27
  403124:	mov	w11, #0x14                  	// #20
  403128:	ldr	w8, [x8]
  40312c:	tst	w9, #0x1
  403130:	csel	w9, w11, w10, eq  // eq = none
  403134:	cmp	w0, w9
  403138:	csel	w10, w9, w0, lt  // lt = tstop
  40313c:	udiv	w11, w10, w9
  403140:	sub	w11, w11, #0x1
  403144:	msub	w8, w11, w8, w10
  403148:	sdiv	w8, w8, w9
  40314c:	cmp	w8, #0x2
  403150:	b.gt	40316c <tigetstr@plt+0xc9c>
  403154:	mov	w8, #0x1                   	// #1
  403158:	cinc	w8, w8, eq  // eq = none
  40315c:	b	403168 <tigetstr@plt+0xc98>
  403160:	cbnz	w9, 40316c <tigetstr@plt+0xc9c>
  403164:	mov	w8, #0x1                   	// #1
  403168:	str	w8, [x20, #1008]
  40316c:	ldr	w8, [x21, #1000]
  403170:	cbnz	w8, 40317c <tigetstr@plt+0xcac>
  403174:	mov	w8, #0x1                   	// #1
  403178:	str	w8, [x21, #1000]
  40317c:	cbz	w19, 403204 <tigetstr@plt+0xd34>
  403180:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403184:	ldrb	w8, [x8, #1064]
  403188:	tbz	w8, #1, 403204 <tigetstr@plt+0xd34>
  40318c:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  403190:	add	x9, x9, #0x408
  403194:	ldr	w11, [x9]
  403198:	ldr	w3, [x9, #20]
  40319c:	tst	w8, #0x1
  4031a0:	mov	w10, #0x2                   	// #2
  4031a4:	and	w8, w8, #0x1
  4031a8:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  4031ac:	cinc	w10, w10, eq  // eq = none
  4031b0:	add	w9, w11, #0x1
  4031b4:	neg	w8, w8
  4031b8:	add	x2, x2, #0xdc
  4031bc:	add	x0, sp, #0x148
  4031c0:	mov	w1, #0x12c                 	// #300
  4031c4:	madd	w19, w9, w10, w8
  4031c8:	bl	402080 <snprintf@plt>
  4031cc:	sxtw	x8, w19
  4031d0:	add	x0, sp, #0x148
  4031d4:	add	x1, sp, #0x1c
  4031d8:	add	x3, x29, #0x8
  4031dc:	mov	w2, #0x12c                 	// #300
  4031e0:	mov	w4, #0x2                   	// #2
  4031e4:	mov	w5, #0x1                   	// #1
  4031e8:	str	x8, [x29, #8]
  4031ec:	bl	404c50 <tigetstr@plt+0x2780>
  4031f0:	add	x0, sp, #0x1c
  4031f4:	bl	404500 <tigetstr@plt+0x2030>
  4031f8:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4031fc:	add	x0, x0, #0x10a
  403200:	bl	404500 <tigetstr@plt+0x2030>
  403204:	bl	403bbc <tigetstr@plt+0x16ec>
  403208:	mov	w0, wzr
  40320c:	add	sp, sp, #0x280
  403210:	ldp	x20, x19, [sp, #96]
  403214:	ldp	x22, x21, [sp, #80]
  403218:	ldp	x24, x23, [sp, #64]
  40321c:	ldp	x26, x25, [sp, #48]
  403220:	ldp	x28, x27, [sp, #32]
  403224:	ldp	x29, x30, [sp, #16]
  403228:	ldr	d8, [sp], #112
  40322c:	ret
  403230:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403234:	add	x1, x1, #0x11c
  403238:	mov	w0, #0x1                   	// #1
  40323c:	mov	x2, x27
  403240:	bl	4023f0 <errx@plt>
  403244:	cmp	w0, #0x56
  403248:	b.ne	403398 <tigetstr@plt+0xec8>  // b.any
  40324c:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  403250:	add	x1, x1, #0xf60
  403254:	mov	w2, #0x5                   	// #5
  403258:	mov	x0, xzr
  40325c:	bl	4023c0 <dcgettext@plt>
  403260:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403264:	ldr	x1, [x8, #1128]
  403268:	adrp	x2, 408000 <tigetstr@plt+0x5b30>
  40326c:	add	x2, x2, #0xf6c
  403270:	bl	402430 <printf@plt>
  403274:	mov	w0, wzr
  403278:	bl	401f30 <exit@plt>
  40327c:	bl	4035f8 <tigetstr@plt+0x1128>
  403280:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  403284:	ldr	x19, [x21, #1096]
  403288:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40328c:	add	x1, x1, #0xac
  403290:	mov	w2, #0x5                   	// #5
  403294:	mov	x0, xzr
  403298:	bl	4023c0 <dcgettext@plt>
  40329c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4032a0:	ldr	x2, [x8, #1128]
  4032a4:	mov	x1, x0
  4032a8:	mov	x0, x19
  4032ac:	bl	402480 <fprintf@plt>
  4032b0:	adrp	x22, 408000 <tigetstr@plt+0x5b30>
  4032b4:	adrp	x24, 408000 <tigetstr@plt+0x5b30>
  4032b8:	adrp	x19, 409000 <tigetstr@plt+0x6b30>
  4032bc:	adrp	x25, 408000 <tigetstr@plt+0x5b30>
  4032c0:	adrp	x20, 409000 <tigetstr@plt+0x6b30>
  4032c4:	add	x22, x22, #0xcf0
  4032c8:	mov	w23, #0x1                   	// #1
  4032cc:	add	x24, x24, #0xe78
  4032d0:	add	x19, x19, #0xce
  4032d4:	add	x25, x25, #0xb10
  4032d8:	add	x20, x20, #0xd4
  4032dc:	ldr	w2, [x22]
  4032e0:	cbz	w2, 40334c <tigetstr@plt+0xe7c>
  4032e4:	cmp	w2, #0x31
  4032e8:	mov	x8, x24
  4032ec:	b.eq	40330c <tigetstr@plt+0xe3c>  // b.none
  4032f0:	mov	x9, x25
  4032f4:	ldr	x8, [x9]
  4032f8:	cbz	x8, 403330 <tigetstr@plt+0xe60>
  4032fc:	ldr	w10, [x9, #24]
  403300:	add	x9, x9, #0x20
  403304:	cmp	w10, w2
  403308:	b.ne	4032f4 <tigetstr@plt+0xe24>  // b.any
  40330c:	ldr	x0, [x21, #1096]
  403310:	mov	x1, x19
  403314:	mov	x2, x8
  403318:	bl	402480 <fprintf@plt>
  40331c:	add	x23, x23, #0x1
  403320:	cmp	x23, #0x10
  403324:	add	x22, x22, #0x4
  403328:	b.ne	4032dc <tigetstr@plt+0xe0c>  // b.any
  40332c:	b	40334c <tigetstr@plt+0xe7c>
  403330:	sub	w8, w2, #0x21
  403334:	cmp	w8, #0x5d
  403338:	b.hi	40331c <tigetstr@plt+0xe4c>  // b.pmore
  40333c:	ldr	x0, [x21, #1096]
  403340:	mov	x1, x20
  403344:	bl	402480 <fprintf@plt>
  403348:	b	40331c <tigetstr@plt+0xe4c>
  40334c:	ldr	x1, [x21, #1096]
  403350:	mov	w0, #0xa                   	// #10
  403354:	bl	402040 <fputc@plt>
  403358:	b	4033c8 <tigetstr@plt+0xef8>
  40335c:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  403360:	add	x1, x1, #0xf2c
  403364:	b	4033fc <tigetstr@plt+0xf2c>
  403368:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40336c:	add	x1, x1, #0x38
  403370:	b	4033fc <tigetstr@plt+0xf2c>
  403374:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403378:	add	x1, x1, #0x25
  40337c:	b	4033fc <tigetstr@plt+0xf2c>
  403380:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403384:	add	x1, x1, #0x61
  403388:	mov	w2, #0x5                   	// #5
  40338c:	mov	x0, xzr
  403390:	bl	4023c0 <dcgettext@plt>
  403394:	bl	402380 <warnx@plt>
  403398:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40339c:	ldr	x19, [x8, #1096]
  4033a0:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  4033a4:	add	x1, x1, #0xf7e
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	mov	x0, xzr
  4033b0:	bl	4023c0 <dcgettext@plt>
  4033b4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4033b8:	ldr	x2, [x8, #1128]
  4033bc:	mov	x1, x0
  4033c0:	mov	x0, x19
  4033c4:	bl	402480 <fprintf@plt>
  4033c8:	mov	w0, #0x1                   	// #1
  4033cc:	bl	401f30 <exit@plt>
  4033d0:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  4033d4:	add	x1, x1, #0xfeb
  4033d8:	mov	w2, #0x5                   	// #5
  4033dc:	mov	x0, xzr
  4033e0:	bl	4023c0 <dcgettext@plt>
  4033e4:	mov	x1, x0
  4033e8:	mov	w0, #0x1                   	// #1
  4033ec:	mov	w2, w22
  4033f0:	bl	4023f0 <errx@plt>
  4033f4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4033f8:	add	x1, x1, #0x7
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	mov	x0, xzr
  403404:	bl	4023c0 <dcgettext@plt>
  403408:	mov	x1, x0
  40340c:	mov	w0, #0x1                   	// #1
  403410:	bl	4023f0 <errx@plt>
  403414:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  403418:	add	x1, x1, #0xfeb
  40341c:	mov	w2, #0x5                   	// #5
  403420:	mov	x0, xzr
  403424:	bl	4023c0 <dcgettext@plt>
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x1                   	// #1
  403430:	mov	w2, #0x1f                  	// #31
  403434:	bl	4023f0 <errx@plt>
  403438:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40343c:	add	x1, x1, #0x6b
  403440:	mov	w2, #0x5                   	// #5
  403444:	mov	x0, xzr
  403448:	bl	4023c0 <dcgettext@plt>
  40344c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403450:	add	x8, x8, #0x41c
  403454:	ldp	w2, w3, [x8]
  403458:	mov	x1, x0
  40345c:	mov	w0, #0x1                   	// #1
  403460:	bl	4023f0 <errx@plt>
  403464:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  403468:	add	x1, x1, #0xfa5
  40346c:	mov	w2, #0x5                   	// #5
  403470:	mov	x0, xzr
  403474:	bl	4023c0 <dcgettext@plt>
  403478:	ldr	x2, [x19]
  40347c:	mov	x1, x0
  403480:	mov	w0, #0x1                   	// #1
  403484:	bl	4023f0 <errx@plt>
  403488:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40348c:	ldr	w9, [x8, #992]
  403490:	cmp	w1, #0x3
  403494:	mov	w8, #0xe                   	// #14
  403498:	cset	w10, lt  // lt = tstop
  40349c:	add	w11, w9, #0x1
  4034a0:	cinc	w8, w8, lt  // lt = tstop
  4034a4:	cmp	w11, w2
  4034a8:	csel	w8, w8, w10, eq  // eq = none
  4034ac:	sub	w8, w2, w8
  4034b0:	cmp	w9, w8
  4034b4:	b.lt	4034e8 <tigetstr@plt+0x1018>  // b.tstop
  4034b8:	cmp	w1, #0xa
  4034bc:	b.lt	4034c8 <tigetstr@plt+0xff8>  // b.tstop
  4034c0:	cmp	w8, w9
  4034c4:	b.eq	4034e8 <tigetstr@plt+0x1018>  // b.none
  4034c8:	cmp	w8, w9
  4034cc:	cset	w10, eq  // eq = none
  4034d0:	cmp	w1, #0x9
  4034d4:	cset	w11, eq  // eq = none
  4034d8:	cmp	w0, #0xe
  4034dc:	and	w10, w11, w10
  4034e0:	b.lt	40357c <tigetstr@plt+0x10ac>  // b.tstop
  4034e4:	cbz	w10, 40357c <tigetstr@plt+0x10ac>
  4034e8:	mov	w11, #0x7ae1                	// #31457
  4034ec:	mov	w12, #0x851f                	// #34079
  4034f0:	add	w10, w8, #0x3
  4034f4:	cmp	w8, #0x0
  4034f8:	movk	w11, #0xae14, lsl #16
  4034fc:	movk	w12, #0x51eb, lsl #16
  403500:	sxtw	x9, w8
  403504:	csel	w10, w10, w8, lt  // lt = tstop
  403508:	smull	x11, w8, w11
  40350c:	smull	x8, w8, w12
  403510:	adrp	x12, 408000 <tigetstr@plt+0x5b30>
  403514:	add	x12, x12, #0xdd8
  403518:	add	x12, x12, w1, sxtw #2
  40351c:	add	x9, x9, w0, sxtw
  403520:	asr	w10, w10, #2
  403524:	lsr	x14, x11, #63
  403528:	asr	x11, x11, #37
  40352c:	ldursw	x12, [x12, #-4]
  403530:	mov	x13, #0x4925                	// #18725
  403534:	add	w11, w11, w14
  403538:	lsr	x14, x8, #63
  40353c:	asr	x8, x8, #39
  403540:	add	x9, x9, w10, sxtw
  403544:	movk	x13, #0x2492, lsl #16
  403548:	add	w8, w8, w14
  40354c:	add	x9, x9, w11, sxtw
  403550:	movk	x13, #0x9249, lsl #32
  403554:	add	x8, x9, w8, sxtw
  403558:	movk	x13, #0x4924, lsl #48
  40355c:	add	x8, x8, x12
  403560:	smulh	x9, x8, x13
  403564:	lsr	x10, x9, #63
  403568:	lsr	x9, x9, #1
  40356c:	add	w9, w9, w10
  403570:	sub	w9, w9, w9, lsl #3
  403574:	add	w0, w8, w9
  403578:	ret
  40357c:	cmp	w1, #0x9
  403580:	cset	w12, lt  // lt = tstop
  403584:	cmp	w0, #0x3
  403588:	cset	w11, lt  // lt = tstop
  40358c:	cmp	w8, w9
  403590:	cset	w9, eq  // eq = none
  403594:	b.lt	4035b0 <tigetstr@plt+0x10e0>  // b.tstop
  403598:	and	w9, w12, w9
  40359c:	tbnz	w9, #0, 4035b0 <tigetstr@plt+0x10e0>
  4035a0:	and	w9, w11, w10
  4035a4:	cbnz	w9, 4035b0 <tigetstr@plt+0x10e0>
  4035a8:	mov	w0, #0x8                   	// #8
  4035ac:	ret
  4035b0:	add	w10, w8, #0x3
  4035b4:	cmp	w8, #0x0
  4035b8:	sxtw	x9, w8
  4035bc:	csel	w8, w10, w8, lt  // lt = tstop
  4035c0:	adrp	x10, 408000 <tigetstr@plt+0x5b30>
  4035c4:	add	x10, x10, #0xe08
  4035c8:	add	x10, x10, w1, sxtw #2
  4035cc:	ldursw	x10, [x10, #-4]
  4035d0:	mov	x11, #0x4925                	// #18725
  4035d4:	movk	x11, #0x2492, lsl #16
  4035d8:	add	x9, x9, w0, sxtw
  4035dc:	asr	w8, w8, #2
  4035e0:	movk	x11, #0x9249, lsl #32
  4035e4:	add	x8, x9, w8, sxtw
  4035e8:	movk	x11, #0x4924, lsl #48
  4035ec:	add	x8, x8, x10
  4035f0:	smulh	x9, x8, x11
  4035f4:	b	403564 <tigetstr@plt+0x1094>
  4035f8:	stp	x29, x30, [sp, #-32]!
  4035fc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403600:	stp	x20, x19, [sp, #16]
  403604:	ldr	x19, [x8, #1120]
  403608:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40360c:	add	x1, x1, #0x139
  403610:	mov	w2, #0x5                   	// #5
  403614:	mov	x0, xzr
  403618:	mov	x29, sp
  40361c:	bl	4023c0 <dcgettext@plt>
  403620:	mov	x1, x19
  403624:	bl	401f10 <fputs@plt>
  403628:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40362c:	add	x1, x1, #0x142
  403630:	mov	w2, #0x5                   	// #5
  403634:	mov	x0, xzr
  403638:	bl	4023c0 <dcgettext@plt>
  40363c:	adrp	x20, 41b000 <tigetstr@plt+0x18b30>
  403640:	ldr	x2, [x20, #1128]
  403644:	mov	x1, x0
  403648:	mov	x0, x19
  40364c:	bl	402480 <fprintf@plt>
  403650:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403654:	add	x1, x1, #0x166
  403658:	mov	w2, #0x5                   	// #5
  40365c:	mov	x0, xzr
  403660:	bl	4023c0 <dcgettext@plt>
  403664:	ldr	x2, [x20, #1128]
  403668:	mov	x1, x0
  40366c:	mov	x0, x19
  403670:	bl	402480 <fprintf@plt>
  403674:	adrp	x20, 409000 <tigetstr@plt+0x6b30>
  403678:	add	x20, x20, #0x10b
  40367c:	mov	x0, x20
  403680:	mov	x1, x19
  403684:	bl	401f10 <fputs@plt>
  403688:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40368c:	add	x1, x1, #0x18b
  403690:	mov	w2, #0x5                   	// #5
  403694:	mov	x0, xzr
  403698:	bl	4023c0 <dcgettext@plt>
  40369c:	mov	x1, x19
  4036a0:	bl	401f10 <fputs@plt>
  4036a4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4036a8:	add	x1, x1, #0x1b4
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	mov	x0, xzr
  4036b4:	bl	4023c0 <dcgettext@plt>
  4036b8:	mov	x1, x19
  4036bc:	bl	401f10 <fputs@plt>
  4036c0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4036c4:	add	x1, x1, #0x1e7
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	mov	x0, xzr
  4036d0:	bl	4023c0 <dcgettext@plt>
  4036d4:	mov	x1, x19
  4036d8:	bl	401f10 <fputs@plt>
  4036dc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4036e0:	add	x1, x1, #0x1f2
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	mov	x0, xzr
  4036ec:	bl	4023c0 <dcgettext@plt>
  4036f0:	mov	x1, x19
  4036f4:	bl	401f10 <fputs@plt>
  4036f8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4036fc:	add	x1, x1, #0x22d
  403700:	mov	w2, #0x5                   	// #5
  403704:	mov	x0, xzr
  403708:	bl	4023c0 <dcgettext@plt>
  40370c:	mov	x1, x19
  403710:	bl	401f10 <fputs@plt>
  403714:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403718:	add	x1, x1, #0x269
  40371c:	mov	w2, #0x5                   	// #5
  403720:	mov	x0, xzr
  403724:	bl	4023c0 <dcgettext@plt>
  403728:	mov	x1, x19
  40372c:	bl	401f10 <fputs@plt>
  403730:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403734:	add	x1, x1, #0x2ac
  403738:	mov	w2, #0x5                   	// #5
  40373c:	mov	x0, xzr
  403740:	bl	4023c0 <dcgettext@plt>
  403744:	mov	x1, x19
  403748:	bl	401f10 <fputs@plt>
  40374c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403750:	add	x1, x1, #0x2f2
  403754:	mov	w2, #0x5                   	// #5
  403758:	mov	x0, xzr
  40375c:	bl	4023c0 <dcgettext@plt>
  403760:	mov	x1, x19
  403764:	bl	401f10 <fputs@plt>
  403768:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40376c:	add	x1, x1, #0x326
  403770:	mov	w2, #0x5                   	// #5
  403774:	mov	x0, xzr
  403778:	bl	4023c0 <dcgettext@plt>
  40377c:	mov	x1, x19
  403780:	bl	401f10 <fputs@plt>
  403784:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403788:	add	x1, x1, #0x35a
  40378c:	mov	w2, #0x5                   	// #5
  403790:	mov	x0, xzr
  403794:	bl	4023c0 <dcgettext@plt>
  403798:	mov	x1, x19
  40379c:	bl	401f10 <fputs@plt>
  4037a0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4037a4:	add	x1, x1, #0x394
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	mov	x0, xzr
  4037b0:	bl	4023c0 <dcgettext@plt>
  4037b4:	mov	x1, x19
  4037b8:	bl	401f10 <fputs@plt>
  4037bc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4037c0:	add	x1, x1, #0x3de
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	mov	x0, xzr
  4037cc:	bl	4023c0 <dcgettext@plt>
  4037d0:	mov	x1, x19
  4037d4:	bl	401f10 <fputs@plt>
  4037d8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4037dc:	add	x1, x1, #0x40d
  4037e0:	mov	w2, #0x5                   	// #5
  4037e4:	mov	x0, xzr
  4037e8:	bl	4023c0 <dcgettext@plt>
  4037ec:	mov	x1, x19
  4037f0:	bl	401f10 <fputs@plt>
  4037f4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4037f8:	add	x1, x1, #0x439
  4037fc:	mov	w2, #0x5                   	// #5
  403800:	mov	x0, xzr
  403804:	bl	4023c0 <dcgettext@plt>
  403808:	mov	x1, x19
  40380c:	bl	401f10 <fputs@plt>
  403810:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403814:	add	x1, x1, #0x46d
  403818:	mov	w2, #0x5                   	// #5
  40381c:	mov	x0, xzr
  403820:	bl	4023c0 <dcgettext@plt>
  403824:	mov	x1, x19
  403828:	bl	401f10 <fputs@plt>
  40382c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403830:	add	x1, x1, #0x4a6
  403834:	mov	w2, #0x5                   	// #5
  403838:	mov	x0, xzr
  40383c:	bl	4023c0 <dcgettext@plt>
  403840:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  403844:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  403848:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  40384c:	mov	x1, x0
  403850:	add	x2, x2, #0x4df
  403854:	add	x3, x3, #0x4e4
  403858:	add	x4, x4, #0x4eb
  40385c:	mov	x0, x19
  403860:	bl	402480 <fprintf@plt>
  403864:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403868:	add	x1, x1, #0x50e
  40386c:	mov	w2, #0x5                   	// #5
  403870:	mov	x0, xzr
  403874:	bl	4023c0 <dcgettext@plt>
  403878:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40387c:	mov	x2, x0
  403880:	add	x1, x1, #0x4f1
  403884:	mov	x0, x19
  403888:	bl	402480 <fprintf@plt>
  40388c:	mov	x0, x20
  403890:	mov	x1, x19
  403894:	bl	401f10 <fputs@plt>
  403898:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40389c:	add	x1, x1, #0x549
  4038a0:	mov	w2, #0x5                   	// #5
  4038a4:	mov	x0, xzr
  4038a8:	bl	4023c0 <dcgettext@plt>
  4038ac:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4038b0:	mov	x19, x0
  4038b4:	add	x1, x1, #0x56a
  4038b8:	mov	w2, #0x5                   	// #5
  4038bc:	mov	x0, xzr
  4038c0:	bl	4023c0 <dcgettext@plt>
  4038c4:	mov	x4, x0
  4038c8:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4038cc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4038d0:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  4038d4:	add	x0, x0, #0x52c
  4038d8:	add	x1, x1, #0x53d
  4038dc:	add	x3, x3, #0x55b
  4038e0:	mov	x2, x19
  4038e4:	bl	402430 <printf@plt>
  4038e8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4038ec:	add	x1, x1, #0x57a
  4038f0:	mov	w2, #0x5                   	// #5
  4038f4:	mov	x0, xzr
  4038f8:	bl	4023c0 <dcgettext@plt>
  4038fc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  403900:	add	x1, x1, #0x595
  403904:	bl	402430 <printf@plt>
  403908:	mov	w0, wzr
  40390c:	bl	401f30 <exit@plt>
  403910:	stp	x29, x30, [sp, #-48]!
  403914:	stp	x22, x21, [sp, #16]
  403918:	stp	x20, x19, [sp, #32]
  40391c:	mov	x29, sp
  403920:	mov	x19, x0
  403924:	bl	404434 <tigetstr@plt+0x1f64>
  403928:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  40392c:	mov	x20, xzr
  403930:	add	x21, x21, #0x320
  403934:	cmp	x20, #0xc
  403938:	b.eq	403954 <tigetstr@plt+0x1484>  // b.none
  40393c:	ldr	x0, [x21, x20, lsl #3]
  403940:	mov	x1, x19
  403944:	bl	4021c0 <strcasecmp@plt>
  403948:	add	x20, x20, #0x1
  40394c:	cbnz	w0, 403934 <tigetstr@plt+0x1464>
  403950:	b	4039b4 <tigetstr@plt+0x14e4>
  403954:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403958:	ldr	x8, [x8, #896]
  40395c:	cbnz	x8, 403988 <tigetstr@plt+0x14b8>
  403960:	mov	w22, #0x87                  	// #135
  403964:	mov	x20, xzr
  403968:	movk	w22, #0x2, lsl #16
  40396c:	add	w0, w20, w22
  403970:	bl	4020e0 <nl_langinfo@plt>
  403974:	add	x8, x21, x20, lsl #3
  403978:	add	x20, x20, #0x1
  40397c:	cmp	x20, #0xc
  403980:	str	x0, [x8, #96]
  403984:	b.ne	40396c <tigetstr@plt+0x149c>  // b.any
  403988:	mov	x20, xzr
  40398c:	cmp	x20, #0xc
  403990:	b.eq	4039b0 <tigetstr@plt+0x14e0>  // b.none
  403994:	add	x8, x21, x20, lsl #3
  403998:	ldr	x0, [x8, #96]
  40399c:	mov	x1, x19
  4039a0:	bl	4021c0 <strcasecmp@plt>
  4039a4:	add	x20, x20, #0x1
  4039a8:	cbnz	w0, 40398c <tigetstr@plt+0x14bc>
  4039ac:	b	4039b4 <tigetstr@plt+0x14e4>
  4039b0:	mov	w20, #0xffffffea            	// #-22
  4039b4:	mov	w0, w20
  4039b8:	ldp	x20, x19, [sp, #32]
  4039bc:	ldp	x22, x21, [sp, #16]
  4039c0:	ldp	x29, x30, [sp], #48
  4039c4:	ret
  4039c8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4039cc:	ldr	w8, [x8, #992]
  4039d0:	cmp	w8, w2
  4039d4:	and	w8, w2, #0x3
  4039d8:	b.ge	403a0c <tigetstr@plt+0x153c>  // b.tcont
  4039dc:	cbnz	w8, 403a18 <tigetstr@plt+0x1548>
  4039e0:	mov	w8, #0x851f                	// #34079
  4039e4:	movk	w8, #0x51eb, lsl #16
  4039e8:	smull	x8, w2, w8
  4039ec:	lsr	x9, x8, #63
  4039f0:	asr	x8, x8, #37
  4039f4:	add	w8, w8, w9
  4039f8:	mov	w9, #0x64                  	// #100
  4039fc:	msub	w8, w8, w9, w2
  403a00:	cbz	w8, 403a18 <tigetstr@plt+0x1548>
  403a04:	mov	w8, #0x1                   	// #1
  403a08:	b	403a40 <tigetstr@plt+0x1570>
  403a0c:	cmp	w8, #0x0
  403a10:	cset	w8, eq  // eq = none
  403a14:	b	403a40 <tigetstr@plt+0x1570>
  403a18:	mov	w8, #0x5c29                	// #23593
  403a1c:	mov	w9, #0xb850                	// #47184
  403a20:	movk	w8, #0xc28f, lsl #16
  403a24:	movk	w9, #0x51e, lsl #16
  403a28:	madd	w8, w2, w8, w9
  403a2c:	mov	w9, #0xd70b                	// #55051
  403a30:	ror	w8, w8, #4
  403a34:	movk	w9, #0xa3, lsl #16
  403a38:	cmp	w8, w9
  403a3c:	cset	w8, cc  // cc = lo, ul, last
  403a40:	cmp	w1, #0x2
  403a44:	b.lt	403a74 <tigetstr@plt+0x15a4>  // b.tstop
  403a48:	adrp	x10, 408000 <tigetstr@plt+0x5b30>
  403a4c:	add	x10, x10, #0xd70
  403a50:	mov	w11, #0x34                  	// #52
  403a54:	mov	w9, w1
  403a58:	umaddl	x8, w8, w11, x10
  403a5c:	add	x8, x8, #0x4
  403a60:	sub	x9, x9, #0x1
  403a64:	ldr	w10, [x8], #4
  403a68:	subs	x9, x9, #0x1
  403a6c:	add	w0, w10, w0
  403a70:	b.ne	403a64 <tigetstr@plt+0x1594>  // b.any
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-96]!
  403a7c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403a80:	add	x8, x8, #0x3e0
  403a84:	stp	x24, x23, [sp, #48]
  403a88:	stp	x22, x21, [sp, #64]
  403a8c:	ldr	w22, [x8, #24]
  403a90:	ldr	w23, [x8]
  403a94:	stp	x28, x27, [sp, #16]
  403a98:	stp	x26, x25, [sp, #32]
  403a9c:	stp	x20, x19, [sp, #80]
  403aa0:	mov	w19, w2
  403aa4:	mov	w21, w1
  403aa8:	mov	w20, w0
  403aac:	mov	w24, #0xfffffffe            	// #-2
  403ab0:	mov	w25, #0x5                   	// #5
  403ab4:	mov	w26, #0x6                   	// #6
  403ab8:	mov	w27, #0x101                 	// #257
  403abc:	mov	x29, sp
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	mov	w1, #0x1                   	// #1
  403ac8:	mov	w2, w19
  403acc:	bl	403488 <tigetstr@plt+0xfb8>
  403ad0:	cmp	w0, #0x5
  403ad4:	csel	w8, w25, w24, lt  // lt = tstop
  403ad8:	tst	w22, #0x100
  403adc:	csel	w8, w26, w8, eq  // eq = none
  403ae0:	cmp	w20, #0x1f
  403ae4:	csinc	w21, w21, wzr, le
  403ae8:	add	w28, w8, w0
  403aec:	mov	w0, w20
  403af0:	mov	w1, w21
  403af4:	mov	w2, w19
  403af8:	bl	4039c8 <tigetstr@plt+0x14f8>
  403afc:	cmp	w23, w19
  403b00:	sub	w8, w28, #0xb
  403b04:	ccmp	w0, w27, #0x4, eq  // eq = none
  403b08:	csel	w8, w8, w28, gt
  403b0c:	add	w28, w8, w0
  403b10:	cmp	w28, #0x6
  403b14:	b.gt	403b28 <tigetstr@plt+0x1658>
  403b18:	mov	w21, #0xc                   	// #12
  403b1c:	mov	w20, #0x1f                  	// #31
  403b20:	mov	w8, #0xffffffff            	// #-1
  403b24:	b	403b7c <tigetstr@plt+0x16ac>
  403b28:	cmp	w22, #0x100
  403b2c:	b.ne	403b84 <tigetstr@plt+0x16b4>  // b.any
  403b30:	cmp	w0, #0x16b
  403b34:	b.lt	403b84 <tigetstr@plt+0x16b4>  // b.tstop
  403b38:	mov	w0, w20
  403b3c:	mov	w1, w21
  403b40:	mov	w2, w19
  403b44:	bl	403488 <tigetstr@plt+0xfb8>
  403b48:	sub	w8, w0, #0x1
  403b4c:	cmp	w8, #0x2
  403b50:	b.hi	403b84 <tigetstr@plt+0x16b4>  // b.pmore
  403b54:	mov	w0, #0x1f                  	// #31
  403b58:	mov	w1, #0xc                   	// #12
  403b5c:	mov	w2, w19
  403b60:	bl	403488 <tigetstr@plt+0xfb8>
  403b64:	sub	w8, w0, #0x1
  403b68:	cmp	w8, #0x3
  403b6c:	b.cs	403b84 <tigetstr@plt+0x16b4>  // b.hs, b.nlast
  403b70:	mov	w8, #0x1                   	// #1
  403b74:	mov	w20, #0x1                   	// #1
  403b78:	mov	w21, #0x1                   	// #1
  403b7c:	add	w19, w19, w8
  403b80:	b	403ac0 <tigetstr@plt+0x15f0>
  403b84:	mov	w8, #0x4925                	// #18725
  403b88:	movk	w8, #0x2492, lsl #16
  403b8c:	umull	x8, w28, w8
  403b90:	lsr	x8, x8, #32
  403b94:	sub	w9, w28, w8
  403b98:	ldp	x20, x19, [sp, #80]
  403b9c:	ldp	x22, x21, [sp, #64]
  403ba0:	ldp	x24, x23, [sp, #48]
  403ba4:	ldp	x26, x25, [sp, #32]
  403ba8:	ldp	x28, x27, [sp, #16]
  403bac:	add	w8, w8, w9, lsr #1
  403bb0:	lsr	w0, w8, #2
  403bb4:	ldp	x29, x30, [sp], #96
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-96]!
  403bc0:	stp	x28, x27, [sp, #16]
  403bc4:	stp	x26, x25, [sp, #32]
  403bc8:	stp	x24, x23, [sp, #48]
  403bcc:	stp	x22, x21, [sp, #64]
  403bd0:	stp	x20, x19, [sp, #80]
  403bd4:	mov	x29, sp
  403bd8:	sub	sp, sp, #0x3d0
  403bdc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403be0:	add	x8, x8, #0x3e8
  403be4:	ldr	w9, [x8, #60]
  403be8:	ldp	w10, w24, [x8, #48]
  403bec:	ldp	w8, w11, [x8]
  403bf0:	cmp	w9, #0x0
  403bf4:	csel	w13, w10, w9, eq  // eq = none
  403bf8:	cbz	w11, 403c60 <tigetstr@plt+0x1790>
  403bfc:	cmp	w8, #0x0
  403c00:	cinc	w9, w8, lt  // lt = tstop
  403c04:	sub	w13, w13, w9, asr #1
  403c08:	cmp	w13, #0x0
  403c0c:	b.gt	403c60 <tigetstr@plt+0x1790>
  403c10:	mov	w10, #0x5555                	// #21845
  403c14:	movk	w10, #0xd555, lsl #16
  403c18:	mov	w11, #0xaaab                	// #43691
  403c1c:	neg	w9, w13
  403c20:	movk	w11, #0x2aaa, lsl #16
  403c24:	smull	x10, w13, w10
  403c28:	smull	x11, w9, w11
  403c2c:	lsr	x12, x10, #63
  403c30:	asr	x10, x10, #33
  403c34:	add	w10, w10, w12
  403c38:	lsr	x12, x11, #63
  403c3c:	asr	x11, x11, #33
  403c40:	add	w11, w11, w12
  403c44:	mov	w12, #0xc                   	// #12
  403c48:	msub	w9, w11, w12, w9
  403c4c:	cmn	w13, #0xc
  403c50:	mvn	w10, w10
  403c54:	csneg	w9, w9, w13, lt  // lt = tstop
  403c58:	add	w24, w24, w10
  403c5c:	sub	w13, w12, w9
  403c60:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  403c64:	ldr	w9, [x9, #1008]
  403c68:	add	x10, sp, #0xf8
  403c6c:	sub	w8, w8, #0x1
  403c70:	add	x11, sp, #0x28
  403c74:	cmp	w9, #0x1
  403c78:	sdiv	w12, w8, w9
  403c7c:	csel	x8, x10, xzr, gt
  403c80:	cmp	w9, #0x2
  403c84:	str	x8, [sp, #656]
  403c88:	csel	x8, x11, xzr, gt
  403c8c:	str	w13, [sp, #20]
  403c90:	str	x8, [sp, #448]
  403c94:	str	xzr, [sp, #240]
  403c98:	tbnz	w12, #31, 404308 <tigetstr@plt+0x1e38>
  403c9c:	adrp	x25, 409000 <tigetstr@plt+0x6b30>
  403ca0:	adrp	x27, 409000 <tigetstr@plt+0x6b30>
  403ca4:	mov	w8, wzr
  403ca8:	adrp	x20, 41b000 <tigetstr@plt+0x18b30>
  403cac:	adrp	x23, 41b000 <tigetstr@plt+0x18b30>
  403cb0:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  403cb4:	add	x25, x25, #0x10c
  403cb8:	add	x27, x27, #0xe7
  403cbc:	str	w12, [sp, #8]
  403cc0:	cmp	w8, w12
  403cc4:	str	w8, [sp, #12]
  403cc8:	b.ne	403cfc <tigetstr@plt+0x182c>  // b.any
  403ccc:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  403cd0:	add	x9, x9, #0x3e8
  403cd4:	ldr	w8, [x9]
  403cd8:	ldr	w9, [x9, #8]
  403cdc:	sdiv	w10, w8, w9
  403ce0:	msub	w8, w10, w9, w8
  403ce4:	cmp	w8, #0x2
  403ce8:	b.eq	403cf8 <tigetstr@plt+0x1828>  // b.none
  403cec:	cmp	w8, #0x1
  403cf0:	b.ne	403cfc <tigetstr@plt+0x182c>  // b.any
  403cf4:	str	xzr, [sp, #656]
  403cf8:	str	xzr, [sp, #448]
  403cfc:	add	x19, sp, #0x1c8
  403d00:	ldr	w1, [sp, #20]
  403d04:	mov	w22, #0x1                   	// #1
  403d08:	mov	w0, #0x1                   	// #1
  403d0c:	mov	w2, w24
  403d10:	cmp	w1, #0xb
  403d14:	csinc	w8, w22, w1, gt
  403d18:	stp	w1, w24, [x19, #192]
  403d1c:	str	w8, [sp, #32]
  403d20:	cinc	w26, w24, gt
  403d24:	bl	403488 <tigetstr@plt+0xfb8>
  403d28:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403d2c:	ldrb	w8, [x8, #1064]
  403d30:	mov	w28, w0
  403d34:	tbz	w8, #0, 403d4c <tigetstr@plt+0x187c>
  403d38:	ldr	w1, [sp, #20]
  403d3c:	mov	w0, #0x1                   	// #1
  403d40:	mov	w2, w24
  403d44:	bl	4039c8 <tigetstr@plt+0x14f8>
  403d48:	mov	w22, w0
  403d4c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403d50:	ldr	w8, [x8, #992]
  403d54:	and	w9, w24, #0x3
  403d58:	cmp	w8, w24
  403d5c:	b.ge	403d90 <tigetstr@plt+0x18c0>  // b.tcont
  403d60:	cbnz	w9, 403d9c <tigetstr@plt+0x18cc>
  403d64:	mov	w9, #0x851f                	// #34079
  403d68:	movk	w9, #0x51eb, lsl #16
  403d6c:	smull	x9, w24, w9
  403d70:	lsr	x10, x9, #63
  403d74:	asr	x9, x9, #37
  403d78:	add	w9, w9, w10
  403d7c:	mov	w10, #0x64                  	// #100
  403d80:	msub	w9, w9, w10, w24
  403d84:	cbz	w9, 403d9c <tigetstr@plt+0x18cc>
  403d88:	mov	w9, #0x1                   	// #1
  403d8c:	b	403dc4 <tigetstr@plt+0x18f4>
  403d90:	cmp	w9, #0x0
  403d94:	cset	w9, eq  // eq = none
  403d98:	b	403dc4 <tigetstr@plt+0x18f4>
  403d9c:	mov	w9, #0x5c29                	// #23593
  403da0:	mov	w10, #0xb850                	// #47184
  403da4:	movk	w9, #0xc28f, lsl #16
  403da8:	movk	w10, #0x51e, lsl #16
  403dac:	madd	w9, w24, w9, w10
  403db0:	mov	w10, #0xd70b                	// #55051
  403db4:	ror	w9, w9, #4
  403db8:	movk	w10, #0xa3, lsl #16
  403dbc:	cmp	w9, w10
  403dc0:	cset	w9, cc  // cc = lo, ul, last
  403dc4:	adrp	x10, 408000 <tigetstr@plt+0x5b30>
  403dc8:	add	x10, x10, #0xd70
  403dcc:	mov	w11, #0x34                  	// #52
  403dd0:	umaddl	x9, w9, w11, x10
  403dd4:	ldr	w10, [sp, #20]
  403dd8:	mov	w13, #0xffffffff            	// #-1
  403ddc:	ldr	w9, [x9, w10, sxtw #2]
  403de0:	adrp	x10, 41b000 <tigetstr@plt+0x18b30>
  403de4:	ldr	w10, [x10, #1012]
  403de8:	add	w9, w9, w22
  403dec:	cbz	w10, 403e0c <tigetstr@plt+0x193c>
  403df0:	sub	w11, w28, w10
  403df4:	mov	w12, #0x7                   	// #7
  403df8:	sub	w12, w12, w10
  403dfc:	add	w9, w10, w9
  403e00:	cmp	w11, #0x0
  403e04:	csel	w28, w12, w11, lt  // lt = tstop
  403e08:	sub	w9, w9, #0x1
  403e0c:	ldr	w11, [sp, #32]
  403e10:	mov	w12, w26
  403e14:	mov	x10, xzr
  403e18:	mov	w26, wzr
  403e1c:	str	w11, [sp, #20]
  403e20:	subs	w11, w28, #0x1
  403e24:	b.lt	403e34 <tigetstr@plt+0x1964>  // b.tstop
  403e28:	str	w13, [x19, x10]
  403e2c:	mov	w28, w11
  403e30:	b	403e7c <tigetstr@plt+0x19ac>
  403e34:	cmp	w22, w9
  403e38:	b.ge	403e74 <tigetstr@plt+0x19a4>  // b.tcont
  403e3c:	ldr	w11, [x19, #196]
  403e40:	cmp	w11, w8
  403e44:	b.ne	403e68 <tigetstr@plt+0x1998>  // b.any
  403e48:	ldr	w11, [x19, #192]
  403e4c:	cmp	w11, #0x9
  403e50:	b.ne	403e68 <tigetstr@plt+0x1998>  // b.any
  403e54:	cmp	w22, #0xf7
  403e58:	b.eq	403e64 <tigetstr@plt+0x1994>  // b.none
  403e5c:	cmp	w22, #0x3
  403e60:	b.ne	403e68 <tigetstr@plt+0x1998>  // b.any
  403e64:	add	w22, w22, #0xb
  403e68:	str	w22, [x19, x10]
  403e6c:	add	w22, w22, #0x1
  403e70:	b	403e7c <tigetstr@plt+0x19ac>
  403e74:	add	w26, w26, #0x1
  403e78:	str	w13, [x19, x10]
  403e7c:	add	x10, x10, #0x4
  403e80:	cmp	x10, #0xa8
  403e84:	b.ne	403e20 <tigetstr@plt+0x1950>  // b.any
  403e88:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403e8c:	ldr	w8, [x8, #1016]
  403e90:	str	w12, [sp, #16]
  403e94:	cbz	w8, 403f14 <tigetstr@plt+0x1a44>
  403e98:	ldp	w1, w2, [x19, #192]
  403e9c:	mov	w0, #0x1                   	// #1
  403ea0:	bl	403a78 <tigetstr@plt+0x15a8>
  403ea4:	mov	w8, #0x2493                	// #9363
  403ea8:	movk	w8, #0x9249, lsl #16
  403eac:	smull	x8, w26, w8
  403eb0:	lsr	x8, x8, #32
  403eb4:	add	w8, w8, w26
  403eb8:	asr	w9, w8, #2
  403ebc:	add	w8, w9, w8, lsr #31
  403ec0:	mov	w9, #0x6                   	// #6
  403ec4:	mov	x22, xzr
  403ec8:	add	x24, x19, #0xa8
  403ecc:	sub	w26, w9, w8
  403ed0:	mov	x28, #0xffffffffffffff58    	// #-168
  403ed4:	subs	w26, w26, #0x1
  403ed8:	b.lt	403f00 <tigetstr@plt+0x1a30>  // b.tstop
  403edc:	cmp	w0, #0x35
  403ee0:	b.lt	403ef0 <tigetstr@plt+0x1a20>  // b.tstop
  403ee4:	ldr	w0, [x24, x28]
  403ee8:	ldp	w1, w2, [x19, #192]
  403eec:	bl	403a78 <tigetstr@plt+0x15a8>
  403ef0:	add	w9, w0, #0x1
  403ef4:	mov	w8, w0
  403ef8:	mov	w0, w9
  403efc:	b	403f04 <tigetstr@plt+0x1a34>
  403f00:	mov	w8, #0xffffffff            	// #-1
  403f04:	str	w8, [x24, x22]
  403f08:	adds	x28, x28, #0x1c
  403f0c:	add	x22, x22, #0x4
  403f10:	b.ne	403ed4 <tigetstr@plt+0x1a04>  // b.any
  403f14:	ldr	x19, [x19, #200]
  403f18:	ldr	w24, [sp, #16]
  403f1c:	cbnz	x19, 403d00 <tigetstr@plt+0x1830>
  403f20:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403f24:	ldrb	w8, [x8, #1064]
  403f28:	add	x19, sp, #0x1c8
  403f2c:	tst	w8, #0x6
  403f30:	b.eq	403ff0 <tigetstr@plt+0x1b20>  // b.none
  403f34:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  403f38:	adrp	x24, 408000 <tigetstr@plt+0x5b30>
  403f3c:	add	x22, x22, #0x320
  403f40:	add	x24, x24, #0xfd6
  403f44:	ldrsw	x8, [x19, #192]
  403f48:	add	x0, sp, #0x29c
  403f4c:	mov	w1, #0x12c                 	// #300
  403f50:	mov	x2, x24
  403f54:	add	x8, x22, x8, lsl #3
  403f58:	ldur	x3, [x8, #-8]
  403f5c:	bl	402080 <snprintf@plt>
  403f60:	ldr	x9, [x19, #200]
  403f64:	ldr	x8, [x22, #232]
  403f68:	ldr	w10, [x22, #240]
  403f6c:	add	x0, sp, #0x29c
  403f70:	cmp	x9, #0x0
  403f74:	sub	x1, x8, #0x1
  403f78:	csel	w2, wzr, w10, eq  // eq = none
  403f7c:	bl	40448c <tigetstr@plt+0x1fbc>
  403f80:	ldr	x19, [x19, #200]
  403f84:	cbnz	x19, 403f44 <tigetstr@plt+0x1a74>
  403f88:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  403f8c:	ldrb	w8, [x8, #1064]
  403f90:	tbnz	w8, #1, 404044 <tigetstr@plt+0x1b74>
  403f94:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  403f98:	add	x0, x0, #0x10b
  403f9c:	bl	404500 <tigetstr@plt+0x2030>
  403fa0:	add	x19, sp, #0x1c8
  403fa4:	ldr	w3, [x19, #196]
  403fa8:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  403fac:	add	x0, sp, #0x29c
  403fb0:	mov	w1, #0x12c                 	// #300
  403fb4:	add	x2, x2, #0xdc
  403fb8:	bl	402080 <snprintf@plt>
  403fbc:	adrp	x10, 41b000 <tigetstr@plt+0x18b30>
  403fc0:	add	x10, x10, #0x408
  403fc4:	ldr	x9, [x19, #200]
  403fc8:	ldr	x8, [x10]
  403fcc:	ldr	w10, [x10, #8]
  403fd0:	add	x0, sp, #0x29c
  403fd4:	cmp	x9, #0x0
  403fd8:	sub	x1, x8, #0x1
  403fdc:	csel	w2, wzr, w10, eq  // eq = none
  403fe0:	bl	40448c <tigetstr@plt+0x1fbc>
  403fe4:	ldr	x19, [x19, #200]
  403fe8:	cbnz	x19, 403fa4 <tigetstr@plt+0x1ad4>
  403fec:	b	404044 <tigetstr@plt+0x1b74>
  403ff0:	ldp	w8, w4, [x19, #192]
  403ff4:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  403ff8:	sxtw	x8, w8
  403ffc:	add	x22, x22, #0x320
  404000:	add	x8, x22, x8, lsl #3
  404004:	ldur	x3, [x8, #-8]
  404008:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  40400c:	add	x0, sp, #0x29c
  404010:	mov	w1, #0x12c                 	// #300
  404014:	add	x2, x2, #0xd9
  404018:	bl	402080 <snprintf@plt>
  40401c:	ldr	x9, [x19, #200]
  404020:	ldr	x8, [x22, #232]
  404024:	ldr	w10, [x22, #240]
  404028:	add	x0, sp, #0x29c
  40402c:	cmp	x9, #0x0
  404030:	sub	x1, x8, #0x1
  404034:	csel	w2, wzr, w10, eq  // eq = none
  404038:	bl	40448c <tigetstr@plt+0x1fbc>
  40403c:	ldr	x19, [x19, #200]
  404040:	cbnz	x19, 403ff0 <tigetstr@plt+0x1b20>
  404044:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  404048:	add	x0, x0, #0x10b
  40404c:	bl	404500 <tigetstr@plt+0x2030>
  404050:	add	x19, sp, #0x1c8
  404054:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404058:	ldr	w8, [x8, #1016]
  40405c:	cbz	w8, 4040a0 <tigetstr@plt+0x1bd0>
  404060:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  404064:	add	x9, x9, #0x400
  404068:	ldrb	w8, [x9, #40]
  40406c:	ldr	w9, [x9]
  404070:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  404074:	adrp	x5, 41b000 <tigetstr@plt+0x18b30>
  404078:	and	w8, w8, #0x1
  40407c:	sub	w3, w9, w8
  404080:	add	x0, sp, #0x29c
  404084:	mov	w1, #0x12c                 	// #300
  404088:	add	x2, x2, #0xe1
  40408c:	mov	x4, x25
  404090:	add	x5, x5, #0x478
  404094:	bl	402080 <snprintf@plt>
  404098:	add	x0, sp, #0x29c
  40409c:	b	4040a8 <tigetstr@plt+0x1bd8>
  4040a0:	adrp	x0, 41b000 <tigetstr@plt+0x18b30>
  4040a4:	add	x0, x0, #0x478
  4040a8:	bl	404500 <tigetstr@plt+0x2030>
  4040ac:	ldr	x8, [x19, #200]
  4040b0:	cbz	x8, 4040e0 <tigetstr@plt+0x1c10>
  4040b4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4040b8:	ldr	w3, [x8, #1040]
  4040bc:	add	x0, sp, #0x29c
  4040c0:	mov	w1, #0x12c                 	// #300
  4040c4:	mov	x2, x27
  4040c8:	mov	x4, x25
  4040cc:	bl	402080 <snprintf@plt>
  4040d0:	add	x0, sp, #0x29c
  4040d4:	bl	404500 <tigetstr@plt+0x2030>
  4040d8:	ldr	x19, [x19, #200]
  4040dc:	cbnz	x19, 404054 <tigetstr@plt+0x1b84>
  4040e0:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4040e4:	add	x0, x0, #0x10b
  4040e8:	bl	404500 <tigetstr@plt+0x2030>
  4040ec:	stp	xzr, xzr, [sp, #24]
  4040f0:	add	x19, sp, #0x1c8
  4040f4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4040f8:	ldr	w1, [x19, #192]
  4040fc:	ldr	w8, [x8, #1048]
  404100:	cmp	w1, w8
  404104:	b.ne	404144 <tigetstr@plt+0x1c74>  // b.any
  404108:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40410c:	ldr	w2, [x19, #196]
  404110:	ldr	w8, [x8, #1052]
  404114:	cmp	w2, w8
  404118:	b.ne	404144 <tigetstr@plt+0x1c74>  // b.any
  40411c:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  404120:	add	x9, x9, #0x414
  404124:	ldrb	w8, [x9, #20]
  404128:	ldr	w22, [x9]
  40412c:	tbnz	w8, #0, 404148 <tigetstr@plt+0x1c78>
  404130:	mov	w0, #0x1                   	// #1
  404134:	bl	4039c8 <tigetstr@plt+0x14f8>
  404138:	sub	w8, w22, w0
  40413c:	add	w22, w8, #0x1
  404140:	b	404148 <tigetstr@plt+0x1c78>
  404144:	mov	w22, wzr
  404148:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40414c:	ldr	w8, [x8, #1016]
  404150:	cbz	w8, 404190 <tigetstr@plt+0x1cc0>
  404154:	ldr	x9, [sp, #24]
  404158:	add	x9, x19, x9, lsl #2
  40415c:	ldr	w4, [x9, #168]
  404160:	cmp	w4, #0x1
  404164:	b.lt	40419c <tigetstr@plt+0x1ccc>  // b.tstop
  404168:	cmp	w4, w8, uxtb
  40416c:	b.ne	4041b8 <tigetstr@plt+0x1ce8>  // b.any
  404170:	ldr	x3, [x23, #1072]
  404174:	ldr	x5, [x21, #1080]
  404178:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  40417c:	add	x0, sp, #0x29c
  404180:	mov	w1, #0x12c                 	// #300
  404184:	add	x2, x2, #0xeb
  404188:	bl	402080 <snprintf@plt>
  40418c:	b	4041d0 <tigetstr@plt+0x1d00>
  404190:	ldr	w8, [x20, #1024]
  404194:	sub	w28, w8, #0x1
  404198:	b	4041dc <tigetstr@plt+0x1d0c>
  40419c:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  4041a0:	add	x0, sp, #0x29c
  4041a4:	mov	w1, #0x12c                 	// #300
  4041a8:	add	x2, x2, #0xf7
  4041ac:	mov	x3, x25
  4041b0:	bl	402080 <snprintf@plt>
  4041b4:	b	4041d0 <tigetstr@plt+0x1d00>
  4041b8:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  4041bc:	add	x0, sp, #0x29c
  4041c0:	mov	w1, #0x12c                 	// #300
  4041c4:	add	x2, x2, #0xf3
  4041c8:	mov	w3, w4
  4041cc:	bl	402080 <snprintf@plt>
  4041d0:	add	x0, sp, #0x29c
  4041d4:	bl	404500 <tigetstr@plt+0x2030>
  4041d8:	ldr	w28, [x20, #1024]
  4041dc:	ldr	x8, [sp, #32]
  4041e0:	mov	x24, xzr
  4041e4:	add	x26, x19, x8, lsl #2
  4041e8:	ldr	w4, [x26, x24]
  4041ec:	cmp	w4, #0x1
  4041f0:	b.lt	404240 <tigetstr@plt+0x1d70>  // b.tstop
  4041f4:	cmp	w22, w4
  4041f8:	b.ne	40425c <tigetstr@plt+0x1d8c>  // b.any
  4041fc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404200:	ldrb	w8, [x8, #1064]
  404204:	ldr	x5, [x23, #1072]
  404208:	ldr	x9, [x21, #1080]
  40420c:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  404210:	tst	w8, #0x1
  404214:	mov	w8, #0x2                   	// #2
  404218:	cinc	w6, w8, ne  // ne = any
  40421c:	sub	w3, w28, w6
  404220:	add	x0, sp, #0x29c
  404224:	mov	w1, #0x12c                 	// #300
  404228:	add	x2, x2, #0xfb
  40422c:	mov	x4, x25
  404230:	mov	w7, w22
  404234:	str	x9, [sp]
  404238:	bl	402080 <snprintf@plt>
  40423c:	b	404274 <tigetstr@plt+0x1da4>
  404240:	add	x0, sp, #0x29c
  404244:	mov	w1, #0x12c                 	// #300
  404248:	mov	x2, x27
  40424c:	mov	w3, w28
  404250:	mov	x4, x25
  404254:	bl	402080 <snprintf@plt>
  404258:	b	404274 <tigetstr@plt+0x1da4>
  40425c:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  404260:	add	x0, sp, #0x29c
  404264:	mov	w1, #0x12c                 	// #300
  404268:	add	x2, x2, #0x106
  40426c:	mov	w3, w28
  404270:	bl	402080 <snprintf@plt>
  404274:	add	x0, sp, #0x29c
  404278:	bl	404500 <tigetstr@plt+0x2030>
  40427c:	ldr	w8, [x20, #1024]
  404280:	add	x24, x24, #0x4
  404284:	cmp	w28, w8
  404288:	cinc	w28, w28, lt  // lt = tstop
  40428c:	cmp	x24, #0x1c
  404290:	b.ne	4041e8 <tigetstr@plt+0x1d18>  // b.any
  404294:	ldr	x8, [x19, #200]
  404298:	cbz	x8, 4042c8 <tigetstr@plt+0x1df8>
  40429c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4042a0:	ldr	w3, [x8, #1040]
  4042a4:	add	x0, sp, #0x29c
  4042a8:	mov	w1, #0x12c                 	// #300
  4042ac:	mov	x2, x27
  4042b0:	mov	x4, x25
  4042b4:	bl	402080 <snprintf@plt>
  4042b8:	add	x0, sp, #0x29c
  4042bc:	bl	404500 <tigetstr@plt+0x2030>
  4042c0:	ldr	x19, [x19, #200]
  4042c4:	cbnz	x19, 4040f4 <tigetstr@plt+0x1c24>
  4042c8:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4042cc:	add	x0, x0, #0x10b
  4042d0:	bl	404500 <tigetstr@plt+0x2030>
  4042d4:	ldr	x8, [sp, #24]
  4042d8:	add	x8, x8, #0x1
  4042dc:	str	x8, [sp, #24]
  4042e0:	cmp	x8, #0x6
  4042e4:	ldr	x8, [sp, #32]
  4042e8:	add	x8, x8, #0x7
  4042ec:	str	x8, [sp, #32]
  4042f0:	b.ne	4040f0 <tigetstr@plt+0x1c20>  // b.any
  4042f4:	ldp	w12, w8, [sp, #8]
  4042f8:	ldr	w24, [sp, #16]
  4042fc:	cmp	w8, w12
  404300:	add	w8, w8, #0x1
  404304:	b.ne	403cc0 <tigetstr@plt+0x17f0>  // b.any
  404308:	add	sp, sp, #0x3d0
  40430c:	ldp	x20, x19, [sp, #80]
  404310:	ldp	x22, x21, [sp, #64]
  404314:	ldp	x24, x23, [sp, #48]
  404318:	ldp	x26, x25, [sp, #32]
  40431c:	ldp	x28, x27, [sp, #16]
  404320:	ldp	x29, x30, [sp], #96
  404324:	ret
  404328:	stp	x29, x30, [sp, #-32]!
  40432c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404330:	stp	x20, x19, [sp, #16]
  404334:	ldr	x20, [x8, #1120]
  404338:	mov	x29, sp
  40433c:	bl	402450 <__errno_location@plt>
  404340:	mov	x19, x0
  404344:	str	wzr, [x0]
  404348:	mov	x0, x20
  40434c:	bl	4024c0 <ferror@plt>
  404350:	cbnz	w0, 4043f0 <tigetstr@plt+0x1f20>
  404354:	mov	x0, x20
  404358:	bl	402370 <fflush@plt>
  40435c:	cbz	w0, 4043b0 <tigetstr@plt+0x1ee0>
  404360:	ldr	w20, [x19]
  404364:	cmp	w20, #0x9
  404368:	b.eq	404374 <tigetstr@plt+0x1ea4>  // b.none
  40436c:	cmp	w20, #0x20
  404370:	b.ne	404408 <tigetstr@plt+0x1f38>  // b.any
  404374:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404378:	ldr	x20, [x8, #1096]
  40437c:	str	wzr, [x19]
  404380:	mov	x0, x20
  404384:	bl	4024c0 <ferror@plt>
  404388:	cbnz	w0, 40442c <tigetstr@plt+0x1f5c>
  40438c:	mov	x0, x20
  404390:	bl	402370 <fflush@plt>
  404394:	cbz	w0, 4043d0 <tigetstr@plt+0x1f00>
  404398:	ldr	w8, [x19]
  40439c:	cmp	w8, #0x9
  4043a0:	b.ne	40442c <tigetstr@plt+0x1f5c>  // b.any
  4043a4:	ldp	x20, x19, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #32
  4043ac:	ret
  4043b0:	mov	x0, x20
  4043b4:	bl	4020a0 <fileno@plt>
  4043b8:	tbnz	w0, #31, 404360 <tigetstr@plt+0x1e90>
  4043bc:	bl	401f40 <dup@plt>
  4043c0:	tbnz	w0, #31, 404360 <tigetstr@plt+0x1e90>
  4043c4:	bl	402210 <close@plt>
  4043c8:	cbnz	w0, 404360 <tigetstr@plt+0x1e90>
  4043cc:	b	404374 <tigetstr@plt+0x1ea4>
  4043d0:	mov	x0, x20
  4043d4:	bl	4020a0 <fileno@plt>
  4043d8:	tbnz	w0, #31, 404398 <tigetstr@plt+0x1ec8>
  4043dc:	bl	401f40 <dup@plt>
  4043e0:	tbnz	w0, #31, 404398 <tigetstr@plt+0x1ec8>
  4043e4:	bl	402210 <close@plt>
  4043e8:	cbnz	w0, 404398 <tigetstr@plt+0x1ec8>
  4043ec:	b	4043a4 <tigetstr@plt+0x1ed4>
  4043f0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4043f4:	add	x1, x1, #0xa0
  4043f8:	mov	w2, #0x5                   	// #5
  4043fc:	mov	x0, xzr
  404400:	bl	4023c0 <dcgettext@plt>
  404404:	b	404420 <tigetstr@plt+0x1f50>
  404408:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40440c:	add	x1, x1, #0xa0
  404410:	mov	w2, #0x5                   	// #5
  404414:	mov	x0, xzr
  404418:	bl	4023c0 <dcgettext@plt>
  40441c:	cbnz	w20, 404428 <tigetstr@plt+0x1f58>
  404420:	bl	402380 <warnx@plt>
  404424:	b	40442c <tigetstr@plt+0x1f5c>
  404428:	bl	4022c0 <warn@plt>
  40442c:	mov	w0, #0x1                   	// #1
  404430:	bl	401ee0 <_exit@plt>
  404434:	stp	x29, x30, [sp, #-48]!
  404438:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40443c:	ldr	x8, [x8, #800]
  404440:	str	x21, [sp, #16]
  404444:	stp	x20, x19, [sp, #32]
  404448:	mov	x29, sp
  40444c:	cbnz	x8, 40447c <tigetstr@plt+0x1fac>
  404450:	mov	w20, #0x6f                  	// #111
  404454:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  404458:	mov	x19, xzr
  40445c:	movk	w20, #0x2, lsl #16
  404460:	add	x21, x21, #0x320
  404464:	add	w0, w19, w20
  404468:	bl	4020e0 <nl_langinfo@plt>
  40446c:	str	x0, [x21, x19, lsl #3]
  404470:	add	x19, x19, #0x1
  404474:	cmp	x19, #0xc
  404478:	b.ne	404464 <tigetstr@plt+0x1f94>  // b.any
  40447c:	ldp	x20, x19, [sp, #32]
  404480:	ldr	x21, [sp, #16]
  404484:	ldp	x29, x30, [sp], #48
  404488:	ret
  40448c:	sub	sp, sp, #0x160
  404490:	stp	x29, x30, [sp, #320]
  404494:	add	x29, sp, #0x140
  404498:	stp	x28, x19, [sp, #336]
  40449c:	mov	w19, w2
  4044a0:	stur	x1, [x29, #-8]
  4044a4:	add	x1, sp, #0xc
  4044a8:	sub	x3, x29, #0x8
  4044ac:	mov	w2, #0x12c                 	// #300
  4044b0:	mov	w4, #0x2                   	// #2
  4044b4:	mov	w5, #0x1                   	// #1
  4044b8:	bl	404c50 <tigetstr@plt+0x2780>
  4044bc:	add	x0, sp, #0xc
  4044c0:	bl	404500 <tigetstr@plt+0x2030>
  4044c4:	cbz	w19, 4044f0 <tigetstr@plt+0x2020>
  4044c8:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  4044cc:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  4044d0:	add	x2, x2, #0xe7
  4044d4:	add	x4, x4, #0x10c
  4044d8:	add	x0, sp, #0xc
  4044dc:	mov	w1, #0x12c                 	// #300
  4044e0:	mov	w3, w19
  4044e4:	bl	402080 <snprintf@plt>
  4044e8:	add	x0, sp, #0xc
  4044ec:	bl	404500 <tigetstr@plt+0x2030>
  4044f0:	ldp	x28, x19, [sp, #336]
  4044f4:	ldp	x29, x30, [sp, #320]
  4044f8:	add	sp, sp, #0x160
  4044fc:	ret
  404500:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404504:	ldr	w8, [x8, #1140]
  404508:	cbz	w8, 404510 <tigetstr@plt+0x2040>
  40450c:	b	401fe0 <putp@plt>
  404510:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  404514:	ldr	x1, [x8, #1120]
  404518:	b	401f10 <fputs@plt>
  40451c:	sub	sp, sp, #0x60
  404520:	stp	x29, x30, [sp, #16]
  404524:	stp	x20, x19, [sp, #80]
  404528:	add	x29, sp, #0x10
  40452c:	mov	x19, x2
  404530:	str	x25, [sp, #32]
  404534:	stp	x24, x23, [sp, #48]
  404538:	stp	x22, x21, [sp, #64]
  40453c:	str	xzr, [x29, #24]
  404540:	cbz	x0, 404660 <tigetstr@plt+0x2190>
  404544:	ldrb	w22, [x0]
  404548:	mov	x20, x0
  40454c:	mov	x21, xzr
  404550:	mov	x24, xzr
  404554:	cmp	w22, #0x0
  404558:	cset	w8, ne  // ne = any
  40455c:	subs	x9, x1, #0x1
  404560:	cset	w10, cs  // cs = hs, nlast
  404564:	add	x9, x0, x9
  404568:	tst	w10, w8
  40456c:	csel	x25, x9, x0, ne  // ne = any
  404570:	cmp	x25, x0
  404574:	b.cc	404668 <tigetstr@plt+0x2198>  // b.lo, b.ul, b.last
  404578:	cbz	w22, 404668 <tigetstr@plt+0x2198>
  40457c:	mov	x21, xzr
  404580:	mov	x24, xzr
  404584:	cmp	x20, x25
  404588:	b.cs	4045a4 <tigetstr@plt+0x20d4>  // b.hs, b.nlast
  40458c:	and	w8, w22, #0xff
  404590:	cmp	w8, #0x5c
  404594:	b.ne	4045a4 <tigetstr@plt+0x20d4>  // b.any
  404598:	ldrb	w8, [x20, #1]
  40459c:	cmp	w8, #0x78
  4045a0:	b.eq	404600 <tigetstr@plt+0x2130>  // b.none
  4045a4:	bl	4022d0 <__ctype_b_loc@plt>
  4045a8:	ldr	x8, [x0]
  4045ac:	and	x9, x22, #0xff
  4045b0:	ldrh	w8, [x8, x9, lsl #1]
  4045b4:	tbnz	w8, #1, 404600 <tigetstr@plt+0x2130>
  4045b8:	mov	x23, x0
  4045bc:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4045c0:	mov	x2, x0
  4045c4:	sub	x0, x29, #0x4
  4045c8:	add	x3, x29, #0x18
  4045cc:	mov	x1, x20
  4045d0:	bl	401ec0 <mbrtowc@plt>
  4045d4:	cbz	x0, 404668 <tigetstr@plt+0x2198>
  4045d8:	mov	x22, x0
  4045dc:	cmn	x0, #0x2
  4045e0:	b.cc	404610 <tigetstr@plt+0x2140>  // b.lo, b.ul, b.last
  4045e4:	ldr	x8, [x23]
  4045e8:	ldrb	w9, [x20]
  4045ec:	ldrh	w8, [x8, x9, lsl #1]
  4045f0:	tbnz	w8, #14, 404630 <tigetstr@plt+0x2160>
  4045f4:	add	x21, x21, #0x4
  4045f8:	add	x24, x24, #0x4
  4045fc:	b	404638 <tigetstr@plt+0x2168>
  404600:	add	x21, x21, #0x4
  404604:	add	x24, x24, #0x4
  404608:	add	x20, x20, #0x1
  40460c:	b	40464c <tigetstr@plt+0x217c>
  404610:	ldur	w0, [x29, #-4]
  404614:	bl	402400 <iswprint@plt>
  404618:	cbz	w0, 404640 <tigetstr@plt+0x2170>
  40461c:	ldur	w0, [x29, #-4]
  404620:	bl	402120 <wcwidth@plt>
  404624:	add	x21, x21, w0, sxtw
  404628:	add	x24, x22, x24
  40462c:	b	404648 <tigetstr@plt+0x2178>
  404630:	add	x21, x21, #0x1
  404634:	add	x24, x24, #0x1
  404638:	mov	w22, #0x1                   	// #1
  40463c:	b	404648 <tigetstr@plt+0x2178>
  404640:	add	x21, x21, x22, lsl #2
  404644:	add	x24, x24, x22, lsl #2
  404648:	add	x20, x20, x22
  40464c:	cmp	x20, x25
  404650:	b.hi	404668 <tigetstr@plt+0x2198>  // b.pmore
  404654:	ldrb	w22, [x20]
  404658:	cbnz	w22, 404584 <tigetstr@plt+0x20b4>
  40465c:	b	404668 <tigetstr@plt+0x2198>
  404660:	mov	x21, xzr
  404664:	mov	x24, xzr
  404668:	cbz	x19, 404670 <tigetstr@plt+0x21a0>
  40466c:	str	x24, [x19]
  404670:	mov	x0, x21
  404674:	ldp	x20, x19, [sp, #80]
  404678:	ldp	x22, x21, [sp, #64]
  40467c:	ldp	x24, x23, [sp, #48]
  404680:	ldr	x25, [sp, #32]
  404684:	ldp	x29, x30, [sp, #16]
  404688:	add	sp, sp, #0x60
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-32]!
  404694:	str	x19, [sp, #16]
  404698:	mov	x29, sp
  40469c:	cbz	x0, 4046cc <tigetstr@plt+0x21fc>
  4046a0:	ldrb	w8, [x0]
  4046a4:	mov	x19, x0
  4046a8:	cbz	w8, 4046cc <tigetstr@plt+0x21fc>
  4046ac:	mov	x0, x19
  4046b0:	bl	401f00 <strlen@plt>
  4046b4:	mov	x1, x0
  4046b8:	mov	x0, x19
  4046bc:	ldr	x19, [sp, #16]
  4046c0:	mov	x2, xzr
  4046c4:	ldp	x29, x30, [sp], #32
  4046c8:	b	40451c <tigetstr@plt+0x204c>
  4046cc:	ldr	x19, [sp, #16]
  4046d0:	mov	x0, xzr
  4046d4:	ldp	x29, x30, [sp], #32
  4046d8:	ret
  4046dc:	sub	sp, sp, #0x60
  4046e0:	stp	x29, x30, [sp, #16]
  4046e4:	stp	x26, x25, [sp, #32]
  4046e8:	stp	x24, x23, [sp, #48]
  4046ec:	stp	x22, x21, [sp, #64]
  4046f0:	stp	x20, x19, [sp, #80]
  4046f4:	add	x29, sp, #0x10
  4046f8:	cbz	x0, 4048a8 <tigetstr@plt+0x23d8>
  4046fc:	mov	x22, x0
  404700:	ldrb	w8, [x22]
  404704:	mov	x19, x2
  404708:	mov	x0, xzr
  40470c:	str	xzr, [sp, #8]
  404710:	cbz	x2, 4048ac <tigetstr@plt+0x23dc>
  404714:	cbz	w8, 4048ac <tigetstr@plt+0x23dc>
  404718:	str	xzr, [x1]
  40471c:	ldrb	w25, [x22]
  404720:	mov	x21, x1
  404724:	mov	x23, x19
  404728:	cbz	w25, 40489c <tigetstr@plt+0x23cc>
  40472c:	adrp	x24, 409000 <tigetstr@plt+0x6b30>
  404730:	mov	x20, x3
  404734:	add	x24, x24, #0x59c
  404738:	mov	x23, x19
  40473c:	cbz	x20, 40475c <tigetstr@plt+0x228c>
  404740:	sxtb	w1, w25
  404744:	mov	x0, x20
  404748:	bl	402360 <strchr@plt>
  40474c:	cbz	x0, 40475c <tigetstr@plt+0x228c>
  404750:	add	x22, x22, #0x1
  404754:	strb	w25, [x23], #1
  404758:	b	404894 <tigetstr@plt+0x23c4>
  40475c:	and	w8, w25, #0xff
  404760:	cmp	w8, #0x5c
  404764:	b.ne	404774 <tigetstr@plt+0x22a4>  // b.any
  404768:	ldrb	w8, [x22, #1]
  40476c:	cmp	w8, #0x78
  404770:	b.eq	4047e4 <tigetstr@plt+0x2314>  // b.none
  404774:	bl	4022d0 <__ctype_b_loc@plt>
  404778:	ldr	x8, [x0]
  40477c:	and	x9, x25, #0xff
  404780:	ldrh	w8, [x8, x9, lsl #1]
  404784:	tbnz	w8, #1, 4047e4 <tigetstr@plt+0x2314>
  404788:	mov	x26, x0
  40478c:	bl	402300 <__ctype_get_mb_cur_max@plt>
  404790:	mov	x2, x0
  404794:	add	x0, sp, #0x4
  404798:	add	x3, sp, #0x8
  40479c:	mov	x1, x22
  4047a0:	bl	401ec0 <mbrtowc@plt>
  4047a4:	cbz	x0, 40489c <tigetstr@plt+0x23cc>
  4047a8:	mov	x25, x0
  4047ac:	cmn	x0, #0x2
  4047b0:	b.cc	40480c <tigetstr@plt+0x233c>  // b.lo, b.ul, b.last
  4047b4:	ldr	x8, [x26]
  4047b8:	ldrb	w2, [x22]
  4047bc:	ldrh	w8, [x8, x2, lsl #1]
  4047c0:	tbnz	w8, #14, 404844 <tigetstr@plt+0x2374>
  4047c4:	mov	x0, x23
  4047c8:	mov	x1, x24
  4047cc:	bl	401ff0 <sprintf@plt>
  4047d0:	ldr	x8, [x21]
  4047d4:	add	x23, x23, #0x4
  4047d8:	mov	w25, #0x1                   	// #1
  4047dc:	add	x8, x8, #0x4
  4047e0:	b	40483c <tigetstr@plt+0x236c>
  4047e4:	and	w2, w25, #0xff
  4047e8:	mov	x0, x23
  4047ec:	mov	x1, x24
  4047f0:	bl	401ff0 <sprintf@plt>
  4047f4:	ldr	x8, [x21]
  4047f8:	add	x23, x23, #0x4
  4047fc:	add	x22, x22, #0x1
  404800:	add	x8, x8, #0x4
  404804:	str	x8, [x21]
  404808:	b	404894 <tigetstr@plt+0x23c4>
  40480c:	ldr	w0, [sp, #4]
  404810:	bl	402400 <iswprint@plt>
  404814:	cbz	w0, 404860 <tigetstr@plt+0x2390>
  404818:	mov	x0, x23
  40481c:	mov	x1, x22
  404820:	mov	x2, x25
  404824:	bl	401ed0 <memcpy@plt>
  404828:	ldr	w0, [sp, #4]
  40482c:	add	x23, x23, x25
  404830:	bl	402120 <wcwidth@plt>
  404834:	ldr	x8, [x21]
  404838:	add	x8, x8, w0, sxtw
  40483c:	str	x8, [x21]
  404840:	b	404890 <tigetstr@plt+0x23c0>
  404844:	ldr	x8, [x21]
  404848:	mov	w25, #0x1                   	// #1
  40484c:	add	x8, x8, #0x1
  404850:	str	x8, [x21]
  404854:	ldrb	w8, [x22]
  404858:	strb	w8, [x23], #1
  40485c:	b	404890 <tigetstr@plt+0x23c0>
  404860:	mov	x26, xzr
  404864:	ldrb	w2, [x22, x26]
  404868:	mov	x0, x23
  40486c:	mov	x1, x24
  404870:	bl	401ff0 <sprintf@plt>
  404874:	ldr	x8, [x21]
  404878:	add	x26, x26, #0x1
  40487c:	add	x23, x23, #0x4
  404880:	cmp	x25, x26
  404884:	add	x8, x8, #0x4
  404888:	str	x8, [x21]
  40488c:	b.ne	404864 <tigetstr@plt+0x2394>  // b.any
  404890:	add	x22, x22, x25
  404894:	ldrb	w25, [x22]
  404898:	cbnz	w25, 40473c <tigetstr@plt+0x226c>
  40489c:	mov	x0, x19
  4048a0:	strb	wzr, [x23]
  4048a4:	b	4048ac <tigetstr@plt+0x23dc>
  4048a8:	str	xzr, [sp, #8]
  4048ac:	ldp	x20, x19, [sp, #80]
  4048b0:	ldp	x22, x21, [sp, #64]
  4048b4:	ldp	x24, x23, [sp, #48]
  4048b8:	ldp	x26, x25, [sp, #32]
  4048bc:	ldp	x29, x30, [sp, #16]
  4048c0:	add	sp, sp, #0x60
  4048c4:	ret
  4048c8:	sub	sp, sp, #0x50
  4048cc:	stp	x29, x30, [sp, #16]
  4048d0:	stp	x24, x23, [sp, #32]
  4048d4:	stp	x22, x21, [sp, #48]
  4048d8:	stp	x20, x19, [sp, #64]
  4048dc:	add	x29, sp, #0x10
  4048e0:	cbz	x0, 404a0c <tigetstr@plt+0x253c>
  4048e4:	mov	x21, x0
  4048e8:	ldrb	w8, [x21]
  4048ec:	mov	x19, x2
  4048f0:	mov	x0, xzr
  4048f4:	str	xzr, [sp, #8]
  4048f8:	cbz	x2, 404a10 <tigetstr@plt+0x2540>
  4048fc:	cbz	w8, 404a10 <tigetstr@plt+0x2540>
  404900:	str	xzr, [x1]
  404904:	ldrb	w8, [x21]
  404908:	mov	x20, x1
  40490c:	mov	x22, x19
  404910:	cbz	w8, 404a00 <tigetstr@plt+0x2530>
  404914:	adrp	x23, 409000 <tigetstr@plt+0x6b30>
  404918:	add	x23, x23, #0x59c
  40491c:	mov	x22, x19
  404920:	bl	402300 <__ctype_get_mb_cur_max@plt>
  404924:	mov	x2, x0
  404928:	add	x0, sp, #0x4
  40492c:	add	x3, sp, #0x8
  404930:	mov	x1, x21
  404934:	bl	401ec0 <mbrtowc@plt>
  404938:	cbz	x0, 404a00 <tigetstr@plt+0x2530>
  40493c:	mov	x24, x0
  404940:	cmn	x0, #0x2
  404944:	b.cc	404978 <tigetstr@plt+0x24a8>  // b.lo, b.ul, b.last
  404948:	bl	4022d0 <__ctype_b_loc@plt>
  40494c:	ldr	x8, [x0]
  404950:	ldrb	w2, [x21]
  404954:	ldrh	w8, [x8, x2, lsl #1]
  404958:	tbnz	w8, #14, 4049dc <tigetstr@plt+0x250c>
  40495c:	mov	x0, x22
  404960:	mov	x1, x23
  404964:	bl	401ff0 <sprintf@plt>
  404968:	ldr	x8, [x20]
  40496c:	add	x22, x22, #0x4
  404970:	mov	w24, #0x1                   	// #1
  404974:	b	4049a8 <tigetstr@plt+0x24d8>
  404978:	ldrb	w8, [x21]
  40497c:	cmp	w8, #0x5c
  404980:	b.ne	4049b0 <tigetstr@plt+0x24e0>  // b.any
  404984:	ldrb	w8, [x21, #1]
  404988:	cmp	w8, #0x78
  40498c:	b.ne	4049b0 <tigetstr@plt+0x24e0>  // b.any
  404990:	mov	w2, #0x5c                  	// #92
  404994:	mov	x0, x22
  404998:	mov	x1, x23
  40499c:	bl	401ff0 <sprintf@plt>
  4049a0:	ldr	x8, [x20]
  4049a4:	add	x22, x22, #0x4
  4049a8:	add	x8, x8, #0x4
  4049ac:	b	4049d4 <tigetstr@plt+0x2504>
  4049b0:	mov	x0, x22
  4049b4:	mov	x1, x21
  4049b8:	mov	x2, x24
  4049bc:	bl	401ed0 <memcpy@plt>
  4049c0:	ldr	w0, [sp, #4]
  4049c4:	add	x22, x22, x24
  4049c8:	bl	402120 <wcwidth@plt>
  4049cc:	ldr	x8, [x20]
  4049d0:	add	x8, x8, w0, sxtw
  4049d4:	str	x8, [x20]
  4049d8:	b	4049f4 <tigetstr@plt+0x2524>
  4049dc:	ldr	x8, [x20]
  4049e0:	mov	w24, #0x1                   	// #1
  4049e4:	add	x8, x8, #0x1
  4049e8:	str	x8, [x20]
  4049ec:	ldrb	w8, [x21]
  4049f0:	strb	w8, [x22], #1
  4049f4:	add	x21, x21, x24
  4049f8:	ldrb	w8, [x21]
  4049fc:	cbnz	w8, 404920 <tigetstr@plt+0x2450>
  404a00:	mov	x0, x19
  404a04:	strb	wzr, [x22]
  404a08:	b	404a10 <tigetstr@plt+0x2540>
  404a0c:	str	xzr, [sp, #8]
  404a10:	ldp	x20, x19, [sp, #64]
  404a14:	ldp	x22, x21, [sp, #48]
  404a18:	ldp	x24, x23, [sp, #32]
  404a1c:	ldp	x29, x30, [sp, #16]
  404a20:	add	sp, sp, #0x50
  404a24:	ret
  404a28:	mov	w8, #0x1                   	// #1
  404a2c:	bfi	x8, x0, #2, #62
  404a30:	mov	x0, x8
  404a34:	ret
  404a38:	stp	x29, x30, [sp, #-48]!
  404a3c:	str	x21, [sp, #16]
  404a40:	stp	x20, x19, [sp, #32]
  404a44:	mov	x29, sp
  404a48:	cbz	x0, 404a98 <tigetstr@plt+0x25c8>
  404a4c:	mov	x19, x1
  404a50:	mov	x20, x0
  404a54:	bl	401f00 <strlen@plt>
  404a58:	cbz	x0, 404a98 <tigetstr@plt+0x25c8>
  404a5c:	mov	w8, #0x1                   	// #1
  404a60:	bfi	x8, x0, #2, #62
  404a64:	mov	x0, x8
  404a68:	bl	402110 <malloc@plt>
  404a6c:	mov	x21, x0
  404a70:	cbz	x0, 404a8c <tigetstr@plt+0x25bc>
  404a74:	mov	x0, x20
  404a78:	mov	x1, x19
  404a7c:	mov	x2, x21
  404a80:	mov	x3, xzr
  404a84:	bl	4046dc <tigetstr@plt+0x220c>
  404a88:	cbnz	x0, 404a98 <tigetstr@plt+0x25c8>
  404a8c:	mov	x0, x21
  404a90:	bl	4022f0 <free@plt>
  404a94:	mov	x0, xzr
  404a98:	ldp	x20, x19, [sp, #32]
  404a9c:	ldr	x21, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-48]!
  404aac:	str	x21, [sp, #16]
  404ab0:	stp	x20, x19, [sp, #32]
  404ab4:	mov	x29, sp
  404ab8:	cbz	x0, 404b04 <tigetstr@plt+0x2634>
  404abc:	mov	x19, x1
  404ac0:	mov	x20, x0
  404ac4:	bl	401f00 <strlen@plt>
  404ac8:	cbz	x0, 404b04 <tigetstr@plt+0x2634>
  404acc:	mov	w8, #0x1                   	// #1
  404ad0:	bfi	x8, x0, #2, #62
  404ad4:	mov	x0, x8
  404ad8:	bl	402110 <malloc@plt>
  404adc:	mov	x21, x0
  404ae0:	cbz	x0, 404af8 <tigetstr@plt+0x2628>
  404ae4:	mov	x0, x20
  404ae8:	mov	x1, x19
  404aec:	mov	x2, x21
  404af0:	bl	4048c8 <tigetstr@plt+0x23f8>
  404af4:	cbnz	x0, 404b04 <tigetstr@plt+0x2634>
  404af8:	mov	x0, x21
  404afc:	bl	4022f0 <free@plt>
  404b00:	mov	x0, xzr
  404b04:	ldp	x20, x19, [sp, #32]
  404b08:	ldr	x21, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #48
  404b10:	ret
  404b14:	stp	x29, x30, [sp, #-64]!
  404b18:	str	x23, [sp, #16]
  404b1c:	stp	x22, x21, [sp, #32]
  404b20:	stp	x20, x19, [sp, #48]
  404b24:	mov	x29, sp
  404b28:	mov	x21, x1
  404b2c:	mov	x19, x0
  404b30:	bl	401f00 <strlen@plt>
  404b34:	mov	x20, x0
  404b38:	mov	x0, xzr
  404b3c:	mov	x1, x19
  404b40:	mov	x2, xzr
  404b44:	bl	401f20 <mbstowcs@plt>
  404b48:	cmn	x0, #0x1
  404b4c:	b.eq	404ba8 <tigetstr@plt+0x26d8>  // b.none
  404b50:	lsl	x8, x0, #2
  404b54:	mov	x23, x0
  404b58:	add	x1, x8, #0x4
  404b5c:	mov	w0, #0x1                   	// #1
  404b60:	bl	4021a0 <calloc@plt>
  404b64:	mov	x22, x0
  404b68:	cbz	x0, 404bac <tigetstr@plt+0x26dc>
  404b6c:	mov	x0, x22
  404b70:	mov	x1, x19
  404b74:	mov	x2, x23
  404b78:	bl	401f20 <mbstowcs@plt>
  404b7c:	cbz	x0, 404bac <tigetstr@plt+0x26dc>
  404b80:	ldr	x1, [x21]
  404b84:	mov	x0, x22
  404b88:	bl	404bd4 <tigetstr@plt+0x2704>
  404b8c:	str	x0, [x21]
  404b90:	mov	x0, x19
  404b94:	mov	x1, x22
  404b98:	mov	x2, x20
  404b9c:	bl	4023b0 <wcstombs@plt>
  404ba0:	mov	x20, x0
  404ba4:	b	404bac <tigetstr@plt+0x26dc>
  404ba8:	mov	x22, xzr
  404bac:	mov	x0, x22
  404bb0:	bl	4022f0 <free@plt>
  404bb4:	tbnz	x20, #63, 404bbc <tigetstr@plt+0x26ec>
  404bb8:	strb	wzr, [x19, x20]
  404bbc:	mov	x0, x20
  404bc0:	ldp	x20, x19, [sp, #48]
  404bc4:	ldp	x22, x21, [sp, #32]
  404bc8:	ldr	x23, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #64
  404bd0:	ret
  404bd4:	stp	x29, x30, [sp, #-48]!
  404bd8:	stp	x22, x21, [sp, #16]
  404bdc:	stp	x20, x19, [sp, #32]
  404be0:	mov	x19, x0
  404be4:	ldr	w0, [x0]
  404be8:	mov	x29, sp
  404bec:	cbz	w0, 404c2c <tigetstr@plt+0x275c>
  404bf0:	mov	x20, x1
  404bf4:	mov	x22, xzr
  404bf8:	mov	w21, #0xfffd                	// #65533
  404bfc:	bl	402120 <wcwidth@plt>
  404c00:	cmn	w0, #0x1
  404c04:	b.ne	404c10 <tigetstr@plt+0x2740>  // b.any
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	str	w21, [x19]
  404c10:	add	x8, x22, w0, sxtw
  404c14:	cmp	x8, x20
  404c18:	b.hi	404c34 <tigetstr@plt+0x2764>  // b.pmore
  404c1c:	ldr	w0, [x19, #4]!
  404c20:	mov	x22, x8
  404c24:	cbnz	w0, 404bfc <tigetstr@plt+0x272c>
  404c28:	b	404c38 <tigetstr@plt+0x2768>
  404c2c:	mov	x8, xzr
  404c30:	b	404c38 <tigetstr@plt+0x2768>
  404c34:	mov	x8, x22
  404c38:	str	wzr, [x19]
  404c3c:	ldp	x20, x19, [sp, #32]
  404c40:	ldp	x22, x21, [sp, #16]
  404c44:	mov	x0, x8
  404c48:	ldp	x29, x30, [sp], #48
  404c4c:	ret
  404c50:	mov	w6, #0x20                  	// #32
  404c54:	b	404c58 <tigetstr@plt+0x2788>
  404c58:	sub	sp, sp, #0x80
  404c5c:	stp	x29, x30, [sp, #32]
  404c60:	stp	x28, x27, [sp, #48]
  404c64:	stp	x26, x25, [sp, #64]
  404c68:	stp	x24, x23, [sp, #80]
  404c6c:	stp	x22, x21, [sp, #96]
  404c70:	stp	x20, x19, [sp, #112]
  404c74:	add	x29, sp, #0x20
  404c78:	mov	w23, w6
  404c7c:	mov	w22, w5
  404c80:	mov	w27, w4
  404c84:	mov	x25, x3
  404c88:	mov	x24, x2
  404c8c:	mov	x19, x1
  404c90:	mov	x20, x0
  404c94:	bl	401f00 <strlen@plt>
  404c98:	mov	x21, x0
  404c9c:	bl	402300 <__ctype_get_mb_cur_max@plt>
  404ca0:	cmp	x0, #0x2
  404ca4:	b.cc	404d28 <tigetstr@plt+0x2858>  // b.lo, b.ul, b.last
  404ca8:	mov	x0, xzr
  404cac:	mov	x1, x20
  404cb0:	mov	x2, xzr
  404cb4:	bl	401f20 <mbstowcs@plt>
  404cb8:	cmn	x0, #0x1
  404cbc:	b.eq	404d34 <tigetstr@plt+0x2864>  // b.none
  404cc0:	str	w27, [sp, #16]
  404cc4:	add	x27, x0, #0x1
  404cc8:	mov	x26, x0
  404ccc:	lsl	x0, x27, #2
  404cd0:	stur	w22, [x29, #-8]
  404cd4:	bl	402110 <malloc@plt>
  404cd8:	cbz	x0, 404d48 <tigetstr@plt+0x2878>
  404cdc:	mov	x1, x20
  404ce0:	mov	x2, x27
  404ce4:	mov	x22, x0
  404ce8:	bl	401f20 <mbstowcs@plt>
  404cec:	cbz	x0, 404d60 <tigetstr@plt+0x2890>
  404cf0:	str	wzr, [x22, x26, lsl #2]
  404cf4:	ldr	w0, [x22]
  404cf8:	stp	x20, x24, [sp]
  404cfc:	cbz	w0, 404f14 <tigetstr@plt+0x2a44>
  404d00:	mov	w27, wzr
  404d04:	add	x20, x22, #0x4
  404d08:	mov	w24, #0xfffd                	// #65533
  404d0c:	bl	402400 <iswprint@plt>
  404d10:	cbnz	w0, 404d1c <tigetstr@plt+0x284c>
  404d14:	mov	w27, #0x1                   	// #1
  404d18:	stur	w24, [x20, #-4]
  404d1c:	ldr	w0, [x20], #4
  404d20:	cbnz	w0, 404d0c <tigetstr@plt+0x283c>
  404d24:	b	404f18 <tigetstr@plt+0x2a48>
  404d28:	stur	xzr, [x29, #-8]
  404d2c:	mov	x22, xzr
  404d30:	b	404d74 <tigetstr@plt+0x28a4>
  404d34:	mov	x28, xzr
  404d38:	tbz	w22, #0, 404d54 <tigetstr@plt+0x2884>
  404d3c:	stur	x28, [x29, #-8]
  404d40:	mov	x22, x28
  404d44:	b	404d74 <tigetstr@plt+0x28a4>
  404d48:	ldur	w8, [x29, #-8]
  404d4c:	mov	x28, xzr
  404d50:	tbnz	w8, #0, 404d68 <tigetstr@plt+0x2898>
  404d54:	mov	x25, #0xffffffffffffffff    	// #-1
  404d58:	mov	x22, x28
  404d5c:	b	404ee0 <tigetstr@plt+0x2a10>
  404d60:	stur	xzr, [x29, #-8]
  404d64:	b	404d70 <tigetstr@plt+0x28a0>
  404d68:	stur	x28, [x29, #-8]
  404d6c:	mov	x22, x28
  404d70:	ldr	w27, [sp, #16]
  404d74:	mov	x26, x21
  404d78:	ldr	x8, [x25]
  404d7c:	cmp	x26, x8
  404d80:	csel	x9, x8, x26, hi  // hi = pmore
  404d84:	csel	x28, x8, x21, hi  // hi = pmore
  404d88:	cmp	x8, x26
  404d8c:	sub	x8, x8, x9
  404d90:	csel	x8, x8, xzr, hi  // hi = pmore
  404d94:	str	x9, [x25]
  404d98:	add	x25, x8, x28
  404d9c:	cbz	x24, 404dd8 <tigetstr@plt+0x2908>
  404da0:	add	x9, x19, x24
  404da4:	sub	x26, x9, #0x1
  404da8:	stur	w23, [x29, #-12]
  404dac:	cbz	w27, 404e48 <tigetstr@plt+0x2978>
  404db0:	cmp	w27, #0x1
  404db4:	b.eq	404de0 <tigetstr@plt+0x2910>  // b.none
  404db8:	cmp	w27, #0x2
  404dbc:	mov	w9, w27
  404dc0:	b.ne	40500c <tigetstr@plt+0x2b3c>  // b.any
  404dc4:	and	x9, x8, #0x1
  404dc8:	mov	x27, x20
  404dcc:	lsr	x20, x8, #1
  404dd0:	add	x8, x9, x8, lsr #1
  404dd4:	b	404de8 <tigetstr@plt+0x2918>
  404dd8:	ldur	x28, [x29, #-8]
  404ddc:	b	404ee0 <tigetstr@plt+0x2a10>
  404de0:	mov	x27, x20
  404de4:	mov	x20, xzr
  404de8:	cmp	x26, x19
  404dec:	b.ls	404e3c <tigetstr@plt+0x296c>  // b.plast
  404df0:	cbz	x8, 404e3c <tigetstr@plt+0x296c>
  404df4:	mvn	x9, x19
  404df8:	add	x9, x26, x9
  404dfc:	sub	x21, x8, #0x1
  404e00:	cmp	x21, x9
  404e04:	csel	x8, x9, x21, hi  // hi = pmore
  404e08:	add	x2, x8, #0x1
  404e0c:	mov	x0, x19
  404e10:	mov	w1, w23
  404e14:	bl	402170 <memset@plt>
  404e18:	sub	x8, x24, #0x2
  404e1c:	cmp	x21, x8
  404e20:	mov	x9, x19
  404e24:	csel	x8, x21, x8, cc  // cc = lo, ul, last
  404e28:	add	x8, x8, x9
  404e2c:	mov	x19, x24
  404e30:	mov	x23, x9
  404e34:	add	x21, x8, #0x1
  404e38:	b	404e5c <tigetstr@plt+0x298c>
  404e3c:	mov	x21, x19
  404e40:	mov	x19, x24
  404e44:	b	404e58 <tigetstr@plt+0x2988>
  404e48:	mov	x21, x19
  404e4c:	mov	x27, x20
  404e50:	mov	x19, x24
  404e54:	mov	x20, x8
  404e58:	mov	x23, x21
  404e5c:	sub	x8, x26, x21
  404e60:	cmp	x28, x8
  404e64:	csel	x24, x28, x8, cc  // cc = lo, ul, last
  404e68:	mov	x0, x21
  404e6c:	mov	x1, x27
  404e70:	mov	x2, x24
  404e74:	strb	wzr, [x21]
  404e78:	bl	401ed0 <memcpy@plt>
  404e7c:	add	x0, x21, x24
  404e80:	cbz	x20, 404ed8 <tigetstr@plt+0x2a08>
  404e84:	ldur	x28, [x29, #-8]
  404e88:	cmp	x0, x26
  404e8c:	b.cs	404edc <tigetstr@plt+0x2a0c>  // b.hs, b.nlast
  404e90:	mvn	x8, x0
  404e94:	add	x8, x26, x8
  404e98:	sub	x20, x20, #0x1
  404e9c:	ldur	w1, [x29, #-12]
  404ea0:	cmp	x20, x8
  404ea4:	csel	x8, x8, x20, hi  // hi = pmore
  404ea8:	add	x2, x8, #0x1
  404eac:	bl	402170 <memset@plt>
  404eb0:	sub	x8, x19, x21
  404eb4:	sub	x8, x8, x24
  404eb8:	add	x8, x8, x23
  404ebc:	sub	x8, x8, #0x2
  404ec0:	cmp	x20, x8
  404ec4:	csel	x8, x8, x20, hi  // hi = pmore
  404ec8:	add	x8, x24, x8
  404ecc:	add	x8, x8, x21
  404ed0:	add	x0, x8, #0x1
  404ed4:	b	404edc <tigetstr@plt+0x2a0c>
  404ed8:	ldur	x28, [x29, #-8]
  404edc:	strb	wzr, [x0]
  404ee0:	mov	x0, x22
  404ee4:	bl	4022f0 <free@plt>
  404ee8:	mov	x0, x28
  404eec:	bl	4022f0 <free@plt>
  404ef0:	mov	x0, x25
  404ef4:	ldp	x20, x19, [sp, #112]
  404ef8:	ldp	x22, x21, [sp, #96]
  404efc:	ldp	x24, x23, [sp, #80]
  404f00:	ldp	x26, x25, [sp, #64]
  404f04:	ldp	x28, x27, [sp, #48]
  404f08:	ldp	x29, x30, [sp, #32]
  404f0c:	add	sp, sp, #0x80
  404f10:	ret
  404f14:	mov	w27, wzr
  404f18:	mov	x28, xzr
  404f1c:	mov	w20, wzr
  404f20:	add	x26, x26, #0x1
  404f24:	mov	w24, #0x7fffffff            	// #2147483647
  404f28:	cmp	x26, x28
  404f2c:	b.eq	404f6c <tigetstr@plt+0x2a9c>  // b.none
  404f30:	ldr	w0, [x22, x28, lsl #2]
  404f34:	cbz	w0, 404f6c <tigetstr@plt+0x2a9c>
  404f38:	bl	402120 <wcwidth@plt>
  404f3c:	cmn	w0, #0x1
  404f40:	sub	w8, w24, w0
  404f44:	cset	w9, eq  // eq = none
  404f48:	cmp	w20, w8
  404f4c:	cset	w8, gt
  404f50:	orr	w8, w9, w8
  404f54:	cmp	w8, #0x0
  404f58:	csel	w9, wzr, w0, ne  // ne = any
  404f5c:	add	w20, w9, w20
  404f60:	add	x28, x28, #0x1
  404f64:	cbz	w8, 404f28 <tigetstr@plt+0x2a58>
  404f68:	mov	w20, #0xffffffff            	// #-1
  404f6c:	ldr	x24, [sp, #8]
  404f70:	sxtw	x26, w20
  404f74:	tbz	w27, #0, 404f90 <tigetstr@plt+0x2ac0>
  404f78:	mov	x0, xzr
  404f7c:	mov	x1, x22
  404f80:	mov	x2, xzr
  404f84:	bl	4023b0 <wcstombs@plt>
  404f88:	ldr	x20, [sp]
  404f8c:	b	404fa4 <tigetstr@plt+0x2ad4>
  404f90:	ldr	x8, [x25]
  404f94:	ldr	x20, [sp]
  404f98:	mov	x0, x21
  404f9c:	cmp	x8, x26
  404fa0:	b.cs	405000 <tigetstr@plt+0x2b30>  // b.hs, b.nlast
  404fa4:	add	x0, x0, #0x1
  404fa8:	str	x0, [sp]
  404fac:	bl	402110 <malloc@plt>
  404fb0:	ldr	w27, [sp, #16]
  404fb4:	mov	x28, x0
  404fb8:	cbz	x0, 404fe8 <tigetstr@plt+0x2b18>
  404fbc:	ldr	x1, [x25]
  404fc0:	mov	x0, x22
  404fc4:	bl	404bd4 <tigetstr@plt+0x2704>
  404fc8:	ldr	x2, [sp]
  404fcc:	mov	x26, x0
  404fd0:	mov	x0, x28
  404fd4:	mov	x1, x22
  404fd8:	bl	4023b0 <wcstombs@plt>
  404fdc:	mov	x21, x0
  404fe0:	mov	x20, x28
  404fe4:	b	404ff8 <tigetstr@plt+0x2b28>
  404fe8:	ldur	w8, [x29, #-8]
  404fec:	tbnz	w8, #0, 404ff8 <tigetstr@plt+0x2b28>
  404ff0:	mov	x25, #0xffffffffffffffff    	// #-1
  404ff4:	b	404ee0 <tigetstr@plt+0x2a10>
  404ff8:	stur	x28, [x29, #-8]
  404ffc:	b	404d78 <tigetstr@plt+0x28a8>
  405000:	ldr	w27, [sp, #16]
  405004:	stur	xzr, [x29, #-8]
  405008:	b	404d78 <tigetstr@plt+0x28a8>
  40500c:	bl	402260 <abort@plt>
  405010:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405014:	str	w0, [x8, #1088]
  405018:	ret
  40501c:	sub	sp, sp, #0x70
  405020:	stp	x29, x30, [sp, #16]
  405024:	stp	x28, x27, [sp, #32]
  405028:	stp	x26, x25, [sp, #48]
  40502c:	stp	x24, x23, [sp, #64]
  405030:	stp	x22, x21, [sp, #80]
  405034:	stp	x20, x19, [sp, #96]
  405038:	add	x29, sp, #0x10
  40503c:	str	xzr, [x1]
  405040:	cbz	x0, 405084 <tigetstr@plt+0x2bb4>
  405044:	ldrb	w23, [x0]
  405048:	mov	x20, x0
  40504c:	cbz	x23, 405084 <tigetstr@plt+0x2bb4>
  405050:	mov	x21, x2
  405054:	mov	x19, x1
  405058:	bl	4022d0 <__ctype_b_loc@plt>
  40505c:	ldr	x8, [x0]
  405060:	mov	x22, x0
  405064:	ldrh	w9, [x8, x23, lsl #1]
  405068:	tbz	w9, #13, 40507c <tigetstr@plt+0x2bac>
  40506c:	add	x9, x20, #0x1
  405070:	ldrb	w23, [x9], #1
  405074:	ldrh	w10, [x8, x23, lsl #1]
  405078:	tbnz	w10, #13, 405070 <tigetstr@plt+0x2ba0>
  40507c:	cmp	w23, #0x2d
  405080:	b.ne	4050b8 <tigetstr@plt+0x2be8>  // b.any
  405084:	mov	w24, #0xffffffea            	// #-22
  405088:	neg	w19, w24
  40508c:	bl	402450 <__errno_location@plt>
  405090:	str	w19, [x0]
  405094:	mov	w0, w24
  405098:	ldp	x20, x19, [sp, #96]
  40509c:	ldp	x22, x21, [sp, #80]
  4050a0:	ldp	x24, x23, [sp, #64]
  4050a4:	ldp	x26, x25, [sp, #48]
  4050a8:	ldp	x28, x27, [sp, #32]
  4050ac:	ldp	x29, x30, [sp, #16]
  4050b0:	add	sp, sp, #0x70
  4050b4:	ret
  4050b8:	bl	402450 <__errno_location@plt>
  4050bc:	mov	x23, x0
  4050c0:	str	wzr, [x0]
  4050c4:	add	x1, sp, #0x8
  4050c8:	mov	x0, x20
  4050cc:	mov	w2, wzr
  4050d0:	str	xzr, [sp, #8]
  4050d4:	bl	402250 <strtoumax@plt>
  4050d8:	ldr	x25, [sp, #8]
  4050dc:	ldr	w8, [x23]
  4050e0:	cmp	x25, x20
  4050e4:	b.eq	405264 <tigetstr@plt+0x2d94>  // b.none
  4050e8:	add	x9, x0, #0x1
  4050ec:	mov	x20, x0
  4050f0:	cmp	x9, #0x1
  4050f4:	b.hi	4050fc <tigetstr@plt+0x2c2c>  // b.pmore
  4050f8:	cbnz	w8, 405268 <tigetstr@plt+0x2d98>
  4050fc:	cbz	x25, 405274 <tigetstr@plt+0x2da4>
  405100:	ldrb	w8, [x25]
  405104:	cbz	w8, 405274 <tigetstr@plt+0x2da4>
  405108:	mov	w27, wzr
  40510c:	mov	x28, xzr
  405110:	mov	w8, #0x400                 	// #1024
  405114:	str	x8, [sp]
  405118:	ldrb	w8, [x25, #1]
  40511c:	cmp	w8, #0x61
  405120:	b.le	40514c <tigetstr@plt+0x2c7c>
  405124:	cmp	w8, #0x62
  405128:	b.eq	405154 <tigetstr@plt+0x2c84>  // b.none
  40512c:	cmp	w8, #0x69
  405130:	b.ne	405164 <tigetstr@plt+0x2c94>  // b.any
  405134:	ldrb	w8, [x25, #2]
  405138:	orr	w8, w8, #0x20
  40513c:	cmp	w8, #0x62
  405140:	b.ne	405164 <tigetstr@plt+0x2c94>  // b.any
  405144:	ldrb	w8, [x25, #3]
  405148:	b	405160 <tigetstr@plt+0x2c90>
  40514c:	cmp	w8, #0x42
  405150:	b.ne	405160 <tigetstr@plt+0x2c90>  // b.any
  405154:	ldrb	w8, [x25, #2]
  405158:	cbnz	w8, 405164 <tigetstr@plt+0x2c94>
  40515c:	b	405284 <tigetstr@plt+0x2db4>
  405160:	cbz	w8, 40528c <tigetstr@plt+0x2dbc>
  405164:	bl	402090 <localeconv@plt>
  405168:	cbz	x0, 405188 <tigetstr@plt+0x2cb8>
  40516c:	ldr	x24, [x0]
  405170:	cbz	x24, 405194 <tigetstr@plt+0x2cc4>
  405174:	mov	x0, x24
  405178:	bl	401f00 <strlen@plt>
  40517c:	mov	x26, x0
  405180:	mov	w8, #0x1                   	// #1
  405184:	b	40519c <tigetstr@plt+0x2ccc>
  405188:	mov	w8, wzr
  40518c:	mov	x24, xzr
  405190:	b	405198 <tigetstr@plt+0x2cc8>
  405194:	mov	w8, wzr
  405198:	mov	x26, xzr
  40519c:	cbnz	x28, 405084 <tigetstr@plt+0x2bb4>
  4051a0:	ldrb	w9, [x25]
  4051a4:	eor	w8, w8, #0x1
  4051a8:	cmp	w9, #0x0
  4051ac:	cset	w9, eq  // eq = none
  4051b0:	orr	w8, w8, w9
  4051b4:	tbnz	w8, #0, 405084 <tigetstr@plt+0x2bb4>
  4051b8:	mov	x0, x24
  4051bc:	mov	x1, x25
  4051c0:	mov	x2, x26
  4051c4:	bl	402130 <strncmp@plt>
  4051c8:	cbnz	w0, 405084 <tigetstr@plt+0x2bb4>
  4051cc:	add	x24, x25, x26
  4051d0:	ldrb	w8, [x24]
  4051d4:	cmp	w8, #0x30
  4051d8:	b.ne	4051ec <tigetstr@plt+0x2d1c>  // b.any
  4051dc:	ldrb	w8, [x24, #1]!
  4051e0:	add	w27, w27, #0x1
  4051e4:	cmp	w8, #0x30
  4051e8:	b.eq	4051dc <tigetstr@plt+0x2d0c>  // b.none
  4051ec:	ldr	x9, [x22]
  4051f0:	sxtb	x8, w8
  4051f4:	ldrh	w8, [x9, x8, lsl #1]
  4051f8:	tbnz	w8, #11, 40520c <tigetstr@plt+0x2d3c>
  4051fc:	mov	x28, xzr
  405200:	str	x24, [sp, #8]
  405204:	mov	x25, x24
  405208:	b	405118 <tigetstr@plt+0x2c48>
  40520c:	add	x1, sp, #0x8
  405210:	mov	x0, x24
  405214:	mov	w2, wzr
  405218:	str	wzr, [x23]
  40521c:	str	xzr, [sp, #8]
  405220:	bl	402250 <strtoumax@plt>
  405224:	ldr	x25, [sp, #8]
  405228:	ldr	w8, [x23]
  40522c:	cmp	x25, x24
  405230:	b.eq	405264 <tigetstr@plt+0x2d94>  // b.none
  405234:	add	x9, x0, #0x1
  405238:	cmp	x9, #0x1
  40523c:	b.hi	405244 <tigetstr@plt+0x2d74>  // b.pmore
  405240:	cbnz	w8, 405268 <tigetstr@plt+0x2d98>
  405244:	mov	x28, xzr
  405248:	cbz	x0, 405118 <tigetstr@plt+0x2c48>
  40524c:	cbz	x25, 405084 <tigetstr@plt+0x2bb4>
  405250:	ldrb	w8, [x25]
  405254:	mov	w24, #0xffffffea            	// #-22
  405258:	mov	x28, x0
  40525c:	cbnz	w8, 405118 <tigetstr@plt+0x2c48>
  405260:	b	405088 <tigetstr@plt+0x2bb8>
  405264:	cbz	w8, 405084 <tigetstr@plt+0x2bb4>
  405268:	neg	w24, w8
  40526c:	tbz	w24, #31, 405094 <tigetstr@plt+0x2bc4>
  405270:	b	405088 <tigetstr@plt+0x2bb8>
  405274:	mov	w24, wzr
  405278:	str	x20, [x19]
  40527c:	tbz	w24, #31, 405094 <tigetstr@plt+0x2bc4>
  405280:	b	405088 <tigetstr@plt+0x2bb8>
  405284:	mov	w8, #0x3e8                 	// #1000
  405288:	str	x8, [sp]
  40528c:	ldrsb	w23, [x25]
  405290:	adrp	x22, 409000 <tigetstr@plt+0x6b30>
  405294:	add	x22, x22, #0x5bc
  405298:	mov	w2, #0x9                   	// #9
  40529c:	mov	x0, x22
  4052a0:	mov	w1, w23
  4052a4:	bl	402390 <memchr@plt>
  4052a8:	cbnz	x0, 4052c8 <tigetstr@plt+0x2df8>
  4052ac:	adrp	x22, 409000 <tigetstr@plt+0x6b30>
  4052b0:	add	x22, x22, #0x5c5
  4052b4:	mov	w2, #0x9                   	// #9
  4052b8:	mov	x0, x22
  4052bc:	mov	w1, w23
  4052c0:	bl	402390 <memchr@plt>
  4052c4:	cbz	x0, 405084 <tigetstr@plt+0x2bb4>
  4052c8:	ldr	x11, [sp]
  4052cc:	sub	w8, w0, w22
  4052d0:	adds	w8, w8, #0x1
  4052d4:	b.cs	4052f8 <tigetstr@plt+0x2e28>  // b.hs, b.nlast
  4052d8:	mvn	w9, w0
  4052dc:	add	w9, w9, w22
  4052e0:	umulh	x10, x11, x20
  4052e4:	cmp	xzr, x10
  4052e8:	b.ne	405300 <tigetstr@plt+0x2e30>  // b.any
  4052ec:	adds	w9, w9, #0x1
  4052f0:	mul	x20, x20, x11
  4052f4:	b.cc	4052e0 <tigetstr@plt+0x2e10>  // b.lo, b.ul, b.last
  4052f8:	mov	w24, wzr
  4052fc:	b	405304 <tigetstr@plt+0x2e34>
  405300:	mov	w24, #0xffffffde            	// #-34
  405304:	cbz	x21, 40530c <tigetstr@plt+0x2e3c>
  405308:	str	w8, [x21]
  40530c:	cbz	x28, 405278 <tigetstr@plt+0x2da8>
  405310:	cbz	w8, 405278 <tigetstr@plt+0x2da8>
  405314:	mvn	w8, w0
  405318:	add	w9, w8, w22
  40531c:	mov	w8, #0x1                   	// #1
  405320:	umulh	x10, x11, x8
  405324:	cmp	xzr, x10
  405328:	b.ne	405338 <tigetstr@plt+0x2e68>  // b.any
  40532c:	adds	w9, w9, #0x1
  405330:	mul	x8, x8, x11
  405334:	b.cc	405320 <tigetstr@plt+0x2e50>  // b.lo, b.ul, b.last
  405338:	mov	w9, #0xa                   	// #10
  40533c:	cmp	x28, #0xb
  405340:	b.cc	405354 <tigetstr@plt+0x2e84>  // b.lo, b.ul, b.last
  405344:	add	x9, x9, x9, lsl #2
  405348:	lsl	x9, x9, #1
  40534c:	cmp	x9, x28
  405350:	b.cc	405344 <tigetstr@plt+0x2e74>  // b.lo, b.ul, b.last
  405354:	cmp	w27, #0x1
  405358:	b.lt	40536c <tigetstr@plt+0x2e9c>  // b.tstop
  40535c:	add	x9, x9, x9, lsl #2
  405360:	subs	w27, w27, #0x1
  405364:	lsl	x9, x9, #1
  405368:	b.ne	40535c <tigetstr@plt+0x2e8c>  // b.any
  40536c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405370:	mov	w12, #0x1                   	// #1
  405374:	movk	x10, #0xcccd
  405378:	mov	w11, #0xa                   	// #10
  40537c:	umulh	x13, x28, x10
  405380:	lsr	x13, x13, #3
  405384:	add	x14, x12, x12, lsl #2
  405388:	msub	x15, x13, x11, x28
  40538c:	lsl	x14, x14, #1
  405390:	cbz	x15, 4053a4 <tigetstr@plt+0x2ed4>
  405394:	udiv	x12, x9, x12
  405398:	udiv	x12, x12, x15
  40539c:	udiv	x12, x8, x12
  4053a0:	add	x20, x12, x20
  4053a4:	cmp	x28, #0x9
  4053a8:	mov	x28, x13
  4053ac:	mov	x12, x14
  4053b0:	b.hi	40537c <tigetstr@plt+0x2eac>  // b.pmore
  4053b4:	b	405278 <tigetstr@plt+0x2da8>
  4053b8:	mov	x2, xzr
  4053bc:	b	40501c <tigetstr@plt+0x2b4c>
  4053c0:	stp	x29, x30, [sp, #-48]!
  4053c4:	stp	x20, x19, [sp, #32]
  4053c8:	mov	x20, x1
  4053cc:	mov	x19, x0
  4053d0:	str	x21, [sp, #16]
  4053d4:	mov	x29, sp
  4053d8:	cbz	x0, 40540c <tigetstr@plt+0x2f3c>
  4053dc:	ldrb	w21, [x19]
  4053e0:	mov	x8, x19
  4053e4:	cbz	w21, 405410 <tigetstr@plt+0x2f40>
  4053e8:	bl	4022d0 <__ctype_b_loc@plt>
  4053ec:	ldr	x9, [x0]
  4053f0:	mov	x8, x19
  4053f4:	and	x10, x21, #0xff
  4053f8:	ldrh	w10, [x9, x10, lsl #1]
  4053fc:	tbz	w10, #11, 405410 <tigetstr@plt+0x2f40>
  405400:	ldrb	w21, [x8, #1]!
  405404:	cbnz	w21, 4053f4 <tigetstr@plt+0x2f24>
  405408:	b	405410 <tigetstr@plt+0x2f40>
  40540c:	mov	x8, xzr
  405410:	cbz	x20, 405418 <tigetstr@plt+0x2f48>
  405414:	str	x8, [x20]
  405418:	cmp	x8, x19
  40541c:	b.ls	405430 <tigetstr@plt+0x2f60>  // b.plast
  405420:	ldrb	w8, [x8]
  405424:	cmp	w8, #0x0
  405428:	cset	w0, eq  // eq = none
  40542c:	b	405434 <tigetstr@plt+0x2f64>
  405430:	mov	w0, wzr
  405434:	ldp	x20, x19, [sp, #32]
  405438:	ldr	x21, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #48
  405440:	ret
  405444:	stp	x29, x30, [sp, #-48]!
  405448:	stp	x20, x19, [sp, #32]
  40544c:	mov	x20, x1
  405450:	mov	x19, x0
  405454:	str	x21, [sp, #16]
  405458:	mov	x29, sp
  40545c:	cbz	x0, 405490 <tigetstr@plt+0x2fc0>
  405460:	ldrb	w21, [x19]
  405464:	mov	x8, x19
  405468:	cbz	w21, 405494 <tigetstr@plt+0x2fc4>
  40546c:	bl	4022d0 <__ctype_b_loc@plt>
  405470:	ldr	x9, [x0]
  405474:	mov	x8, x19
  405478:	and	x10, x21, #0xff
  40547c:	ldrh	w10, [x9, x10, lsl #1]
  405480:	tbz	w10, #12, 405494 <tigetstr@plt+0x2fc4>
  405484:	ldrb	w21, [x8, #1]!
  405488:	cbnz	w21, 405478 <tigetstr@plt+0x2fa8>
  40548c:	b	405494 <tigetstr@plt+0x2fc4>
  405490:	mov	x8, xzr
  405494:	cbz	x20, 40549c <tigetstr@plt+0x2fcc>
  405498:	str	x8, [x20]
  40549c:	cmp	x8, x19
  4054a0:	b.ls	4054b4 <tigetstr@plt+0x2fe4>  // b.plast
  4054a4:	ldrb	w8, [x8]
  4054a8:	cmp	w8, #0x0
  4054ac:	cset	w0, eq  // eq = none
  4054b0:	b	4054b8 <tigetstr@plt+0x2fe8>
  4054b4:	mov	w0, wzr
  4054b8:	ldp	x20, x19, [sp, #32]
  4054bc:	ldr	x21, [sp, #16]
  4054c0:	ldp	x29, x30, [sp], #48
  4054c4:	ret
  4054c8:	sub	sp, sp, #0x110
  4054cc:	stp	x29, x30, [sp, #208]
  4054d0:	add	x29, sp, #0xd0
  4054d4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4054d8:	mov	x9, sp
  4054dc:	sub	x10, x29, #0x50
  4054e0:	stp	x28, x23, [sp, #224]
  4054e4:	stp	x22, x21, [sp, #240]
  4054e8:	stp	x20, x19, [sp, #256]
  4054ec:	mov	x20, x1
  4054f0:	mov	x19, x0
  4054f4:	movk	x8, #0xff80, lsl #32
  4054f8:	add	x11, x29, #0x40
  4054fc:	add	x9, x9, #0x80
  405500:	add	x22, x10, #0x30
  405504:	mov	w23, #0xffffffd0            	// #-48
  405508:	stp	x2, x3, [x29, #-80]
  40550c:	stp	x4, x5, [x29, #-64]
  405510:	stp	x6, x7, [x29, #-48]
  405514:	stp	q1, q2, [sp, #16]
  405518:	stp	q3, q4, [sp, #48]
  40551c:	str	q0, [sp]
  405520:	stp	q5, q6, [sp, #80]
  405524:	str	q7, [sp, #112]
  405528:	stp	x9, x8, [x29, #-16]
  40552c:	stp	x11, x22, [x29, #-32]
  405530:	tbnz	w23, #31, 40553c <tigetstr@plt+0x306c>
  405534:	mov	w8, w23
  405538:	b	405554 <tigetstr@plt+0x3084>
  40553c:	add	w8, w23, #0x8
  405540:	cmn	w23, #0x8
  405544:	stur	w8, [x29, #-8]
  405548:	b.gt	405554 <tigetstr@plt+0x3084>
  40554c:	add	x9, x22, w23, sxtw
  405550:	b	405560 <tigetstr@plt+0x3090>
  405554:	ldur	x9, [x29, #-32]
  405558:	add	x10, x9, #0x8
  40555c:	stur	x10, [x29, #-32]
  405560:	ldr	x1, [x9]
  405564:	cbz	x1, 4055dc <tigetstr@plt+0x310c>
  405568:	tbnz	w8, #31, 405574 <tigetstr@plt+0x30a4>
  40556c:	mov	w23, w8
  405570:	b	40558c <tigetstr@plt+0x30bc>
  405574:	add	w23, w8, #0x8
  405578:	cmn	w8, #0x8
  40557c:	stur	w23, [x29, #-8]
  405580:	b.gt	40558c <tigetstr@plt+0x30bc>
  405584:	add	x8, x22, w8, sxtw
  405588:	b	405598 <tigetstr@plt+0x30c8>
  40558c:	ldur	x8, [x29, #-32]
  405590:	add	x9, x8, #0x8
  405594:	stur	x9, [x29, #-32]
  405598:	ldr	x21, [x8]
  40559c:	cbz	x21, 4055dc <tigetstr@plt+0x310c>
  4055a0:	mov	x0, x19
  4055a4:	bl	4022b0 <strcmp@plt>
  4055a8:	cbz	w0, 4055c0 <tigetstr@plt+0x30f0>
  4055ac:	mov	x0, x19
  4055b0:	mov	x1, x21
  4055b4:	bl	4022b0 <strcmp@plt>
  4055b8:	cbnz	w0, 405530 <tigetstr@plt+0x3060>
  4055bc:	b	4055c4 <tigetstr@plt+0x30f4>
  4055c0:	mov	w0, #0x1                   	// #1
  4055c4:	ldp	x20, x19, [sp, #256]
  4055c8:	ldp	x22, x21, [sp, #240]
  4055cc:	ldp	x28, x23, [sp, #224]
  4055d0:	ldp	x29, x30, [sp, #208]
  4055d4:	add	sp, sp, #0x110
  4055d8:	ret
  4055dc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4055e0:	ldr	w0, [x8, #1088]
  4055e4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4055e8:	add	x1, x1, #0x5ce
  4055ec:	mov	x2, x20
  4055f0:	mov	x3, x19
  4055f4:	bl	4023f0 <errx@plt>
  4055f8:	cbz	x1, 40561c <tigetstr@plt+0x314c>
  4055fc:	sxtb	w8, w2
  405600:	ldrsb	w9, [x0]
  405604:	cbz	w9, 40561c <tigetstr@plt+0x314c>
  405608:	cmp	w8, w9
  40560c:	b.eq	405620 <tigetstr@plt+0x3150>  // b.none
  405610:	sub	x1, x1, #0x1
  405614:	add	x0, x0, #0x1
  405618:	cbnz	x1, 405600 <tigetstr@plt+0x3130>
  40561c:	mov	x0, xzr
  405620:	ret
  405624:	stp	x29, x30, [sp, #-32]!
  405628:	stp	x20, x19, [sp, #16]
  40562c:	mov	x29, sp
  405630:	mov	x20, x1
  405634:	mov	x19, x0
  405638:	bl	405678 <tigetstr@plt+0x31a8>
  40563c:	cmp	w0, w0, sxth
  405640:	b.ne	405650 <tigetstr@plt+0x3180>  // b.any
  405644:	ldp	x20, x19, [sp, #16]
  405648:	ldp	x29, x30, [sp], #32
  40564c:	ret
  405650:	bl	402450 <__errno_location@plt>
  405654:	mov	w8, #0x22                  	// #34
  405658:	str	w8, [x0]
  40565c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405660:	ldr	w0, [x8, #1088]
  405664:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405668:	add	x1, x1, #0x5ce
  40566c:	mov	x2, x20
  405670:	mov	x3, x19
  405674:	bl	402490 <err@plt>
  405678:	stp	x29, x30, [sp, #-32]!
  40567c:	stp	x20, x19, [sp, #16]
  405680:	mov	x29, sp
  405684:	mov	x20, x1
  405688:	mov	x19, x0
  40568c:	bl	405730 <tigetstr@plt+0x3260>
  405690:	cmp	x0, w0, sxtw
  405694:	b.ne	4056a4 <tigetstr@plt+0x31d4>  // b.any
  405698:	ldp	x20, x19, [sp, #16]
  40569c:	ldp	x29, x30, [sp], #32
  4056a0:	ret
  4056a4:	bl	402450 <__errno_location@plt>
  4056a8:	mov	w8, #0x22                  	// #34
  4056ac:	str	w8, [x0]
  4056b0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4056b4:	ldr	w0, [x8, #1088]
  4056b8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4056bc:	add	x1, x1, #0x5ce
  4056c0:	mov	x2, x20
  4056c4:	mov	x3, x19
  4056c8:	bl	402490 <err@plt>
  4056cc:	mov	w2, #0xa                   	// #10
  4056d0:	b	4056d4 <tigetstr@plt+0x3204>
  4056d4:	stp	x29, x30, [sp, #-32]!
  4056d8:	stp	x20, x19, [sp, #16]
  4056dc:	mov	x29, sp
  4056e0:	mov	x20, x1
  4056e4:	mov	x19, x0
  4056e8:	bl	4057ec <tigetstr@plt+0x331c>
  4056ec:	cmp	w0, #0x10, lsl #12
  4056f0:	b.cs	405700 <tigetstr@plt+0x3230>  // b.hs, b.nlast
  4056f4:	ldp	x20, x19, [sp, #16]
  4056f8:	ldp	x29, x30, [sp], #32
  4056fc:	ret
  405700:	bl	402450 <__errno_location@plt>
  405704:	mov	w8, #0x22                  	// #34
  405708:	str	w8, [x0]
  40570c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405710:	ldr	w0, [x8, #1088]
  405714:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405718:	add	x1, x1, #0x5ce
  40571c:	mov	x2, x20
  405720:	mov	x3, x19
  405724:	bl	402490 <err@plt>
  405728:	mov	w2, #0x10                  	// #16
  40572c:	b	4056d4 <tigetstr@plt+0x3204>
  405730:	stp	x29, x30, [sp, #-48]!
  405734:	mov	x29, sp
  405738:	str	x21, [sp, #16]
  40573c:	stp	x20, x19, [sp, #32]
  405740:	mov	x20, x1
  405744:	mov	x19, x0
  405748:	str	xzr, [x29, #24]
  40574c:	bl	402450 <__errno_location@plt>
  405750:	str	wzr, [x0]
  405754:	cbz	x19, 4057a4 <tigetstr@plt+0x32d4>
  405758:	ldrb	w8, [x19]
  40575c:	cbz	w8, 4057a4 <tigetstr@plt+0x32d4>
  405760:	mov	x21, x0
  405764:	add	x1, x29, #0x18
  405768:	mov	w2, #0xa                   	// #10
  40576c:	mov	x0, x19
  405770:	bl	401f60 <strtoimax@plt>
  405774:	ldr	w8, [x21]
  405778:	cbnz	w8, 4057c0 <tigetstr@plt+0x32f0>
  40577c:	ldr	x8, [x29, #24]
  405780:	cmp	x8, x19
  405784:	b.eq	4057a4 <tigetstr@plt+0x32d4>  // b.none
  405788:	cbz	x8, 405794 <tigetstr@plt+0x32c4>
  40578c:	ldrb	w8, [x8]
  405790:	cbnz	w8, 4057a4 <tigetstr@plt+0x32d4>
  405794:	ldp	x20, x19, [sp, #32]
  405798:	ldr	x21, [sp, #16]
  40579c:	ldp	x29, x30, [sp], #48
  4057a0:	ret
  4057a4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4057a8:	ldr	w0, [x8, #1088]
  4057ac:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4057b0:	add	x1, x1, #0x5ce
  4057b4:	mov	x2, x20
  4057b8:	mov	x3, x19
  4057bc:	bl	4023f0 <errx@plt>
  4057c0:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4057c4:	ldr	w0, [x9, #1088]
  4057c8:	cmp	w8, #0x22
  4057cc:	b.ne	4057ac <tigetstr@plt+0x32dc>  // b.any
  4057d0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4057d4:	add	x1, x1, #0x5ce
  4057d8:	mov	x2, x20
  4057dc:	mov	x3, x19
  4057e0:	bl	402490 <err@plt>
  4057e4:	mov	w2, #0xa                   	// #10
  4057e8:	b	4057ec <tigetstr@plt+0x331c>
  4057ec:	stp	x29, x30, [sp, #-32]!
  4057f0:	stp	x20, x19, [sp, #16]
  4057f4:	mov	x29, sp
  4057f8:	mov	x20, x1
  4057fc:	mov	x19, x0
  405800:	bl	405850 <tigetstr@plt+0x3380>
  405804:	lsr	x8, x0, #32
  405808:	cbnz	x8, 405818 <tigetstr@plt+0x3348>
  40580c:	ldp	x20, x19, [sp, #16]
  405810:	ldp	x29, x30, [sp], #32
  405814:	ret
  405818:	bl	402450 <__errno_location@plt>
  40581c:	mov	w8, #0x22                  	// #34
  405820:	str	w8, [x0]
  405824:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405828:	ldr	w0, [x8, #1088]
  40582c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405830:	add	x1, x1, #0x5ce
  405834:	mov	x2, x20
  405838:	mov	x3, x19
  40583c:	bl	402490 <err@plt>
  405840:	mov	w2, #0x10                  	// #16
  405844:	b	4057ec <tigetstr@plt+0x331c>
  405848:	mov	w2, #0xa                   	// #10
  40584c:	b	405850 <tigetstr@plt+0x3380>
  405850:	sub	sp, sp, #0x40
  405854:	stp	x29, x30, [sp, #16]
  405858:	stp	x22, x21, [sp, #32]
  40585c:	stp	x20, x19, [sp, #48]
  405860:	add	x29, sp, #0x10
  405864:	mov	w21, w2
  405868:	mov	x20, x1
  40586c:	mov	x19, x0
  405870:	str	xzr, [sp, #8]
  405874:	bl	402450 <__errno_location@plt>
  405878:	str	wzr, [x0]
  40587c:	cbz	x19, 4058d0 <tigetstr@plt+0x3400>
  405880:	ldrb	w8, [x19]
  405884:	cbz	w8, 4058d0 <tigetstr@plt+0x3400>
  405888:	mov	x22, x0
  40588c:	add	x1, sp, #0x8
  405890:	mov	x0, x19
  405894:	mov	w2, w21
  405898:	bl	402250 <strtoumax@plt>
  40589c:	ldr	w8, [x22]
  4058a0:	cbnz	w8, 4058ec <tigetstr@plt+0x341c>
  4058a4:	ldr	x8, [sp, #8]
  4058a8:	cmp	x8, x19
  4058ac:	b.eq	4058d0 <tigetstr@plt+0x3400>  // b.none
  4058b0:	cbz	x8, 4058bc <tigetstr@plt+0x33ec>
  4058b4:	ldrb	w8, [x8]
  4058b8:	cbnz	w8, 4058d0 <tigetstr@plt+0x3400>
  4058bc:	ldp	x20, x19, [sp, #48]
  4058c0:	ldp	x22, x21, [sp, #32]
  4058c4:	ldp	x29, x30, [sp, #16]
  4058c8:	add	sp, sp, #0x40
  4058cc:	ret
  4058d0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4058d4:	ldr	w0, [x8, #1088]
  4058d8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4058dc:	add	x1, x1, #0x5ce
  4058e0:	mov	x2, x20
  4058e4:	mov	x3, x19
  4058e8:	bl	4023f0 <errx@plt>
  4058ec:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4058f0:	ldr	w0, [x9, #1088]
  4058f4:	cmp	w8, #0x22
  4058f8:	b.ne	4058d8 <tigetstr@plt+0x3408>  // b.any
  4058fc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405900:	add	x1, x1, #0x5ce
  405904:	mov	x2, x20
  405908:	mov	x3, x19
  40590c:	bl	402490 <err@plt>
  405910:	mov	w2, #0x10                  	// #16
  405914:	b	405850 <tigetstr@plt+0x3380>
  405918:	stp	x29, x30, [sp, #-48]!
  40591c:	mov	x29, sp
  405920:	str	x21, [sp, #16]
  405924:	stp	x20, x19, [sp, #32]
  405928:	mov	x20, x1
  40592c:	mov	x19, x0
  405930:	str	xzr, [x29, #24]
  405934:	bl	402450 <__errno_location@plt>
  405938:	str	wzr, [x0]
  40593c:	cbz	x19, 405988 <tigetstr@plt+0x34b8>
  405940:	ldrb	w8, [x19]
  405944:	cbz	w8, 405988 <tigetstr@plt+0x34b8>
  405948:	mov	x21, x0
  40594c:	add	x1, x29, #0x18
  405950:	mov	x0, x19
  405954:	bl	401f90 <strtod@plt>
  405958:	ldr	w8, [x21]
  40595c:	cbnz	w8, 4059a4 <tigetstr@plt+0x34d4>
  405960:	ldr	x8, [x29, #24]
  405964:	cmp	x8, x19
  405968:	b.eq	405988 <tigetstr@plt+0x34b8>  // b.none
  40596c:	cbz	x8, 405978 <tigetstr@plt+0x34a8>
  405970:	ldrb	w8, [x8]
  405974:	cbnz	w8, 405988 <tigetstr@plt+0x34b8>
  405978:	ldp	x20, x19, [sp, #32]
  40597c:	ldr	x21, [sp, #16]
  405980:	ldp	x29, x30, [sp], #48
  405984:	ret
  405988:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40598c:	ldr	w0, [x8, #1088]
  405990:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405994:	add	x1, x1, #0x5ce
  405998:	mov	x2, x20
  40599c:	mov	x3, x19
  4059a0:	bl	4023f0 <errx@plt>
  4059a4:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  4059a8:	ldr	w0, [x9, #1088]
  4059ac:	cmp	w8, #0x22
  4059b0:	b.ne	405990 <tigetstr@plt+0x34c0>  // b.any
  4059b4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4059b8:	add	x1, x1, #0x5ce
  4059bc:	mov	x2, x20
  4059c0:	mov	x3, x19
  4059c4:	bl	402490 <err@plt>
  4059c8:	stp	x29, x30, [sp, #-48]!
  4059cc:	mov	x29, sp
  4059d0:	str	x21, [sp, #16]
  4059d4:	stp	x20, x19, [sp, #32]
  4059d8:	mov	x20, x1
  4059dc:	mov	x19, x0
  4059e0:	str	xzr, [x29, #24]
  4059e4:	bl	402450 <__errno_location@plt>
  4059e8:	str	wzr, [x0]
  4059ec:	cbz	x19, 405a3c <tigetstr@plt+0x356c>
  4059f0:	ldrb	w8, [x19]
  4059f4:	cbz	w8, 405a3c <tigetstr@plt+0x356c>
  4059f8:	mov	x21, x0
  4059fc:	add	x1, x29, #0x18
  405a00:	mov	w2, #0xa                   	// #10
  405a04:	mov	x0, x19
  405a08:	bl	4022e0 <strtol@plt>
  405a0c:	ldr	w8, [x21]
  405a10:	cbnz	w8, 405a58 <tigetstr@plt+0x3588>
  405a14:	ldr	x8, [x29, #24]
  405a18:	cmp	x8, x19
  405a1c:	b.eq	405a3c <tigetstr@plt+0x356c>  // b.none
  405a20:	cbz	x8, 405a2c <tigetstr@plt+0x355c>
  405a24:	ldrb	w8, [x8]
  405a28:	cbnz	w8, 405a3c <tigetstr@plt+0x356c>
  405a2c:	ldp	x20, x19, [sp, #32]
  405a30:	ldr	x21, [sp, #16]
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405a40:	ldr	w0, [x8, #1088]
  405a44:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405a48:	add	x1, x1, #0x5ce
  405a4c:	mov	x2, x20
  405a50:	mov	x3, x19
  405a54:	bl	4023f0 <errx@plt>
  405a58:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  405a5c:	ldr	w0, [x9, #1088]
  405a60:	cmp	w8, #0x22
  405a64:	b.ne	405a44 <tigetstr@plt+0x3574>  // b.any
  405a68:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405a6c:	add	x1, x1, #0x5ce
  405a70:	mov	x2, x20
  405a74:	mov	x3, x19
  405a78:	bl	402490 <err@plt>
  405a7c:	stp	x29, x30, [sp, #-48]!
  405a80:	mov	x29, sp
  405a84:	str	x21, [sp, #16]
  405a88:	stp	x20, x19, [sp, #32]
  405a8c:	mov	x20, x1
  405a90:	mov	x19, x0
  405a94:	str	xzr, [x29, #24]
  405a98:	bl	402450 <__errno_location@plt>
  405a9c:	str	wzr, [x0]
  405aa0:	cbz	x19, 405af0 <tigetstr@plt+0x3620>
  405aa4:	ldrb	w8, [x19]
  405aa8:	cbz	w8, 405af0 <tigetstr@plt+0x3620>
  405aac:	mov	x21, x0
  405ab0:	add	x1, x29, #0x18
  405ab4:	mov	w2, #0xa                   	// #10
  405ab8:	mov	x0, x19
  405abc:	bl	401ef0 <strtoul@plt>
  405ac0:	ldr	w8, [x21]
  405ac4:	cbnz	w8, 405b0c <tigetstr@plt+0x363c>
  405ac8:	ldr	x8, [x29, #24]
  405acc:	cmp	x8, x19
  405ad0:	b.eq	405af0 <tigetstr@plt+0x3620>  // b.none
  405ad4:	cbz	x8, 405ae0 <tigetstr@plt+0x3610>
  405ad8:	ldrb	w8, [x8]
  405adc:	cbnz	w8, 405af0 <tigetstr@plt+0x3620>
  405ae0:	ldp	x20, x19, [sp, #32]
  405ae4:	ldr	x21, [sp, #16]
  405ae8:	ldp	x29, x30, [sp], #48
  405aec:	ret
  405af0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  405af4:	ldr	w0, [x8, #1088]
  405af8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405afc:	add	x1, x1, #0x5ce
  405b00:	mov	x2, x20
  405b04:	mov	x3, x19
  405b08:	bl	4023f0 <errx@plt>
  405b0c:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  405b10:	ldr	w0, [x9, #1088]
  405b14:	cmp	w8, #0x22
  405b18:	b.ne	405af8 <tigetstr@plt+0x3628>  // b.any
  405b1c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405b20:	add	x1, x1, #0x5ce
  405b24:	mov	x2, x20
  405b28:	mov	x3, x19
  405b2c:	bl	402490 <err@plt>
  405b30:	sub	sp, sp, #0x30
  405b34:	stp	x20, x19, [sp, #32]
  405b38:	mov	x20, x1
  405b3c:	add	x1, sp, #0x8
  405b40:	mov	x2, xzr
  405b44:	stp	x29, x30, [sp, #16]
  405b48:	add	x29, sp, #0x10
  405b4c:	mov	x19, x0
  405b50:	bl	40501c <tigetstr@plt+0x2b4c>
  405b54:	cbnz	w0, 405b6c <tigetstr@plt+0x369c>
  405b58:	ldr	x0, [sp, #8]
  405b5c:	ldp	x20, x19, [sp, #32]
  405b60:	ldp	x29, x30, [sp, #16]
  405b64:	add	sp, sp, #0x30
  405b68:	ret
  405b6c:	bl	402450 <__errno_location@plt>
  405b70:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  405b74:	ldr	w8, [x0]
  405b78:	ldr	w0, [x9, #1088]
  405b7c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  405b80:	add	x1, x1, #0x5ce
  405b84:	mov	x2, x20
  405b88:	mov	x3, x19
  405b8c:	cbnz	w8, 405b94 <tigetstr@plt+0x36c4>
  405b90:	bl	4023f0 <errx@plt>
  405b94:	bl	402490 <err@plt>
  405b98:	stp	x29, x30, [sp, #-32]!
  405b9c:	str	x19, [sp, #16]
  405ba0:	mov	x19, x1
  405ba4:	mov	x1, x2
  405ba8:	mov	x29, sp
  405bac:	bl	405918 <tigetstr@plt+0x3448>
  405bb0:	adrp	x8, 409000 <tigetstr@plt+0x6b30>
  405bb4:	ldr	d1, [x8, #1448]
  405bb8:	fcvtzs	x8, d0
  405bbc:	scvtf	d2, x8
  405bc0:	fsub	d0, d0, d2
  405bc4:	fmul	d0, d0, d1
  405bc8:	fcvtzs	x9, d0
  405bcc:	stp	x8, x9, [x19]
  405bd0:	ldr	x19, [sp, #16]
  405bd4:	ldp	x29, x30, [sp], #32
  405bd8:	ret
  405bdc:	and	w8, w0, #0xf000
  405be0:	sub	w8, w8, #0x1, lsl #12
  405be4:	lsr	w9, w8, #12
  405be8:	cmp	w9, #0xb
  405bec:	mov	w8, wzr
  405bf0:	b.hi	405c44 <tigetstr@plt+0x3774>  // b.pmore
  405bf4:	adrp	x10, 409000 <tigetstr@plt+0x6b30>
  405bf8:	add	x10, x10, #0x5b0
  405bfc:	adr	x11, 405c10 <tigetstr@plt+0x3740>
  405c00:	ldrb	w12, [x10, x9]
  405c04:	add	x11, x11, x12, lsl #2
  405c08:	mov	w9, #0x64                  	// #100
  405c0c:	br	x11
  405c10:	mov	w9, #0x70                  	// #112
  405c14:	b	405c3c <tigetstr@plt+0x376c>
  405c18:	mov	w9, #0x63                  	// #99
  405c1c:	b	405c3c <tigetstr@plt+0x376c>
  405c20:	mov	w9, #0x62                  	// #98
  405c24:	b	405c3c <tigetstr@plt+0x376c>
  405c28:	mov	w9, #0x6c                  	// #108
  405c2c:	b	405c3c <tigetstr@plt+0x376c>
  405c30:	mov	w9, #0x73                  	// #115
  405c34:	b	405c3c <tigetstr@plt+0x376c>
  405c38:	mov	w9, #0x2d                  	// #45
  405c3c:	mov	w8, #0x1                   	// #1
  405c40:	strb	w9, [x1]
  405c44:	tst	w0, #0x100
  405c48:	mov	w9, #0x72                  	// #114
  405c4c:	mov	w10, #0x2d                  	// #45
  405c50:	add	x11, x1, x8
  405c54:	mov	w12, #0x77                  	// #119
  405c58:	csel	w17, w10, w9, eq  // eq = none
  405c5c:	tst	w0, #0x80
  405c60:	mov	w14, #0x53                  	// #83
  405c64:	mov	w15, #0x73                  	// #115
  405c68:	mov	w16, #0x78                  	// #120
  405c6c:	strb	w17, [x11]
  405c70:	csel	w17, w10, w12, eq  // eq = none
  405c74:	tst	w0, #0x40
  405c78:	orr	x13, x8, #0x2
  405c7c:	strb	w17, [x11, #1]
  405c80:	csel	w11, w15, w14, ne  // ne = any
  405c84:	csel	w17, w16, w10, ne  // ne = any
  405c88:	tst	w0, #0x800
  405c8c:	csel	w11, w17, w11, eq  // eq = none
  405c90:	add	x13, x13, x1
  405c94:	tst	w0, #0x20
  405c98:	strb	w11, [x13]
  405c9c:	csel	w11, w10, w9, eq  // eq = none
  405ca0:	tst	w0, #0x10
  405ca4:	strb	w11, [x13, #1]
  405ca8:	csel	w11, w10, w12, eq  // eq = none
  405cac:	tst	w0, #0x8
  405cb0:	csel	w14, w15, w14, ne  // ne = any
  405cb4:	csel	w15, w16, w10, ne  // ne = any
  405cb8:	tst	w0, #0x400
  405cbc:	orr	x8, x8, #0x6
  405cc0:	csel	w14, w15, w14, eq  // eq = none
  405cc4:	tst	w0, #0x4
  405cc8:	add	x8, x8, x1
  405ccc:	csel	w9, w10, w9, eq  // eq = none
  405cd0:	tst	w0, #0x2
  405cd4:	mov	w17, #0x54                  	// #84
  405cd8:	strb	w11, [x13, #2]
  405cdc:	mov	w11, #0x74                  	// #116
  405ce0:	strb	w14, [x13, #3]
  405ce4:	strb	w9, [x8]
  405ce8:	csel	w9, w10, w12, eq  // eq = none
  405cec:	tst	w0, #0x1
  405cf0:	strb	w9, [x8, #1]
  405cf4:	csel	w9, w11, w17, ne  // ne = any
  405cf8:	csel	w10, w16, w10, ne  // ne = any
  405cfc:	tst	w0, #0x200
  405d00:	csel	w9, w10, w9, eq  // eq = none
  405d04:	mov	x0, x1
  405d08:	strb	w9, [x8, #2]
  405d0c:	strb	wzr, [x8, #3]
  405d10:	ret
  405d14:	sub	sp, sp, #0x50
  405d18:	add	x8, sp, #0x8
  405d1c:	stp	x29, x30, [sp, #48]
  405d20:	stp	x20, x19, [sp, #64]
  405d24:	add	x29, sp, #0x30
  405d28:	tbz	w0, #1, 405d38 <tigetstr@plt+0x3868>
  405d2c:	orr	x8, x8, #0x1
  405d30:	mov	w9, #0x20                  	// #32
  405d34:	strb	w9, [sp, #8]
  405d38:	mov	x9, xzr
  405d3c:	add	x10, x9, #0xa
  405d40:	lsr	x11, x1, x10
  405d44:	cbz	x11, 405d5c <tigetstr@plt+0x388c>
  405d48:	cmp	x10, #0x33
  405d4c:	mov	x9, x10
  405d50:	b.cc	405d3c <tigetstr@plt+0x386c>  // b.lo, b.ul, b.last
  405d54:	mov	w9, #0x3c                  	// #60
  405d58:	b	405d60 <tigetstr@plt+0x3890>
  405d5c:	cbz	w9, 405e14 <tigetstr@plt+0x3944>
  405d60:	mov	w10, #0x6667                	// #26215
  405d64:	movk	w10, #0x6666, lsl #16
  405d68:	smull	x10, w9, w10
  405d6c:	adrp	x11, 409000 <tigetstr@plt+0x6b30>
  405d70:	lsr	x12, x10, #63
  405d74:	asr	x10, x10, #34
  405d78:	add	x11, x11, #0x5d7
  405d7c:	add	w10, w10, w12
  405d80:	ldrb	w12, [x11, w10, sxtw]
  405d84:	mov	x10, #0xffffffffffffffff    	// #-1
  405d88:	lsl	x10, x10, x9
  405d8c:	mov	x11, x8
  405d90:	lsr	x19, x1, x9
  405d94:	bic	x10, x1, x10
  405d98:	strb	w12, [x11], #1
  405d9c:	tbz	w0, #0, 405db8 <tigetstr@plt+0x38e8>
  405da0:	add	w12, w9, #0x9
  405da4:	cmp	w12, #0x13
  405da8:	b.cc	405db8 <tigetstr@plt+0x38e8>  // b.lo, b.ul, b.last
  405dac:	mov	w11, #0x4269                	// #17001
  405db0:	sturh	w11, [x8, #1]
  405db4:	add	x11, x8, #0x3
  405db8:	strb	wzr, [x11]
  405dbc:	cbz	x10, 405e8c <tigetstr@plt+0x39bc>
  405dc0:	sub	w8, w9, #0xa
  405dc4:	lsr	x8, x10, x8
  405dc8:	tbnz	w0, #2, 405de0 <tigetstr@plt+0x3910>
  405dcc:	sub	x9, x8, #0x3b6
  405dd0:	cmp	x9, #0x64
  405dd4:	b.cs	405e24 <tigetstr@plt+0x3954>  // b.hs, b.nlast
  405dd8:	add	w19, w19, #0x1
  405ddc:	b	405e8c <tigetstr@plt+0x39bc>
  405de0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405de4:	add	x8, x8, #0x5
  405de8:	movk	x9, #0xcccd
  405dec:	umulh	x10, x8, x9
  405df0:	lsr	x20, x10, #3
  405df4:	mul	x9, x20, x9
  405df8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405dfc:	ror	x9, x9, #1
  405e00:	movk	x10, #0x1999, lsl #48
  405e04:	cmp	x9, x10
  405e08:	b.ls	405e28 <tigetstr@plt+0x3958>  // b.plast
  405e0c:	cbnz	x20, 405e48 <tigetstr@plt+0x3978>
  405e10:	b	405e8c <tigetstr@plt+0x39bc>
  405e14:	mov	w9, #0x42                  	// #66
  405e18:	strh	w9, [x8]
  405e1c:	mov	w19, w1
  405e20:	b	405e8c <tigetstr@plt+0x39bc>
  405e24:	add	x8, x8, #0x32
  405e28:	mov	x9, #0xf5c3                	// #62915
  405e2c:	movk	x9, #0x5c28, lsl #16
  405e30:	movk	x9, #0xc28f, lsl #32
  405e34:	lsr	x8, x8, #2
  405e38:	movk	x9, #0x28f5, lsl #48
  405e3c:	umulh	x8, x8, x9
  405e40:	lsr	x20, x8, #2
  405e44:	cbz	x20, 405e8c <tigetstr@plt+0x39bc>
  405e48:	bl	402090 <localeconv@plt>
  405e4c:	cbz	x0, 405e60 <tigetstr@plt+0x3990>
  405e50:	ldr	x4, [x0]
  405e54:	cbz	x4, 405e60 <tigetstr@plt+0x3990>
  405e58:	ldrb	w8, [x4]
  405e5c:	cbnz	w8, 405e68 <tigetstr@plt+0x3998>
  405e60:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  405e64:	add	x4, x4, #0x731
  405e68:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  405e6c:	add	x2, x2, #0x5df
  405e70:	add	x0, sp, #0x10
  405e74:	add	x6, sp, #0x8
  405e78:	mov	w1, #0x20                  	// #32
  405e7c:	mov	w3, w19
  405e80:	mov	x5, x20
  405e84:	bl	402080 <snprintf@plt>
  405e88:	b	405ea8 <tigetstr@plt+0x39d8>
  405e8c:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  405e90:	add	x2, x2, #0x5e9
  405e94:	add	x0, sp, #0x10
  405e98:	add	x4, sp, #0x8
  405e9c:	mov	w1, #0x20                  	// #32
  405ea0:	mov	w3, w19
  405ea4:	bl	402080 <snprintf@plt>
  405ea8:	add	x0, sp, #0x10
  405eac:	bl	4021f0 <strdup@plt>
  405eb0:	ldp	x20, x19, [sp, #64]
  405eb4:	ldp	x29, x30, [sp, #48]
  405eb8:	add	sp, sp, #0x50
  405ebc:	ret
  405ec0:	stp	x29, x30, [sp, #-64]!
  405ec4:	stp	x24, x23, [sp, #16]
  405ec8:	stp	x22, x21, [sp, #32]
  405ecc:	stp	x20, x19, [sp, #48]
  405ed0:	mov	x29, sp
  405ed4:	cbz	x0, 405f88 <tigetstr@plt+0x3ab8>
  405ed8:	mov	x19, x3
  405edc:	mov	x9, x0
  405ee0:	mov	w0, #0xffffffff            	// #-1
  405ee4:	cbz	x3, 405f8c <tigetstr@plt+0x3abc>
  405ee8:	mov	x20, x2
  405eec:	cbz	x2, 405f8c <tigetstr@plt+0x3abc>
  405ef0:	mov	x21, x1
  405ef4:	cbz	x1, 405f8c <tigetstr@plt+0x3abc>
  405ef8:	ldrb	w10, [x9]
  405efc:	cbz	w10, 405f8c <tigetstr@plt+0x3abc>
  405f00:	mov	x23, xzr
  405f04:	mov	x8, xzr
  405f08:	add	x22, x9, #0x1
  405f0c:	cmp	x23, x20
  405f10:	b.cs	405fa0 <tigetstr@plt+0x3ad0>  // b.hs, b.nlast
  405f14:	and	w11, w10, #0xff
  405f18:	ldrb	w10, [x22]
  405f1c:	sub	x9, x22, #0x1
  405f20:	cmp	x8, #0x0
  405f24:	csel	x8, x9, x8, eq  // eq = none
  405f28:	cmp	w11, #0x2c
  405f2c:	csel	x9, x9, xzr, eq  // eq = none
  405f30:	cmp	w10, #0x0
  405f34:	csel	x24, x22, x9, eq  // eq = none
  405f38:	cbz	x8, 405f74 <tigetstr@plt+0x3aa4>
  405f3c:	cbz	x24, 405f74 <tigetstr@plt+0x3aa4>
  405f40:	subs	x1, x24, x8
  405f44:	b.ls	405f88 <tigetstr@plt+0x3ab8>  // b.plast
  405f48:	mov	x0, x8
  405f4c:	blr	x19
  405f50:	cmn	w0, #0x1
  405f54:	b.eq	405f88 <tigetstr@plt+0x3ab8>  // b.none
  405f58:	str	w0, [x21, x23, lsl #2]
  405f5c:	ldrb	w8, [x24]
  405f60:	add	x0, x23, #0x1
  405f64:	cbz	w8, 405f8c <tigetstr@plt+0x3abc>
  405f68:	ldrb	w10, [x22]
  405f6c:	mov	x8, xzr
  405f70:	b	405f78 <tigetstr@plt+0x3aa8>
  405f74:	mov	x0, x23
  405f78:	add	x22, x22, #0x1
  405f7c:	mov	x23, x0
  405f80:	cbnz	w10, 405f0c <tigetstr@plt+0x3a3c>
  405f84:	b	405f8c <tigetstr@plt+0x3abc>
  405f88:	mov	w0, #0xffffffff            	// #-1
  405f8c:	ldp	x20, x19, [sp, #48]
  405f90:	ldp	x22, x21, [sp, #32]
  405f94:	ldp	x24, x23, [sp, #16]
  405f98:	ldp	x29, x30, [sp], #64
  405f9c:	ret
  405fa0:	mov	w0, #0xfffffffe            	// #-2
  405fa4:	b	405f8c <tigetstr@plt+0x3abc>
  405fa8:	stp	x29, x30, [sp, #-32]!
  405fac:	str	x19, [sp, #16]
  405fb0:	mov	x29, sp
  405fb4:	cbz	x0, 405fd8 <tigetstr@plt+0x3b08>
  405fb8:	mov	x19, x3
  405fbc:	mov	w8, #0xffffffff            	// #-1
  405fc0:	cbz	x3, 405fdc <tigetstr@plt+0x3b0c>
  405fc4:	ldrb	w9, [x0]
  405fc8:	cbz	w9, 405fdc <tigetstr@plt+0x3b0c>
  405fcc:	ldr	x8, [x19]
  405fd0:	cmp	x8, x2
  405fd4:	b.ls	405fec <tigetstr@plt+0x3b1c>  // b.plast
  405fd8:	mov	w8, #0xffffffff            	// #-1
  405fdc:	ldr	x19, [sp, #16]
  405fe0:	mov	w0, w8
  405fe4:	ldp	x29, x30, [sp], #32
  405fe8:	ret
  405fec:	cmp	w9, #0x2b
  405ff0:	b.ne	405ffc <tigetstr@plt+0x3b2c>  // b.any
  405ff4:	add	x0, x0, #0x1
  405ff8:	b	406004 <tigetstr@plt+0x3b34>
  405ffc:	mov	x8, xzr
  406000:	str	xzr, [x19]
  406004:	add	x1, x1, x8, lsl #2
  406008:	sub	x2, x2, x8
  40600c:	mov	x3, x4
  406010:	bl	405ec0 <tigetstr@plt+0x39f0>
  406014:	mov	w8, w0
  406018:	cmp	w0, #0x1
  40601c:	b.lt	405fdc <tigetstr@plt+0x3b0c>  // b.tstop
  406020:	ldr	x9, [x19]
  406024:	add	x9, x9, w8, uxtw
  406028:	str	x9, [x19]
  40602c:	b	405fdc <tigetstr@plt+0x3b0c>
  406030:	stp	x29, x30, [sp, #-64]!
  406034:	mov	x8, x0
  406038:	mov	w0, #0xffffffea            	// #-22
  40603c:	str	x23, [sp, #16]
  406040:	stp	x22, x21, [sp, #32]
  406044:	stp	x20, x19, [sp, #48]
  406048:	mov	x29, sp
  40604c:	cbz	x1, 4060ec <tigetstr@plt+0x3c1c>
  406050:	cbz	x8, 4060ec <tigetstr@plt+0x3c1c>
  406054:	mov	x19, x2
  406058:	cbz	x2, 4060ec <tigetstr@plt+0x3c1c>
  40605c:	ldrb	w9, [x8]
  406060:	cbz	w9, 4060e8 <tigetstr@plt+0x3c18>
  406064:	mov	x20, x1
  406068:	mov	x0, xzr
  40606c:	add	x21, x8, #0x1
  406070:	mov	w22, #0x1                   	// #1
  406074:	mov	x8, x21
  406078:	ldrb	w10, [x8], #-1
  40607c:	and	w9, w9, #0xff
  406080:	cmp	x0, #0x0
  406084:	csel	x0, x8, x0, eq  // eq = none
  406088:	cmp	w9, #0x2c
  40608c:	csel	x8, x8, xzr, eq  // eq = none
  406090:	cmp	w10, #0x0
  406094:	mov	w9, w10
  406098:	csel	x23, x21, x8, eq  // eq = none
  40609c:	cbz	x0, 4060e0 <tigetstr@plt+0x3c10>
  4060a0:	cbz	x23, 4060e0 <tigetstr@plt+0x3c10>
  4060a4:	subs	x1, x23, x0
  4060a8:	b.ls	406100 <tigetstr@plt+0x3c30>  // b.plast
  4060ac:	blr	x19
  4060b0:	tbnz	w0, #31, 4060ec <tigetstr@plt+0x3c1c>
  4060b4:	mov	w8, w0
  4060b8:	lsr	x8, x8, #3
  4060bc:	ldrb	w9, [x20, x8]
  4060c0:	and	w10, w0, #0x7
  4060c4:	lsl	w10, w22, w10
  4060c8:	orr	w9, w9, w10
  4060cc:	strb	w9, [x20, x8]
  4060d0:	ldrb	w8, [x23]
  4060d4:	cbz	w8, 4060e8 <tigetstr@plt+0x3c18>
  4060d8:	ldrb	w9, [x21]
  4060dc:	mov	x0, xzr
  4060e0:	add	x21, x21, #0x1
  4060e4:	cbnz	w9, 406074 <tigetstr@plt+0x3ba4>
  4060e8:	mov	w0, wzr
  4060ec:	ldp	x20, x19, [sp, #48]
  4060f0:	ldp	x22, x21, [sp, #32]
  4060f4:	ldr	x23, [sp, #16]
  4060f8:	ldp	x29, x30, [sp], #64
  4060fc:	ret
  406100:	mov	w0, #0xffffffff            	// #-1
  406104:	b	4060ec <tigetstr@plt+0x3c1c>
  406108:	stp	x29, x30, [sp, #-48]!
  40610c:	mov	x8, x0
  406110:	mov	w0, #0xffffffea            	// #-22
  406114:	stp	x22, x21, [sp, #16]
  406118:	stp	x20, x19, [sp, #32]
  40611c:	mov	x29, sp
  406120:	cbz	x1, 4061ac <tigetstr@plt+0x3cdc>
  406124:	cbz	x8, 4061ac <tigetstr@plt+0x3cdc>
  406128:	mov	x19, x2
  40612c:	cbz	x2, 4061ac <tigetstr@plt+0x3cdc>
  406130:	ldrb	w9, [x8]
  406134:	cbz	w9, 4061a8 <tigetstr@plt+0x3cd8>
  406138:	mov	x20, x1
  40613c:	mov	x0, xzr
  406140:	add	x21, x8, #0x1
  406144:	mov	x8, x21
  406148:	ldrb	w10, [x8], #-1
  40614c:	and	w9, w9, #0xff
  406150:	cmp	x0, #0x0
  406154:	csel	x0, x8, x0, eq  // eq = none
  406158:	cmp	w9, #0x2c
  40615c:	csel	x8, x8, xzr, eq  // eq = none
  406160:	cmp	w10, #0x0
  406164:	mov	w9, w10
  406168:	csel	x22, x21, x8, eq  // eq = none
  40616c:	cbz	x0, 4061a0 <tigetstr@plt+0x3cd0>
  406170:	cbz	x22, 4061a0 <tigetstr@plt+0x3cd0>
  406174:	subs	x1, x22, x0
  406178:	b.ls	4061bc <tigetstr@plt+0x3cec>  // b.plast
  40617c:	blr	x19
  406180:	tbnz	x0, #63, 4061ac <tigetstr@plt+0x3cdc>
  406184:	ldr	x8, [x20]
  406188:	orr	x8, x8, x0
  40618c:	str	x8, [x20]
  406190:	ldrb	w8, [x22]
  406194:	cbz	w8, 4061a8 <tigetstr@plt+0x3cd8>
  406198:	ldrb	w9, [x21]
  40619c:	mov	x0, xzr
  4061a0:	add	x21, x21, #0x1
  4061a4:	cbnz	w9, 406144 <tigetstr@plt+0x3c74>
  4061a8:	mov	w0, wzr
  4061ac:	ldp	x20, x19, [sp, #32]
  4061b0:	ldp	x22, x21, [sp, #16]
  4061b4:	ldp	x29, x30, [sp], #48
  4061b8:	ret
  4061bc:	mov	w0, #0xffffffff            	// #-1
  4061c0:	b	4061ac <tigetstr@plt+0x3cdc>
  4061c4:	stp	x29, x30, [sp, #-64]!
  4061c8:	mov	x29, sp
  4061cc:	str	x23, [sp, #16]
  4061d0:	stp	x22, x21, [sp, #32]
  4061d4:	stp	x20, x19, [sp, #48]
  4061d8:	str	xzr, [x29, #24]
  4061dc:	cbz	x0, 4062b4 <tigetstr@plt+0x3de4>
  4061e0:	mov	w21, w3
  4061e4:	mov	x19, x2
  4061e8:	mov	x23, x1
  4061ec:	mov	x22, x0
  4061f0:	str	w3, [x1]
  4061f4:	str	w3, [x2]
  4061f8:	bl	402450 <__errno_location@plt>
  4061fc:	str	wzr, [x0]
  406200:	ldrb	w8, [x22]
  406204:	mov	x20, x0
  406208:	cmp	w8, #0x3a
  40620c:	b.ne	406218 <tigetstr@plt+0x3d48>  // b.any
  406210:	add	x21, x22, #0x1
  406214:	b	406274 <tigetstr@plt+0x3da4>
  406218:	add	x1, x29, #0x18
  40621c:	mov	w2, #0xa                   	// #10
  406220:	mov	x0, x22
  406224:	bl	4022e0 <strtol@plt>
  406228:	str	w0, [x23]
  40622c:	str	w0, [x19]
  406230:	ldr	x8, [x29, #24]
  406234:	mov	w0, #0xffffffff            	// #-1
  406238:	cmp	x8, x22
  40623c:	b.eq	4062b4 <tigetstr@plt+0x3de4>  // b.none
  406240:	ldr	w9, [x20]
  406244:	cbnz	w9, 4062b4 <tigetstr@plt+0x3de4>
  406248:	cbz	x8, 4062b4 <tigetstr@plt+0x3de4>
  40624c:	ldrb	w9, [x8]
  406250:	cmp	w9, #0x2d
  406254:	b.eq	406268 <tigetstr@plt+0x3d98>  // b.none
  406258:	cmp	w9, #0x3a
  40625c:	b.ne	4062b0 <tigetstr@plt+0x3de0>  // b.any
  406260:	ldrb	w9, [x8, #1]
  406264:	cbz	w9, 4062c8 <tigetstr@plt+0x3df8>
  406268:	add	x21, x8, #0x1
  40626c:	str	xzr, [x29, #24]
  406270:	str	wzr, [x20]
  406274:	add	x1, x29, #0x18
  406278:	mov	w2, #0xa                   	// #10
  40627c:	mov	x0, x21
  406280:	bl	4022e0 <strtol@plt>
  406284:	str	w0, [x19]
  406288:	ldr	w8, [x20]
  40628c:	mov	w0, #0xffffffff            	// #-1
  406290:	cbnz	w8, 4062b4 <tigetstr@plt+0x3de4>
  406294:	ldr	x8, [x29, #24]
  406298:	cbz	x8, 4062b4 <tigetstr@plt+0x3de4>
  40629c:	cmp	x8, x21
  4062a0:	mov	w0, #0xffffffff            	// #-1
  4062a4:	b.eq	4062b4 <tigetstr@plt+0x3de4>  // b.none
  4062a8:	ldrb	w8, [x8]
  4062ac:	cbnz	w8, 4062b4 <tigetstr@plt+0x3de4>
  4062b0:	mov	w0, wzr
  4062b4:	ldp	x20, x19, [sp, #48]
  4062b8:	ldp	x22, x21, [sp, #32]
  4062bc:	ldr	x23, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #64
  4062c4:	ret
  4062c8:	str	w21, [x19]
  4062cc:	b	4062b0 <tigetstr@plt+0x3de0>
  4062d0:	sub	sp, sp, #0x40
  4062d4:	mov	w8, wzr
  4062d8:	stp	x29, x30, [sp, #16]
  4062dc:	str	x21, [sp, #32]
  4062e0:	stp	x20, x19, [sp, #48]
  4062e4:	add	x29, sp, #0x10
  4062e8:	cbz	x1, 406388 <tigetstr@plt+0x3eb8>
  4062ec:	cbz	x0, 406388 <tigetstr@plt+0x3eb8>
  4062f0:	mov	x20, x1
  4062f4:	add	x1, x29, #0x18
  4062f8:	bl	4063a0 <tigetstr@plt+0x3ed0>
  4062fc:	mov	x19, x0
  406300:	add	x1, sp, #0x8
  406304:	mov	x0, x20
  406308:	bl	4063a0 <tigetstr@plt+0x3ed0>
  40630c:	ldr	x20, [x29, #24]
  406310:	ldr	x8, [sp, #8]
  406314:	mov	x21, x0
  406318:	add	x9, x8, x20
  40631c:	cmp	x9, #0x1
  406320:	b.eq	40632c <tigetstr@plt+0x3e5c>  // b.none
  406324:	cbnz	x9, 40634c <tigetstr@plt+0x3e7c>
  406328:	b	406384 <tigetstr@plt+0x3eb4>
  40632c:	cbz	x19, 40633c <tigetstr@plt+0x3e6c>
  406330:	ldrb	w9, [x19]
  406334:	cmp	w9, #0x2f
  406338:	b.eq	406384 <tigetstr@plt+0x3eb4>  // b.none
  40633c:	cbz	x21, 40637c <tigetstr@plt+0x3eac>
  406340:	ldrb	w9, [x21]
  406344:	cmp	w9, #0x2f
  406348:	b.eq	406384 <tigetstr@plt+0x3eb4>  // b.none
  40634c:	cbz	x19, 40637c <tigetstr@plt+0x3eac>
  406350:	cbz	x21, 40637c <tigetstr@plt+0x3eac>
  406354:	cmp	x20, x8
  406358:	b.ne	40637c <tigetstr@plt+0x3eac>  // b.any
  40635c:	mov	x0, x19
  406360:	mov	x1, x21
  406364:	mov	x2, x20
  406368:	bl	402130 <strncmp@plt>
  40636c:	cbnz	w0, 40637c <tigetstr@plt+0x3eac>
  406370:	add	x0, x19, x20
  406374:	add	x20, x21, x20
  406378:	b	4062f4 <tigetstr@plt+0x3e24>
  40637c:	mov	w8, wzr
  406380:	b	406388 <tigetstr@plt+0x3eb8>
  406384:	mov	w8, #0x1                   	// #1
  406388:	ldp	x20, x19, [sp, #48]
  40638c:	ldr	x21, [sp, #32]
  406390:	ldp	x29, x30, [sp, #16]
  406394:	mov	w0, w8
  406398:	add	sp, sp, #0x40
  40639c:	ret
  4063a0:	mov	x8, x0
  4063a4:	str	xzr, [x1]
  4063a8:	mov	x0, x8
  4063ac:	cbz	x8, 4063d8 <tigetstr@plt+0x3f08>
  4063b0:	ldrb	w8, [x0]
  4063b4:	cmp	w8, #0x2f
  4063b8:	b.ne	4063d0 <tigetstr@plt+0x3f00>  // b.any
  4063bc:	mov	x8, x0
  4063c0:	ldrb	w9, [x8, #1]!
  4063c4:	cmp	w9, #0x2f
  4063c8:	b.eq	4063a8 <tigetstr@plt+0x3ed8>  // b.none
  4063cc:	b	4063dc <tigetstr@plt+0x3f0c>
  4063d0:	cbnz	w8, 4063dc <tigetstr@plt+0x3f0c>
  4063d4:	mov	x0, xzr
  4063d8:	ret
  4063dc:	mov	w8, #0x1                   	// #1
  4063e0:	str	x8, [x1]
  4063e4:	ldrb	w9, [x0, x8]
  4063e8:	cbz	w9, 4063d8 <tigetstr@plt+0x3f08>
  4063ec:	cmp	w9, #0x2f
  4063f0:	b.eq	4063d8 <tigetstr@plt+0x3f08>  // b.none
  4063f4:	add	x8, x8, #0x1
  4063f8:	b	4063e0 <tigetstr@plt+0x3f10>
  4063fc:	stp	x29, x30, [sp, #-64]!
  406400:	orr	x8, x0, x1
  406404:	stp	x24, x23, [sp, #16]
  406408:	stp	x22, x21, [sp, #32]
  40640c:	stp	x20, x19, [sp, #48]
  406410:	mov	x29, sp
  406414:	cbz	x8, 406448 <tigetstr@plt+0x3f78>
  406418:	mov	x19, x1
  40641c:	mov	x21, x0
  406420:	mov	x20, x2
  406424:	cbz	x0, 406464 <tigetstr@plt+0x3f94>
  406428:	cbz	x19, 406480 <tigetstr@plt+0x3fb0>
  40642c:	mov	x0, x21
  406430:	bl	401f00 <strlen@plt>
  406434:	mvn	x8, x0
  406438:	cmp	x8, x20
  40643c:	b.cs	406488 <tigetstr@plt+0x3fb8>  // b.hs, b.nlast
  406440:	mov	x22, xzr
  406444:	b	4064c4 <tigetstr@plt+0x3ff4>
  406448:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  40644c:	add	x0, x0, #0x10c
  406450:	ldp	x20, x19, [sp, #48]
  406454:	ldp	x22, x21, [sp, #32]
  406458:	ldp	x24, x23, [sp, #16]
  40645c:	ldp	x29, x30, [sp], #64
  406460:	b	4021f0 <strdup@plt>
  406464:	mov	x0, x19
  406468:	mov	x1, x20
  40646c:	ldp	x20, x19, [sp, #48]
  406470:	ldp	x22, x21, [sp, #32]
  406474:	ldp	x24, x23, [sp, #16]
  406478:	ldp	x29, x30, [sp], #64
  40647c:	b	402340 <strndup@plt>
  406480:	mov	x0, x21
  406484:	b	406450 <tigetstr@plt+0x3f80>
  406488:	add	x24, x0, x20
  40648c:	mov	x23, x0
  406490:	add	x0, x24, #0x1
  406494:	bl	402110 <malloc@plt>
  406498:	mov	x22, x0
  40649c:	cbz	x0, 4064c4 <tigetstr@plt+0x3ff4>
  4064a0:	mov	x0, x22
  4064a4:	mov	x1, x21
  4064a8:	mov	x2, x23
  4064ac:	bl	401ed0 <memcpy@plt>
  4064b0:	add	x0, x22, x23
  4064b4:	mov	x1, x19
  4064b8:	mov	x2, x20
  4064bc:	bl	401ed0 <memcpy@plt>
  4064c0:	strb	wzr, [x22, x24]
  4064c4:	mov	x0, x22
  4064c8:	ldp	x20, x19, [sp, #48]
  4064cc:	ldp	x22, x21, [sp, #32]
  4064d0:	ldp	x24, x23, [sp, #16]
  4064d4:	ldp	x29, x30, [sp], #64
  4064d8:	ret
  4064dc:	stp	x29, x30, [sp, #-32]!
  4064e0:	stp	x20, x19, [sp, #16]
  4064e4:	mov	x19, x1
  4064e8:	mov	x20, x0
  4064ec:	mov	x29, sp
  4064f0:	cbz	x1, 406504 <tigetstr@plt+0x4034>
  4064f4:	mov	x0, x19
  4064f8:	bl	401f00 <strlen@plt>
  4064fc:	mov	x2, x0
  406500:	b	406508 <tigetstr@plt+0x4038>
  406504:	mov	x2, xzr
  406508:	mov	x0, x20
  40650c:	mov	x1, x19
  406510:	ldp	x20, x19, [sp, #16]
  406514:	ldp	x29, x30, [sp], #32
  406518:	b	4063fc <tigetstr@plt+0x3f2c>
  40651c:	sub	sp, sp, #0x120
  406520:	stp	x29, x30, [sp, #256]
  406524:	add	x29, sp, #0x100
  406528:	add	x9, sp, #0x80
  40652c:	mov	x10, sp
  406530:	mov	x11, #0xffffffffffffffd0    	// #-48
  406534:	add	x8, x29, #0x20
  406538:	movk	x11, #0xff80, lsl #32
  40653c:	add	x9, x9, #0x30
  406540:	add	x10, x10, #0x80
  406544:	stp	x8, x9, [x29, #-32]
  406548:	stp	x10, x11, [x29, #-16]
  40654c:	stp	q1, q2, [sp, #16]
  406550:	str	q0, [sp]
  406554:	ldp	q0, q1, [x29, #-32]
  406558:	stp	x28, x19, [sp, #272]
  40655c:	mov	x19, x0
  406560:	stp	x2, x3, [sp, #128]
  406564:	sub	x0, x29, #0x28
  406568:	sub	x2, x29, #0x50
  40656c:	stp	x4, x5, [sp, #144]
  406570:	stp	x6, x7, [sp, #160]
  406574:	stp	q3, q4, [sp, #48]
  406578:	stp	q5, q6, [sp, #80]
  40657c:	str	q7, [sp, #112]
  406580:	stp	q0, q1, [x29, #-80]
  406584:	bl	402330 <vasprintf@plt>
  406588:	tbnz	w0, #31, 4065b0 <tigetstr@plt+0x40e0>
  40658c:	ldur	x1, [x29, #-40]
  406590:	mov	w2, w0
  406594:	mov	x0, x19
  406598:	bl	4063fc <tigetstr@plt+0x3f2c>
  40659c:	ldur	x8, [x29, #-40]
  4065a0:	mov	x19, x0
  4065a4:	mov	x0, x8
  4065a8:	bl	4022f0 <free@plt>
  4065ac:	b	4065b4 <tigetstr@plt+0x40e4>
  4065b0:	mov	x19, xzr
  4065b4:	mov	x0, x19
  4065b8:	ldp	x28, x19, [sp, #272]
  4065bc:	ldp	x29, x30, [sp, #256]
  4065c0:	add	sp, sp, #0x120
  4065c4:	ret
  4065c8:	stp	x29, x30, [sp, #-80]!
  4065cc:	stp	x24, x23, [sp, #32]
  4065d0:	stp	x22, x21, [sp, #48]
  4065d4:	stp	x20, x19, [sp, #64]
  4065d8:	ldr	x19, [x0]
  4065dc:	str	x25, [sp, #16]
  4065e0:	mov	x29, sp
  4065e4:	ldrb	w8, [x19]
  4065e8:	cbz	w8, 4066e8 <tigetstr@plt+0x4218>
  4065ec:	mov	x20, x0
  4065f0:	mov	x22, x1
  4065f4:	mov	x0, x19
  4065f8:	mov	x1, x2
  4065fc:	mov	w23, w3
  406600:	mov	x21, x2
  406604:	bl	402350 <strspn@plt>
  406608:	add	x19, x19, x0
  40660c:	ldrb	w25, [x19]
  406610:	cbz	x25, 4066e4 <tigetstr@plt+0x4214>
  406614:	cbz	w23, 406698 <tigetstr@plt+0x41c8>
  406618:	cmp	w25, #0x3f
  40661c:	b.hi	4066b4 <tigetstr@plt+0x41e4>  // b.pmore
  406620:	mov	w8, #0x1                   	// #1
  406624:	mov	x9, #0x1                   	// #1
  406628:	lsl	x8, x8, x25
  40662c:	movk	x9, #0x84, lsl #32
  406630:	and	x8, x8, x9
  406634:	cbz	x8, 4066b4 <tigetstr@plt+0x41e4>
  406638:	add	x23, x19, #0x1
  40663c:	add	x1, x29, #0x1c
  406640:	mov	x0, x23
  406644:	strb	w25, [x29, #28]
  406648:	strb	wzr, [x29, #29]
  40664c:	bl	406708 <tigetstr@plt+0x4238>
  406650:	str	x0, [x22]
  406654:	add	x8, x0, x19
  406658:	ldrb	w8, [x8, #1]
  40665c:	cbz	w8, 4066e4 <tigetstr@plt+0x4214>
  406660:	cmp	w8, w25
  406664:	b.ne	4066e4 <tigetstr@plt+0x4214>  // b.any
  406668:	add	x8, x0, x19
  40666c:	ldrsb	w1, [x8, #2]
  406670:	mov	x24, x0
  406674:	cbz	w1, 406684 <tigetstr@plt+0x41b4>
  406678:	mov	x0, x21
  40667c:	bl	402360 <strchr@plt>
  406680:	cbz	x0, 4066e4 <tigetstr@plt+0x4214>
  406684:	add	x8, x19, x24
  406688:	add	x8, x8, #0x2
  40668c:	str	x8, [x20]
  406690:	mov	x19, x23
  406694:	b	4066ec <tigetstr@plt+0x421c>
  406698:	mov	x0, x19
  40669c:	mov	x1, x21
  4066a0:	bl	402410 <strcspn@plt>
  4066a4:	add	x8, x19, x0
  4066a8:	str	x0, [x22]
  4066ac:	str	x8, [x20]
  4066b0:	b	4066ec <tigetstr@plt+0x421c>
  4066b4:	mov	x0, x19
  4066b8:	mov	x1, x21
  4066bc:	bl	406708 <tigetstr@plt+0x4238>
  4066c0:	str	x0, [x22]
  4066c4:	add	x22, x19, x0
  4066c8:	ldrsb	w1, [x22]
  4066cc:	cbz	w1, 4066dc <tigetstr@plt+0x420c>
  4066d0:	mov	x0, x21
  4066d4:	bl	402360 <strchr@plt>
  4066d8:	cbz	x0, 4066e4 <tigetstr@plt+0x4214>
  4066dc:	str	x22, [x20]
  4066e0:	b	4066ec <tigetstr@plt+0x421c>
  4066e4:	str	x19, [x20]
  4066e8:	mov	x19, xzr
  4066ec:	mov	x0, x19
  4066f0:	ldp	x20, x19, [sp, #64]
  4066f4:	ldp	x22, x21, [sp, #48]
  4066f8:	ldp	x24, x23, [sp, #32]
  4066fc:	ldr	x25, [sp, #16]
  406700:	ldp	x29, x30, [sp], #80
  406704:	ret
  406708:	stp	x29, x30, [sp, #-48]!
  40670c:	stp	x20, x19, [sp, #32]
  406710:	ldrb	w9, [x0]
  406714:	str	x21, [sp, #16]
  406718:	mov	x29, sp
  40671c:	cbz	w9, 406778 <tigetstr@plt+0x42a8>
  406720:	mov	x19, x1
  406724:	mov	x21, xzr
  406728:	mov	w8, wzr
  40672c:	add	x20, x0, #0x1
  406730:	cbz	w8, 406748 <tigetstr@plt+0x4278>
  406734:	mov	w8, wzr
  406738:	ldrb	w9, [x20, x21]
  40673c:	add	x21, x21, #0x1
  406740:	cbnz	w9, 406730 <tigetstr@plt+0x4260>
  406744:	b	406774 <tigetstr@plt+0x42a4>
  406748:	and	w8, w9, #0xff
  40674c:	cmp	w8, #0x5c
  406750:	b.ne	40675c <tigetstr@plt+0x428c>  // b.any
  406754:	mov	w8, #0x1                   	// #1
  406758:	b	406738 <tigetstr@plt+0x4268>
  40675c:	sxtb	w1, w9
  406760:	mov	x0, x19
  406764:	bl	402360 <strchr@plt>
  406768:	cbz	x0, 406734 <tigetstr@plt+0x4264>
  40676c:	mov	w8, wzr
  406770:	b	406780 <tigetstr@plt+0x42b0>
  406774:	b	406780 <tigetstr@plt+0x42b0>
  406778:	mov	w8, wzr
  40677c:	mov	w21, wzr
  406780:	sub	w8, w21, w8
  406784:	ldp	x20, x19, [sp, #32]
  406788:	ldr	x21, [sp, #16]
  40678c:	sxtw	x0, w8
  406790:	ldp	x29, x30, [sp], #48
  406794:	ret
  406798:	stp	x29, x30, [sp, #-32]!
  40679c:	str	x19, [sp, #16]
  4067a0:	mov	x19, x0
  4067a4:	mov	x29, sp
  4067a8:	mov	x0, x19
  4067ac:	bl	402160 <fgetc@plt>
  4067b0:	cmp	w0, #0xa
  4067b4:	b.eq	4067c8 <tigetstr@plt+0x42f8>  // b.none
  4067b8:	cmn	w0, #0x1
  4067bc:	b.ne	4067a8 <tigetstr@plt+0x42d8>  // b.any
  4067c0:	mov	w0, #0x1                   	// #1
  4067c4:	b	4067cc <tigetstr@plt+0x42fc>
  4067c8:	mov	w0, wzr
  4067cc:	ldr	x19, [sp, #16]
  4067d0:	ldp	x29, x30, [sp], #32
  4067d4:	ret
  4067d8:	sub	sp, sp, #0xd0
  4067dc:	stp	x29, x30, [sp, #144]
  4067e0:	str	x23, [sp, #160]
  4067e4:	stp	x22, x21, [sp, #176]
  4067e8:	stp	x20, x19, [sp, #192]
  4067ec:	add	x29, sp, #0x90
  4067f0:	stp	xzr, xzr, [sp]
  4067f4:	cbz	x0, 406c54 <tigetstr@plt+0x4784>
  4067f8:	mov	x19, x1
  4067fc:	cbz	x1, 406c74 <tigetstr@plt+0x47a4>
  406800:	mov	x20, x0
  406804:	mov	x0, xzr
  406808:	bl	402100 <time@plt>
  40680c:	str	x0, [x29, #24]
  406810:	add	x0, x29, #0x18
  406814:	sub	x1, x29, #0x40
  406818:	bl	401fc0 <localtime_r@plt>
  40681c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406820:	mov	w21, #0xffffffff            	// #-1
  406824:	add	x1, x1, #0x684
  406828:	mov	x0, x20
  40682c:	stur	w21, [x29, #-32]
  406830:	bl	4022b0 <strcmp@plt>
  406834:	cbz	w0, 4068e0 <tigetstr@plt+0x4410>
  406838:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  40683c:	add	x1, x1, #0x688
  406840:	mov	x0, x20
  406844:	bl	4022b0 <strcmp@plt>
  406848:	cbz	w0, 406894 <tigetstr@plt+0x43c4>
  40684c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406850:	add	x1, x1, #0x68e
  406854:	mov	x0, x20
  406858:	bl	4022b0 <strcmp@plt>
  40685c:	cbz	w0, 4068a0 <tigetstr@plt+0x43d0>
  406860:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406864:	add	x1, x1, #0x698
  406868:	mov	x0, x20
  40686c:	bl	4022b0 <strcmp@plt>
  406870:	cbz	w0, 4068b4 <tigetstr@plt+0x43e4>
  406874:	ldrb	w8, [x20]
  406878:	cmp	w8, #0x2d
  40687c:	b.eq	4068cc <tigetstr@plt+0x43fc>  // b.none
  406880:	cmp	w8, #0x2b
  406884:	b.ne	406928 <tigetstr@plt+0x4458>  // b.any
  406888:	add	x0, x20, #0x1
  40688c:	add	x1, sp, #0x8
  406890:	b	4068d4 <tigetstr@plt+0x4404>
  406894:	stur	xzr, [x29, #-60]
  406898:	stur	wzr, [x29, #-64]
  40689c:	b	4068dc <tigetstr@plt+0x440c>
  4068a0:	ldur	w8, [x29, #-52]
  4068a4:	stur	xzr, [x29, #-60]
  4068a8:	stur	wzr, [x29, #-64]
  4068ac:	sub	w8, w8, #0x1
  4068b0:	b	4068c4 <tigetstr@plt+0x43f4>
  4068b4:	ldur	w8, [x29, #-52]
  4068b8:	stur	xzr, [x29, #-60]
  4068bc:	stur	wzr, [x29, #-64]
  4068c0:	add	w8, w8, #0x1
  4068c4:	stur	w8, [x29, #-52]
  4068c8:	b	4068dc <tigetstr@plt+0x440c>
  4068cc:	add	x0, x20, #0x1
  4068d0:	mov	x1, sp
  4068d4:	bl	406c94 <tigetstr@plt+0x47c4>
  4068d8:	tbnz	w0, #31, 406bf4 <tigetstr@plt+0x4724>
  4068dc:	mov	w21, #0xffffffff            	// #-1
  4068e0:	sub	x0, x29, #0x40
  4068e4:	bl	402240 <mktime@plt>
  4068e8:	cmn	x0, #0x1
  4068ec:	str	x0, [x29, #24]
  4068f0:	b.eq	406bd4 <tigetstr@plt+0x4704>  // b.none
  4068f4:	tbnz	w21, #31, 406904 <tigetstr@plt+0x4434>
  4068f8:	ldur	w8, [x29, #-40]
  4068fc:	cmp	w8, w21
  406900:	b.ne	406bd4 <tigetstr@plt+0x4704>  // b.any
  406904:	ldp	x9, x8, [sp]
  406908:	mov	w10, #0x4240                	// #16960
  40690c:	movk	w10, #0xf, lsl #16
  406910:	mov	w20, wzr
  406914:	madd	x8, x0, x10, x8
  406918:	subs	x8, x8, x9
  40691c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  406920:	str	x8, [x19]
  406924:	b	406bd8 <tigetstr@plt+0x4708>
  406928:	mov	x0, x20
  40692c:	bl	401f00 <strlen@plt>
  406930:	cmp	x0, #0x3
  406934:	b.ls	406950 <tigetstr@plt+0x4480>  // b.plast
  406938:	add	x8, x20, x0
  40693c:	ldur	w8, [x8, #-4]
  406940:	mov	w9, #0x6120                	// #24864
  406944:	movk	w9, #0x6f67, lsl #16
  406948:	cmp	w8, w9
  40694c:	b.eq	406bfc <tigetstr@plt+0x472c>  // b.none
  406950:	adrp	x23, 41a000 <tigetstr@plt+0x17b30>
  406954:	mov	x22, xzr
  406958:	add	x23, x23, #0x9c8
  40695c:	ldr	x21, [x23, x22]
  406960:	mov	x0, x21
  406964:	bl	401f00 <strlen@plt>
  406968:	cbz	x0, 406994 <tigetstr@plt+0x44c4>
  40696c:	mov	x2, x0
  406970:	mov	x0, x20
  406974:	mov	x1, x21
  406978:	bl	402320 <strncasecmp@plt>
  40697c:	cbnz	w0, 406994 <tigetstr@plt+0x44c4>
  406980:	mov	x0, x21
  406984:	bl	401f00 <strlen@plt>
  406988:	ldrb	w8, [x20, x0]
  40698c:	cmp	w8, #0x20
  406990:	b.eq	406c2c <tigetstr@plt+0x475c>  // b.none
  406994:	add	x22, x22, #0x10
  406998:	cmp	x22, #0xe0
  40699c:	b.ne	40695c <tigetstr@plt+0x448c>  // b.any
  4069a0:	mov	w21, #0xffffffff            	// #-1
  4069a4:	ldp	q0, q1, [x29, #-64]
  4069a8:	ldur	q2, [x29, #-32]
  4069ac:	ldur	x8, [x29, #-16]
  4069b0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4069b4:	add	x1, x1, #0x6a6
  4069b8:	sub	x2, x29, #0x40
  4069bc:	mov	x0, x20
  4069c0:	stp	q0, q1, [sp, #16]
  4069c4:	str	q2, [sp, #48]
  4069c8:	str	x8, [sp, #64]
  4069cc:	bl	402070 <strptime@plt>
  4069d0:	cbz	x0, 4069dc <tigetstr@plt+0x450c>
  4069d4:	ldrb	w8, [x0]
  4069d8:	cbz	w8, 4068e0 <tigetstr@plt+0x4410>
  4069dc:	ldp	q0, q1, [sp, #16]
  4069e0:	ldr	q2, [sp, #48]
  4069e4:	ldr	x8, [sp, #64]
  4069e8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4069ec:	add	x1, x1, #0x6b8
  4069f0:	sub	x2, x29, #0x40
  4069f4:	mov	x0, x20
  4069f8:	stp	q0, q1, [x29, #-64]
  4069fc:	stur	q2, [x29, #-32]
  406a00:	stur	x8, [x29, #-16]
  406a04:	bl	402070 <strptime@plt>
  406a08:	cbz	x0, 406a14 <tigetstr@plt+0x4544>
  406a0c:	ldrb	w8, [x0]
  406a10:	cbz	w8, 4068e0 <tigetstr@plt+0x4410>
  406a14:	ldp	q0, q1, [sp, #16]
  406a18:	ldr	q2, [sp, #48]
  406a1c:	ldr	x8, [sp, #64]
  406a20:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406a24:	add	x1, x1, #0x6ca
  406a28:	sub	x2, x29, #0x40
  406a2c:	mov	x0, x20
  406a30:	stp	q0, q1, [x29, #-64]
  406a34:	stur	q2, [x29, #-32]
  406a38:	stur	x8, [x29, #-16]
  406a3c:	bl	402070 <strptime@plt>
  406a40:	cbz	x0, 406a4c <tigetstr@plt+0x457c>
  406a44:	ldrb	w8, [x0]
  406a48:	cbz	w8, 4068e0 <tigetstr@plt+0x4410>
  406a4c:	ldp	q0, q1, [sp, #16]
  406a50:	ldr	q2, [sp, #48]
  406a54:	ldr	x8, [sp, #64]
  406a58:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406a5c:	add	x1, x1, #0x6dc
  406a60:	sub	x2, x29, #0x40
  406a64:	mov	x0, x20
  406a68:	stp	q0, q1, [x29, #-64]
  406a6c:	stur	q2, [x29, #-32]
  406a70:	stur	x8, [x29, #-16]
  406a74:	bl	402070 <strptime@plt>
  406a78:	cbz	x0, 406a84 <tigetstr@plt+0x45b4>
  406a7c:	ldrb	w8, [x0]
  406a80:	cbz	w8, 406c44 <tigetstr@plt+0x4774>
  406a84:	ldp	q0, q1, [sp, #16]
  406a88:	ldr	q2, [sp, #48]
  406a8c:	ldr	x8, [sp, #64]
  406a90:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406a94:	add	x1, x1, #0x6eb
  406a98:	sub	x2, x29, #0x40
  406a9c:	mov	x0, x20
  406aa0:	stp	q0, q1, [x29, #-64]
  406aa4:	stur	q2, [x29, #-32]
  406aa8:	stur	x8, [x29, #-16]
  406aac:	bl	402070 <strptime@plt>
  406ab0:	cbz	x0, 406abc <tigetstr@plt+0x45ec>
  406ab4:	ldrb	w8, [x0]
  406ab8:	cbz	w8, 406c44 <tigetstr@plt+0x4774>
  406abc:	ldp	q0, q1, [sp, #16]
  406ac0:	ldr	q2, [sp, #48]
  406ac4:	ldr	x8, [sp, #64]
  406ac8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406acc:	add	x1, x1, #0x6fa
  406ad0:	sub	x2, x29, #0x40
  406ad4:	mov	x0, x20
  406ad8:	stp	q0, q1, [x29, #-64]
  406adc:	stur	q2, [x29, #-32]
  406ae0:	stur	x8, [x29, #-16]
  406ae4:	bl	402070 <strptime@plt>
  406ae8:	cbz	x0, 406af4 <tigetstr@plt+0x4624>
  406aec:	ldrb	w8, [x0]
  406af0:	cbz	w8, 406c40 <tigetstr@plt+0x4770>
  406af4:	ldp	q0, q1, [sp, #16]
  406af8:	ldr	q2, [sp, #48]
  406afc:	ldr	x8, [sp, #64]
  406b00:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406b04:	add	x1, x1, #0x703
  406b08:	sub	x2, x29, #0x40
  406b0c:	mov	x0, x20
  406b10:	stp	q0, q1, [x29, #-64]
  406b14:	stur	q2, [x29, #-32]
  406b18:	stur	x8, [x29, #-16]
  406b1c:	bl	402070 <strptime@plt>
  406b20:	cbz	x0, 406b2c <tigetstr@plt+0x465c>
  406b24:	ldrb	w8, [x0]
  406b28:	cbz	w8, 406c40 <tigetstr@plt+0x4770>
  406b2c:	ldp	q0, q1, [sp, #16]
  406b30:	ldr	q2, [sp, #48]
  406b34:	ldr	x8, [sp, #64]
  406b38:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406b3c:	add	x1, x1, #0x6c1
  406b40:	sub	x2, x29, #0x40
  406b44:	mov	x0, x20
  406b48:	stp	q0, q1, [x29, #-64]
  406b4c:	stur	q2, [x29, #-32]
  406b50:	stur	x8, [x29, #-16]
  406b54:	bl	402070 <strptime@plt>
  406b58:	cbz	x0, 406b64 <tigetstr@plt+0x4694>
  406b5c:	ldrb	w8, [x0]
  406b60:	cbz	w8, 4068e0 <tigetstr@plt+0x4410>
  406b64:	ldp	q0, q1, [sp, #16]
  406b68:	ldr	q2, [sp, #48]
  406b6c:	ldr	x8, [sp, #64]
  406b70:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406b74:	add	x1, x1, #0x6f4
  406b78:	sub	x2, x29, #0x40
  406b7c:	mov	x0, x20
  406b80:	stp	q0, q1, [x29, #-64]
  406b84:	stur	q2, [x29, #-32]
  406b88:	stur	x8, [x29, #-16]
  406b8c:	bl	402070 <strptime@plt>
  406b90:	cbz	x0, 406b9c <tigetstr@plt+0x46cc>
  406b94:	ldrb	w8, [x0]
  406b98:	cbz	w8, 406c44 <tigetstr@plt+0x4774>
  406b9c:	ldp	q0, q1, [sp, #16]
  406ba0:	ldr	q2, [sp, #48]
  406ba4:	ldr	x8, [sp, #64]
  406ba8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406bac:	add	x1, x1, #0x70c
  406bb0:	sub	x2, x29, #0x40
  406bb4:	mov	x0, x20
  406bb8:	stp	q0, q1, [x29, #-64]
  406bbc:	stur	q2, [x29, #-32]
  406bc0:	stur	x8, [x29, #-16]
  406bc4:	bl	402070 <strptime@plt>
  406bc8:	cbz	x0, 406bd4 <tigetstr@plt+0x4704>
  406bcc:	ldrb	w8, [x0]
  406bd0:	cbz	w8, 406c44 <tigetstr@plt+0x4774>
  406bd4:	mov	w20, #0xffffffea            	// #-22
  406bd8:	mov	w0, w20
  406bdc:	ldp	x20, x19, [sp, #192]
  406be0:	ldp	x22, x21, [sp, #176]
  406be4:	ldr	x23, [sp, #160]
  406be8:	ldp	x29, x30, [sp, #144]
  406bec:	add	sp, sp, #0xd0
  406bf0:	ret
  406bf4:	mov	w20, w0
  406bf8:	b	406bd8 <tigetstr@plt+0x4708>
  406bfc:	sub	x1, x0, #0x4
  406c00:	mov	x0, x20
  406c04:	bl	402340 <strndup@plt>
  406c08:	cbz	x0, 406c4c <tigetstr@plt+0x477c>
  406c0c:	mov	x1, sp
  406c10:	mov	x21, x0
  406c14:	bl	406c94 <tigetstr@plt+0x47c4>
  406c18:	mov	w20, w0
  406c1c:	mov	x0, x21
  406c20:	bl	4022f0 <free@plt>
  406c24:	tbz	w20, #31, 4068dc <tigetstr@plt+0x440c>
  406c28:	b	406bd8 <tigetstr@plt+0x4708>
  406c2c:	add	x8, x23, x22
  406c30:	ldr	w21, [x8, #8]
  406c34:	add	x8, x0, x20
  406c38:	add	x20, x8, #0x1
  406c3c:	b	4069a4 <tigetstr@plt+0x44d4>
  406c40:	stur	xzr, [x29, #-60]
  406c44:	stur	wzr, [x29, #-64]
  406c48:	b	4068e0 <tigetstr@plt+0x4410>
  406c4c:	mov	w20, #0xfffffff4            	// #-12
  406c50:	b	406bd8 <tigetstr@plt+0x4708>
  406c54:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  406c58:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406c5c:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  406c60:	add	x0, x0, #0x641
  406c64:	add	x1, x1, #0x643
  406c68:	add	x3, x3, #0x653
  406c6c:	mov	w2, #0xc4                  	// #196
  406c70:	bl	402440 <__assert_fail@plt>
  406c74:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  406c78:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406c7c:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  406c80:	add	x0, x0, #0x67f
  406c84:	add	x1, x1, #0x643
  406c88:	add	x3, x3, #0x653
  406c8c:	mov	w2, #0xc5                  	// #197
  406c90:	bl	402440 <__assert_fail@plt>
  406c94:	sub	sp, sp, #0x80
  406c98:	stp	x29, x30, [sp, #32]
  406c9c:	stp	x28, x27, [sp, #48]
  406ca0:	stp	x26, x25, [sp, #64]
  406ca4:	stp	x24, x23, [sp, #80]
  406ca8:	stp	x22, x21, [sp, #96]
  406cac:	stp	x20, x19, [sp, #112]
  406cb0:	add	x29, sp, #0x20
  406cb4:	cbz	x0, 406e84 <tigetstr@plt+0x49b4>
  406cb8:	mov	x19, x1
  406cbc:	cbz	x1, 406ea4 <tigetstr@plt+0x49d4>
  406cc0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406cc4:	add	x1, x1, #0x7be
  406cc8:	mov	x20, x0
  406ccc:	bl	402350 <strspn@plt>
  406cd0:	add	x24, x20, x0
  406cd4:	ldrb	w8, [x24]
  406cd8:	cbz	w8, 406e50 <tigetstr@plt+0x4980>
  406cdc:	str	x19, [sp, #8]
  406ce0:	bl	402450 <__errno_location@plt>
  406ce4:	adrp	x26, 409000 <tigetstr@plt+0x6b30>
  406ce8:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  406cec:	mov	x20, x0
  406cf0:	mov	x19, xzr
  406cf4:	add	x26, x26, #0x7be
  406cf8:	movk	x28, #0xcccd
  406cfc:	sub	x1, x29, #0x8
  406d00:	mov	w2, #0xa                   	// #10
  406d04:	mov	x0, x24
  406d08:	str	wzr, [x20]
  406d0c:	bl	401f80 <strtoll@plt>
  406d10:	ldr	w8, [x20]
  406d14:	cmp	w8, #0x1
  406d18:	b.ge	406e74 <tigetstr@plt+0x49a4>  // b.tcont
  406d1c:	mov	x22, x0
  406d20:	tbnz	x0, #63, 406e7c <tigetstr@plt+0x49ac>
  406d24:	ldur	x23, [x29, #-8]
  406d28:	str	x19, [sp, #16]
  406d2c:	ldrb	w8, [x23]
  406d30:	cmp	w8, #0x2e
  406d34:	b.ne	406d78 <tigetstr@plt+0x48a8>  // b.any
  406d38:	add	x25, x23, #0x1
  406d3c:	sub	x1, x29, #0x8
  406d40:	mov	w2, #0xa                   	// #10
  406d44:	mov	x0, x25
  406d48:	str	wzr, [x20]
  406d4c:	bl	401f80 <strtoll@plt>
  406d50:	ldr	w8, [x20]
  406d54:	cmp	w8, #0x1
  406d58:	b.ge	406e74 <tigetstr@plt+0x49a4>  // b.tcont
  406d5c:	mov	x24, x0
  406d60:	tbnz	x0, #63, 406e7c <tigetstr@plt+0x49ac>
  406d64:	ldur	x23, [x29, #-8]
  406d68:	cmp	x23, x25
  406d6c:	b.eq	406e50 <tigetstr@plt+0x4980>  // b.none
  406d70:	sub	w21, w23, w25
  406d74:	b	406d88 <tigetstr@plt+0x48b8>
  406d78:	cmp	x23, x24
  406d7c:	b.eq	406e50 <tigetstr@plt+0x4980>  // b.none
  406d80:	mov	x24, xzr
  406d84:	mov	w21, wzr
  406d88:	mov	x0, x23
  406d8c:	mov	x1, x26
  406d90:	bl	402350 <strspn@plt>
  406d94:	adrp	x19, 41a000 <tigetstr@plt+0x17b30>
  406d98:	mov	x27, xzr
  406d9c:	add	x25, x23, x0
  406da0:	add	x19, x19, #0xab0
  406da4:	stur	x25, [x29, #-8]
  406da8:	ldur	x26, [x19, #-8]
  406dac:	mov	x0, x26
  406db0:	bl	401f00 <strlen@plt>
  406db4:	cbz	x23, 406dd0 <tigetstr@plt+0x4900>
  406db8:	mov	x2, x0
  406dbc:	cbz	x0, 406dd0 <tigetstr@plt+0x4900>
  406dc0:	mov	x0, x25
  406dc4:	mov	x1, x26
  406dc8:	bl	402130 <strncmp@plt>
  406dcc:	cbz	w0, 406de4 <tigetstr@plt+0x4914>
  406dd0:	add	x27, x27, #0x1
  406dd4:	cmp	x27, #0x1c
  406dd8:	add	x19, x19, #0x10
  406ddc:	b.ne	406da8 <tigetstr@plt+0x48d8>  // b.any
  406de0:	b	406e50 <tigetstr@plt+0x4980>
  406de4:	ldr	x19, [x19]
  406de8:	mul	x24, x19, x24
  406dec:	cbz	w21, 406e00 <tigetstr@plt+0x4930>
  406df0:	umulh	x8, x24, x28
  406df4:	subs	w21, w21, #0x1
  406df8:	lsr	x24, x8, #3
  406dfc:	b.ne	406df0 <tigetstr@plt+0x4920>  // b.any
  406e00:	cmp	w27, #0x1c
  406e04:	b.cs	406e50 <tigetstr@plt+0x4980>  // b.hs, b.nlast
  406e08:	mov	x0, x26
  406e0c:	bl	401f00 <strlen@plt>
  406e10:	ldr	x8, [sp, #16]
  406e14:	adrp	x26, 409000 <tigetstr@plt+0x6b30>
  406e18:	add	x23, x25, x0
  406e1c:	add	x26, x26, #0x7be
  406e20:	madd	x8, x19, x22, x8
  406e24:	mov	x0, x23
  406e28:	mov	x1, x26
  406e2c:	add	x19, x8, x24
  406e30:	bl	402350 <strspn@plt>
  406e34:	add	x24, x23, x0
  406e38:	ldrb	w8, [x24]
  406e3c:	cbnz	w8, 406cfc <tigetstr@plt+0x482c>
  406e40:	ldr	x8, [sp, #8]
  406e44:	mov	w0, wzr
  406e48:	str	x19, [x8]
  406e4c:	b	406e54 <tigetstr@plt+0x4984>
  406e50:	mov	w0, #0xffffffea            	// #-22
  406e54:	ldp	x20, x19, [sp, #112]
  406e58:	ldp	x22, x21, [sp, #96]
  406e5c:	ldp	x24, x23, [sp, #80]
  406e60:	ldp	x26, x25, [sp, #64]
  406e64:	ldp	x28, x27, [sp, #48]
  406e68:	ldp	x29, x30, [sp, #32]
  406e6c:	add	sp, sp, #0x80
  406e70:	ret
  406e74:	neg	w0, w8
  406e78:	b	406e54 <tigetstr@plt+0x4984>
  406e7c:	mov	w0, #0xffffffde            	// #-34
  406e80:	b	406e54 <tigetstr@plt+0x4984>
  406e84:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  406e88:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406e8c:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  406e90:	add	x0, x0, #0x641
  406e94:	add	x1, x1, #0x643
  406e98:	add	x3, x3, #0x798
  406e9c:	mov	w2, #0x4d                  	// #77
  406ea0:	bl	402440 <__assert_fail@plt>
  406ea4:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  406ea8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406eac:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  406eb0:	add	x0, x0, #0x67f
  406eb4:	add	x1, x1, #0x643
  406eb8:	add	x3, x3, #0x798
  406ebc:	mov	w2, #0x4e                  	// #78
  406ec0:	bl	402440 <__assert_fail@plt>
  406ec4:	ldr	w8, [x0, #32]
  406ec8:	tbnz	w8, #31, 406ed4 <tigetstr@plt+0x4a04>
  406ecc:	ldr	w0, [x0, #40]
  406ed0:	ret
  406ed4:	mov	w0, wzr
  406ed8:	ret
  406edc:	sub	sp, sp, #0x70
  406ee0:	stp	x22, x21, [sp, #80]
  406ee4:	stp	x20, x19, [sp, #96]
  406ee8:	mov	x20, x3
  406eec:	mov	x21, x2
  406ef0:	mov	w22, w1
  406ef4:	mov	x19, x0
  406ef8:	stp	x29, x30, [sp, #64]
  406efc:	add	x29, sp, #0x40
  406f00:	tbnz	w1, #6, 406f30 <tigetstr@plt+0x4a60>
  406f04:	add	x1, sp, #0x8
  406f08:	mov	x0, x19
  406f0c:	bl	401fc0 <localtime_r@plt>
  406f10:	cbz	x0, 406f40 <tigetstr@plt+0x4a70>
  406f14:	ldr	x1, [x19, #8]
  406f18:	add	x0, sp, #0x8
  406f1c:	mov	w2, w22
  406f20:	mov	x3, x21
  406f24:	mov	x4, x20
  406f28:	bl	406f70 <tigetstr@plt+0x4aa0>
  406f2c:	b	406f5c <tigetstr@plt+0x4a8c>
  406f30:	add	x1, sp, #0x8
  406f34:	mov	x0, x19
  406f38:	bl	402190 <gmtime_r@plt>
  406f3c:	cbnz	x0, 406f14 <tigetstr@plt+0x4a44>
  406f40:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  406f44:	add	x1, x1, #0x719
  406f48:	mov	w2, #0x5                   	// #5
  406f4c:	bl	4023c0 <dcgettext@plt>
  406f50:	ldr	x1, [x19]
  406f54:	bl	402380 <warnx@plt>
  406f58:	mov	w0, #0xffffffff            	// #-1
  406f5c:	ldp	x20, x19, [sp, #96]
  406f60:	ldp	x22, x21, [sp, #80]
  406f64:	ldp	x29, x30, [sp, #64]
  406f68:	add	sp, sp, #0x70
  406f6c:	ret
  406f70:	stp	x29, x30, [sp, #-64]!
  406f74:	str	x23, [sp, #16]
  406f78:	stp	x22, x21, [sp, #32]
  406f7c:	stp	x20, x19, [sp, #48]
  406f80:	mov	x19, x4
  406f84:	mov	x20, x3
  406f88:	mov	w22, w2
  406f8c:	mov	x23, x1
  406f90:	mov	x21, x0
  406f94:	mov	x29, sp
  406f98:	tbnz	w2, #0, 406fd8 <tigetstr@plt+0x4b08>
  406f9c:	tbz	w22, #1, 40701c <tigetstr@plt+0x4b4c>
  406fa0:	ldp	w4, w3, [x21, #4]
  406fa4:	ldr	w5, [x21]
  406fa8:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  406fac:	add	x2, x2, #0x7d2
  406fb0:	mov	x0, x20
  406fb4:	mov	x1, x19
  406fb8:	bl	402080 <snprintf@plt>
  406fbc:	tbnz	w0, #31, 407120 <tigetstr@plt+0x4c50>
  406fc0:	cmp	x19, w0, uxtw
  406fc4:	b.cc	407120 <tigetstr@plt+0x4c50>  // b.lo, b.ul, b.last
  406fc8:	mov	w8, w0
  406fcc:	sub	x19, x19, x8
  406fd0:	add	x20, x20, x8
  406fd4:	b	40701c <tigetstr@plt+0x4b4c>
  406fd8:	ldp	w9, w8, [x21, #16]
  406fdc:	ldr	w5, [x21, #12]
  406fe0:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  406fe4:	sxtw	x8, w8
  406fe8:	add	x3, x8, #0x76c
  406fec:	add	w4, w9, #0x1
  406ff0:	add	x2, x2, #0x7c3
  406ff4:	mov	x0, x20
  406ff8:	mov	x1, x19
  406ffc:	bl	402080 <snprintf@plt>
  407000:	tbnz	w0, #31, 407120 <tigetstr@plt+0x4c50>
  407004:	mov	w8, w0
  407008:	cmp	x8, x19
  40700c:	b.hi	407120 <tigetstr@plt+0x4c50>  // b.pmore
  407010:	sub	x19, x19, x8
  407014:	add	x20, x20, x8
  407018:	tbnz	w22, #1, 407074 <tigetstr@plt+0x4ba4>
  40701c:	tbnz	w22, #3, 407030 <tigetstr@plt+0x4b60>
  407020:	tbz	w22, #4, 407060 <tigetstr@plt+0x4b90>
  407024:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  407028:	add	x2, x2, #0x7e8
  40702c:	b	407038 <tigetstr@plt+0x4b68>
  407030:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  407034:	add	x2, x2, #0x7e1
  407038:	mov	x0, x20
  40703c:	mov	x1, x19
  407040:	mov	x3, x23
  407044:	bl	402080 <snprintf@plt>
  407048:	tbnz	w0, #31, 407120 <tigetstr@plt+0x4c50>
  40704c:	cmp	x19, w0, uxtw
  407050:	b.cc	407120 <tigetstr@plt+0x4c50>  // b.lo, b.ul, b.last
  407054:	mov	w8, w0
  407058:	sub	x19, x19, x8
  40705c:	add	x20, x20, x8
  407060:	tbz	w22, #2, 407118 <tigetstr@plt+0x4c48>
  407064:	ldr	w8, [x21, #32]
  407068:	tbnz	w8, #31, 407094 <tigetstr@plt+0x4bc4>
  40706c:	ldr	w8, [x21, #40]
  407070:	b	407098 <tigetstr@plt+0x4bc8>
  407074:	cbz	x19, 407120 <tigetstr@plt+0x4c50>
  407078:	tst	w22, #0x20
  40707c:	mov	w8, #0x54                  	// #84
  407080:	mov	w9, #0x20                  	// #32
  407084:	csel	w8, w9, w8, eq  // eq = none
  407088:	strb	w8, [x20], #1
  40708c:	sub	x19, x19, #0x1
  407090:	b	406fa0 <tigetstr@plt+0x4ad0>
  407094:	mov	w8, wzr
  407098:	mov	w9, #0x8889                	// #34953
  40709c:	movk	w9, #0x8888, lsl #16
  4070a0:	mov	w10, #0xb3c5                	// #46021
  4070a4:	movk	w10, #0x91a2, lsl #16
  4070a8:	smull	x11, w8, w9
  4070ac:	smull	x10, w8, w10
  4070b0:	lsr	x11, x11, #32
  4070b4:	lsr	x10, x10, #32
  4070b8:	add	w11, w11, w8
  4070bc:	add	w8, w10, w8
  4070c0:	asr	w10, w11, #5
  4070c4:	add	w10, w10, w11, lsr #31
  4070c8:	asr	w11, w8, #11
  4070cc:	add	w3, w11, w8, lsr #31
  4070d0:	smull	x8, w10, w9
  4070d4:	lsr	x8, x8, #32
  4070d8:	add	w8, w8, w10
  4070dc:	asr	w9, w8, #5
  4070e0:	add	w8, w9, w8, lsr #31
  4070e4:	mov	w9, #0x3c                  	// #60
  4070e8:	msub	w8, w8, w9, w10
  4070ec:	cmp	w8, #0x0
  4070f0:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  4070f4:	cneg	w4, w8, mi  // mi = first
  4070f8:	add	x2, x2, #0x7ef
  4070fc:	mov	x0, x20
  407100:	mov	x1, x19
  407104:	bl	402080 <snprintf@plt>
  407108:	tbnz	w0, #31, 407120 <tigetstr@plt+0x4c50>
  40710c:	sxtw	x8, w0
  407110:	cmp	x19, x8
  407114:	b.cc	407120 <tigetstr@plt+0x4c50>  // b.lo, b.ul, b.last
  407118:	mov	w0, wzr
  40711c:	b	40713c <tigetstr@plt+0x4c6c>
  407120:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407124:	add	x1, x1, #0x7fa
  407128:	mov	w2, #0x5                   	// #5
  40712c:	mov	x0, xzr
  407130:	bl	4023c0 <dcgettext@plt>
  407134:	bl	402380 <warnx@plt>
  407138:	mov	w0, #0xffffffff            	// #-1
  40713c:	ldp	x20, x19, [sp, #48]
  407140:	ldp	x22, x21, [sp, #32]
  407144:	ldr	x23, [sp, #16]
  407148:	ldp	x29, x30, [sp], #64
  40714c:	ret
  407150:	mov	x4, x3
  407154:	mov	x3, x2
  407158:	mov	w2, w1
  40715c:	mov	x1, xzr
  407160:	b	406f70 <tigetstr@plt+0x4aa0>
  407164:	sub	sp, sp, #0x70
  407168:	stp	x22, x21, [sp, #80]
  40716c:	stp	x20, x19, [sp, #96]
  407170:	mov	x20, x3
  407174:	mov	x21, x2
  407178:	mov	w22, w1
  40717c:	mov	x19, x0
  407180:	stp	x29, x30, [sp, #64]
  407184:	add	x29, sp, #0x40
  407188:	tbnz	w1, #6, 4071b8 <tigetstr@plt+0x4ce8>
  40718c:	add	x1, sp, #0x8
  407190:	mov	x0, x19
  407194:	bl	401fc0 <localtime_r@plt>
  407198:	cbz	x0, 4071c8 <tigetstr@plt+0x4cf8>
  40719c:	add	x0, sp, #0x8
  4071a0:	mov	x1, xzr
  4071a4:	mov	w2, w22
  4071a8:	mov	x3, x21
  4071ac:	mov	x4, x20
  4071b0:	bl	406f70 <tigetstr@plt+0x4aa0>
  4071b4:	b	4071e4 <tigetstr@plt+0x4d14>
  4071b8:	add	x1, sp, #0x8
  4071bc:	mov	x0, x19
  4071c0:	bl	402190 <gmtime_r@plt>
  4071c4:	cbnz	x0, 40719c <tigetstr@plt+0x4ccc>
  4071c8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4071cc:	add	x1, x1, #0x719
  4071d0:	mov	w2, #0x5                   	// #5
  4071d4:	bl	4023c0 <dcgettext@plt>
  4071d8:	mov	x1, x19
  4071dc:	bl	402380 <warnx@plt>
  4071e0:	mov	w0, #0xffffffff            	// #-1
  4071e4:	ldp	x20, x19, [sp, #96]
  4071e8:	ldp	x22, x21, [sp, #80]
  4071ec:	ldp	x29, x30, [sp, #64]
  4071f0:	add	sp, sp, #0x70
  4071f4:	ret
  4071f8:	sub	sp, sp, #0xb0
  4071fc:	stp	x29, x30, [sp, #112]
  407200:	stp	x22, x21, [sp, #144]
  407204:	stp	x20, x19, [sp, #160]
  407208:	ldr	x8, [x1]
  40720c:	str	x23, [sp, #128]
  407210:	mov	x19, x4
  407214:	mov	x20, x3
  407218:	mov	w21, w2
  40721c:	mov	x22, x1
  407220:	mov	x23, x0
  407224:	add	x29, sp, #0x70
  407228:	cbnz	x8, 407238 <tigetstr@plt+0x4d68>
  40722c:	mov	x0, x22
  407230:	mov	x1, xzr
  407234:	bl	402180 <gettimeofday@plt>
  407238:	add	x1, sp, #0x38
  40723c:	mov	x0, x23
  407240:	bl	401fc0 <localtime_r@plt>
  407244:	mov	x1, sp
  407248:	mov	x0, x22
  40724c:	bl	401fc0 <localtime_r@plt>
  407250:	ldr	w10, [sp, #28]
  407254:	ldr	w11, [sp, #84]
  407258:	ldr	w8, [sp, #76]
  40725c:	ldr	w9, [sp, #20]
  407260:	cmp	w11, w10
  407264:	b.ne	4072a8 <tigetstr@plt+0x4dd8>  // b.any
  407268:	cmp	w8, w9
  40726c:	b.ne	4072a8 <tigetstr@plt+0x4dd8>  // b.any
  407270:	ldp	w4, w3, [sp, #60]
  407274:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  407278:	add	x2, x2, #0x7d7
  40727c:	mov	x0, x20
  407280:	mov	x1, x19
  407284:	bl	402080 <snprintf@plt>
  407288:	mov	w8, w0
  40728c:	mov	w0, #0xffffffff            	// #-1
  407290:	tbnz	w8, #31, 4072e8 <tigetstr@plt+0x4e18>
  407294:	sxtw	x8, w8
  407298:	cmp	x8, x19
  40729c:	b.hi	4072e8 <tigetstr@plt+0x4e18>  // b.pmore
  4072a0:	mov	w0, wzr
  4072a4:	b	4072e8 <tigetstr@plt+0x4e18>
  4072a8:	adrp	x10, 409000 <tigetstr@plt+0x6b30>
  4072ac:	adrp	x11, 409000 <tigetstr@plt+0x6b30>
  4072b0:	add	x10, x10, #0x733
  4072b4:	add	x11, x11, #0x741
  4072b8:	tst	w21, #0x2
  4072bc:	adrp	x12, 409000 <tigetstr@plt+0x6b30>
  4072c0:	add	x12, x12, #0x73e
  4072c4:	csel	x10, x11, x10, eq  // eq = none
  4072c8:	cmp	w8, w9
  4072cc:	csel	x2, x10, x12, eq  // eq = none
  4072d0:	add	x3, sp, #0x38
  4072d4:	mov	x0, x20
  4072d8:	mov	x1, x19
  4072dc:	bl	402020 <strftime@plt>
  4072e0:	cmp	w0, #0x1
  4072e4:	csetm	w0, lt  // lt = tstop
  4072e8:	ldp	x20, x19, [sp, #160]
  4072ec:	ldp	x22, x21, [sp, #144]
  4072f0:	ldr	x23, [sp, #128]
  4072f4:	ldp	x29, x30, [sp, #112]
  4072f8:	add	sp, sp, #0xb0
  4072fc:	ret
  407300:	sub	sp, sp, #0x40
  407304:	stp	x22, x21, [sp, #32]
  407308:	stp	x20, x19, [sp, #48]
  40730c:	mov	x19, x1
  407310:	mov	x21, x0
  407314:	add	x2, sp, #0x8
  407318:	mov	w0, #0x1                   	// #1
  40731c:	mov	w1, #0x5413                	// #21523
  407320:	stp	x29, x30, [sp, #16]
  407324:	add	x29, sp, #0x10
  407328:	bl	4024a0 <ioctl@plt>
  40732c:	ldrh	w20, [sp, #8]
  407330:	mov	w22, w0
  407334:	cbz	x21, 407354 <tigetstr@plt+0x4e84>
  407338:	ldrh	w0, [sp, #10]
  40733c:	cbz	w0, 407344 <tigetstr@plt+0x4e74>
  407340:	cbz	w22, 407350 <tigetstr@plt+0x4e80>
  407344:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407348:	add	x0, x0, #0x81c
  40734c:	bl	40738c <tigetstr@plt+0x4ebc>
  407350:	str	w0, [x21]
  407354:	cbz	x19, 407374 <tigetstr@plt+0x4ea4>
  407358:	cbz	w20, 407360 <tigetstr@plt+0x4e90>
  40735c:	cbz	w22, 407370 <tigetstr@plt+0x4ea0>
  407360:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407364:	add	x0, x0, #0x824
  407368:	bl	40738c <tigetstr@plt+0x4ebc>
  40736c:	mov	w20, w0
  407370:	str	w20, [x19]
  407374:	ldp	x20, x19, [sp, #48]
  407378:	ldp	x22, x21, [sp, #32]
  40737c:	ldp	x29, x30, [sp, #16]
  407380:	mov	w0, wzr
  407384:	add	sp, sp, #0x40
  407388:	ret
  40738c:	sub	sp, sp, #0x30
  407390:	stp	x29, x30, [sp, #16]
  407394:	stp	x20, x19, [sp, #32]
  407398:	add	x29, sp, #0x10
  40739c:	bl	402460 <getenv@plt>
  4073a0:	cbz	x0, 4073e0 <tigetstr@plt+0x4f10>
  4073a4:	mov	x19, x0
  4073a8:	str	xzr, [sp, #8]
  4073ac:	bl	402450 <__errno_location@plt>
  4073b0:	mov	x20, x0
  4073b4:	str	wzr, [x0]
  4073b8:	add	x1, sp, #0x8
  4073bc:	mov	w2, #0xa                   	// #10
  4073c0:	mov	x0, x19
  4073c4:	bl	4022e0 <strtol@plt>
  4073c8:	ldr	w8, [x20]
  4073cc:	cbnz	w8, 4073e0 <tigetstr@plt+0x4f10>
  4073d0:	ldr	x8, [sp, #8]
  4073d4:	cbz	x8, 4073e0 <tigetstr@plt+0x4f10>
  4073d8:	ldrb	w9, [x8]
  4073dc:	cbz	w9, 4073f4 <tigetstr@plt+0x4f24>
  4073e0:	mov	w0, #0xffffffff            	// #-1
  4073e4:	ldp	x20, x19, [sp, #32]
  4073e8:	ldp	x29, x30, [sp, #16]
  4073ec:	add	sp, sp, #0x30
  4073f0:	ret
  4073f4:	sub	x9, x0, #0x1
  4073f8:	mov	w10, #0x7ffffffe            	// #2147483646
  4073fc:	cmp	x9, x10
  407400:	b.hi	4073e0 <tigetstr@plt+0x4f10>  // b.pmore
  407404:	cmp	x8, x19
  407408:	b.hi	4073e4 <tigetstr@plt+0x4f14>  // b.pmore
  40740c:	b	4073e0 <tigetstr@plt+0x4f10>
  407410:	stp	x29, x30, [sp, #-32]!
  407414:	mov	x29, sp
  407418:	str	x19, [sp, #16]
  40741c:	mov	w19, w0
  407420:	add	x0, x29, #0x1c
  407424:	mov	x1, xzr
  407428:	str	wzr, [x29, #28]
  40742c:	bl	407300 <tigetstr@plt+0x4e30>
  407430:	ldr	w8, [x29, #28]
  407434:	cmp	w8, #0x0
  407438:	csel	w0, w8, w19, gt
  40743c:	ldr	x19, [sp, #16]
  407440:	ldp	x29, x30, [sp], #32
  407444:	ret
  407448:	stp	x29, x30, [sp, #-32]!
  40744c:	mov	w0, wzr
  407450:	str	x19, [sp, #16]
  407454:	mov	x29, sp
  407458:	bl	4023a0 <isatty@plt>
  40745c:	mov	w19, wzr
  407460:	cbnz	w0, 40748c <tigetstr@plt+0x4fbc>
  407464:	mov	w0, #0x1                   	// #1
  407468:	mov	w19, #0x1                   	// #1
  40746c:	bl	4023a0 <isatty@plt>
  407470:	cbnz	w0, 40748c <tigetstr@plt+0x4fbc>
  407474:	mov	w0, #0x2                   	// #2
  407478:	mov	w19, #0x2                   	// #2
  40747c:	bl	4023a0 <isatty@plt>
  407480:	cmp	w0, #0x0
  407484:	mov	w8, #0xffffffea            	// #-22
  407488:	csel	w19, w8, w19, eq  // eq = none
  40748c:	mov	w0, w19
  407490:	ldr	x19, [sp, #16]
  407494:	ldp	x29, x30, [sp], #32
  407498:	ret
  40749c:	stp	x29, x30, [sp, #-48]!
  4074a0:	stp	x22, x21, [sp, #16]
  4074a4:	stp	x20, x19, [sp, #32]
  4074a8:	mov	x19, x2
  4074ac:	mov	x21, x1
  4074b0:	mov	x22, x0
  4074b4:	mov	x29, sp
  4074b8:	cbz	x1, 4074c0 <tigetstr@plt+0x4ff0>
  4074bc:	str	xzr, [x21]
  4074c0:	cbz	x22, 4074c8 <tigetstr@plt+0x4ff8>
  4074c4:	str	xzr, [x22]
  4074c8:	cbz	x19, 4074d0 <tigetstr@plt+0x5000>
  4074cc:	str	xzr, [x19]
  4074d0:	bl	407448 <tigetstr@plt+0x4f78>
  4074d4:	tbnz	w0, #31, 40755c <tigetstr@plt+0x508c>
  4074d8:	bl	401fb0 <ttyname@plt>
  4074dc:	cbz	x0, 40754c <tigetstr@plt+0x507c>
  4074e0:	mov	x20, x0
  4074e4:	cbz	x22, 4074ec <tigetstr@plt+0x501c>
  4074e8:	str	x20, [x22]
  4074ec:	orr	x8, x21, x19
  4074f0:	cbz	x8, 407514 <tigetstr@plt+0x5044>
  4074f4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4074f8:	add	x1, x1, #0x82a
  4074fc:	mov	w2, #0x5                   	// #5
  407500:	mov	x0, x20
  407504:	bl	402130 <strncmp@plt>
  407508:	add	x8, x20, #0x5
  40750c:	cmp	w0, #0x0
  407510:	csel	x20, x8, x20, eq  // eq = none
  407514:	cbz	x21, 40751c <tigetstr@plt+0x504c>
  407518:	str	x20, [x21]
  40751c:	cbz	x19, 407544 <tigetstr@plt+0x5074>
  407520:	ldrb	w21, [x20]
  407524:	cbz	w21, 407544 <tigetstr@plt+0x5074>
  407528:	bl	4022d0 <__ctype_b_loc@plt>
  40752c:	ldr	x8, [x0]
  407530:	sxtb	x9, w21
  407534:	ldrh	w9, [x8, x9, lsl #1]
  407538:	tbnz	w9, #11, 407554 <tigetstr@plt+0x5084>
  40753c:	ldrb	w21, [x20, #1]!
  407540:	cbnz	w21, 407530 <tigetstr@plt+0x5060>
  407544:	mov	w0, wzr
  407548:	b	40755c <tigetstr@plt+0x508c>
  40754c:	mov	w0, #0xffffffff            	// #-1
  407550:	b	40755c <tigetstr@plt+0x508c>
  407554:	mov	w0, wzr
  407558:	str	x20, [x19]
  40755c:	ldp	x20, x19, [sp, #32]
  407560:	ldp	x22, x21, [sp, #16]
  407564:	ldp	x29, x30, [sp], #48
  407568:	ret
  40756c:	stp	x29, x30, [sp, #-32]!
  407570:	str	x19, [sp, #16]
  407574:	mov	x19, x0
  407578:	adrp	x0, 408000 <tigetstr@plt+0x5b30>
  40757c:	add	x0, x0, #0xee2
  407580:	mov	x29, sp
  407584:	bl	402460 <getenv@plt>
  407588:	str	x0, [x19]
  40758c:	ldr	x19, [sp, #16]
  407590:	cmp	x0, #0x0
  407594:	mov	w8, #0xffffffea            	// #-22
  407598:	csel	w8, wzr, w8, eq  // eq = none
  40759c:	mov	w0, w8
  4075a0:	ldp	x29, x30, [sp], #32
  4075a4:	ret
  4075a8:	sub	sp, sp, #0x60
  4075ac:	stp	x20, x19, [sp, #80]
  4075b0:	mov	w19, w0
  4075b4:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4075b8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4075bc:	add	x0, x0, #0x849
  4075c0:	stp	x29, x30, [sp, #16]
  4075c4:	stp	x26, x25, [sp, #32]
  4075c8:	stp	x24, x23, [sp, #48]
  4075cc:	stp	x22, x21, [sp, #64]
  4075d0:	add	x29, sp, #0x10
  4075d4:	str	x1, [x8, #1280]
  4075d8:	bl	402460 <getenv@plt>
  4075dc:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  4075e0:	ldr	w20, [x21, #1352]
  4075e4:	tbnz	w20, #1, 407624 <tigetstr@plt+0x5154>
  4075e8:	cbz	x0, 40768c <tigetstr@plt+0x51bc>
  4075ec:	add	x1, sp, #0x8
  4075f0:	mov	w2, wzr
  4075f4:	bl	401ef0 <strtoul@plt>
  4075f8:	ldr	x8, [sp, #8]
  4075fc:	mov	x20, x0
  407600:	cbz	x8, 407620 <tigetstr@plt+0x5150>
  407604:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407608:	add	x1, x1, #0x8a3
  40760c:	mov	x0, x8
  407610:	bl	4022b0 <strcmp@plt>
  407614:	cmp	w0, #0x0
  407618:	mov	w8, #0xffff                	// #65535
  40761c:	csel	w20, w8, w20, eq  // eq = none
  407620:	str	w20, [x21, #1352]
  407624:	cbz	w20, 407690 <tigetstr@plt+0x51c0>
  407628:	bl	402000 <getuid@plt>
  40762c:	mov	w20, w0
  407630:	bl	401fa0 <geteuid@plt>
  407634:	cmp	w20, w0
  407638:	b.ne	407650 <tigetstr@plt+0x5180>  // b.any
  40763c:	bl	402310 <getgid@plt>
  407640:	mov	w20, w0
  407644:	bl	401f70 <getegid@plt>
  407648:	cmp	w20, w0
  40764c:	b.eq	407690 <tigetstr@plt+0x51c0>  // b.none
  407650:	adrp	x9, 41a000 <tigetstr@plt+0x17b30>
  407654:	ldr	w8, [x21, #1352]
  407658:	ldr	x9, [x9, #4048]
  40765c:	orr	w8, w8, #0x1000000
  407660:	ldr	x20, [x9]
  407664:	str	w8, [x21, #1352]
  407668:	bl	4020d0 <getpid@plt>
  40766c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407670:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  407674:	mov	w2, w0
  407678:	add	x1, x1, #0x85f
  40767c:	add	x3, x3, #0x898
  407680:	mov	x0, x20
  407684:	bl	402480 <fprintf@plt>
  407688:	b	407690 <tigetstr@plt+0x51c0>
  40768c:	str	wzr, [x21, #1352]
  407690:	ldr	w8, [x21, #1352]
  407694:	cmp	w19, #0x2
  407698:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  40769c:	orr	w8, w8, #0x2
  4076a0:	str	w8, [x21, #1352]
  4076a4:	b.ne	4076c0 <tigetstr@plt+0x51f0>  // b.any
  4076a8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4076ac:	mov	w9, #0x2                   	// #2
  4076b0:	str	w9, [x8, #1328]
  4076b4:	ldrb	w8, [x22, #1332]
  4076b8:	orr	w8, w8, #0x1
  4076bc:	b	407768 <tigetstr@plt+0x5298>
  4076c0:	mov	w0, #0x1                   	// #1
  4076c4:	mov	w20, #0x1                   	// #1
  4076c8:	bl	4023a0 <isatty@plt>
  4076cc:	cbz	w0, 4076fc <tigetstr@plt+0x522c>
  4076d0:	adrp	x23, 41b000 <tigetstr@plt+0x18b30>
  4076d4:	cmp	w19, #0x3
  4076d8:	str	w19, [x23, #1328]
  4076dc:	b.ne	407708 <tigetstr@plt+0x5238>  // b.any
  4076e0:	bl	4079a0 <tigetstr@plt+0x54d0>
  4076e4:	mov	w20, w0
  4076e8:	cbz	w0, 407734 <tigetstr@plt+0x5264>
  4076ec:	bl	407aa8 <tigetstr@plt+0x55d8>
  4076f0:	cbz	w0, 407710 <tigetstr@plt+0x5240>
  4076f4:	str	wzr, [x23, #1328]
  4076f8:	b	407744 <tigetstr@plt+0x5274>
  4076fc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407700:	str	w20, [x8, #1328]
  407704:	b	407760 <tigetstr@plt+0x5290>
  407708:	mov	w20, #0xffffffff            	// #-1
  40770c:	b	407738 <tigetstr@plt+0x5268>
  407710:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407714:	add	x8, x8, #0x530
  407718:	ldp	w9, w10, [x8, #8]
  40771c:	adrp	x0, 407000 <tigetstr@plt+0x4b30>
  407720:	add	x0, x0, #0xb68
  407724:	cmp	w9, w10
  407728:	cset	w9, gt
  40772c:	str	w9, [x8]
  407730:	bl	408a80 <tigetstr@plt+0x65b0>
  407734:	ldr	w19, [x23, #1328]
  407738:	cmp	w19, #0x2
  40773c:	b.eq	4076b4 <tigetstr@plt+0x51e4>  // b.none
  407740:	cbnz	w19, 407760 <tigetstr@plt+0x5290>
  407744:	cmn	w20, #0x1
  407748:	b.ne	407754 <tigetstr@plt+0x5284>  // b.any
  40774c:	bl	4079a0 <tigetstr@plt+0x54d0>
  407750:	mov	w20, w0
  407754:	ldrb	w8, [x22, #1332]
  407758:	bfxil	w8, w20, #0, #1
  40775c:	b	407768 <tigetstr@plt+0x5298>
  407760:	ldrb	w8, [x22, #1332]
  407764:	and	w8, w8, #0xfffffffe
  407768:	ldrb	w9, [x21, #1352]
  40776c:	strb	w8, [x22, #1332]
  407770:	tbz	w9, #2, 407980 <tigetstr@plt+0x54b0>
  407774:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407778:	add	x0, x0, #0xb6b
  40777c:	bl	402280 <puts@plt>
  407780:	adrp	x20, 41b000 <tigetstr@plt+0x18b30>
  407784:	add	x20, x20, #0x500
  407788:	ldr	x1, [x20]
  40778c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407790:	add	x0, x0, #0xa06
  407794:	bl	402430 <printf@plt>
  407798:	ldr	x1, [x20, #8]
  40779c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4077a0:	add	x0, x0, #0xa18
  4077a4:	bl	402430 <printf@plt>
  4077a8:	ldr	x1, [x20, #16]
  4077ac:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4077b0:	add	x0, x0, #0xa2a
  4077b4:	bl	402430 <printf@plt>
  4077b8:	ldr	w8, [x20, #48]
  4077bc:	cbz	w8, 4077dc <tigetstr@plt+0x530c>
  4077c0:	cmp	w8, #0x1
  4077c4:	b.eq	4077e8 <tigetstr@plt+0x5318>  // b.none
  4077c8:	cmp	w8, #0x3
  4077cc:	b.ne	4077f4 <tigetstr@plt+0x5324>  // b.any
  4077d0:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4077d4:	add	x1, x1, #0xa4b
  4077d8:	b	40780c <tigetstr@plt+0x533c>
  4077dc:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4077e0:	add	x1, x1, #0x4df
  4077e4:	b	40780c <tigetstr@plt+0x533c>
  4077e8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4077ec:	add	x1, x1, #0x4eb
  4077f0:	b	40780c <tigetstr@plt+0x533c>
  4077f4:	adrp	x9, 409000 <tigetstr@plt+0x6b30>
  4077f8:	adrp	x10, 409000 <tigetstr@plt+0x6b30>
  4077fc:	add	x9, x9, #0x9d7
  407800:	add	x10, x10, #0x4e4
  407804:	cmp	w8, #0x2
  407808:	csel	x1, x10, x9, eq  // eq = none
  40780c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407810:	add	x0, x0, #0xa3f
  407814:	bl	402430 <printf@plt>
  407818:	ldrb	w8, [x22, #1332]
  40781c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407820:	add	x0, x0, #0xa55
  407824:	and	w1, w8, #0x1
  407828:	bl	402430 <printf@plt>
  40782c:	ldrb	w8, [x22, #1332]
  407830:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407834:	add	x0, x0, #0xa67
  407838:	ubfx	w1, w8, #1, #1
  40783c:	bl	402430 <printf@plt>
  407840:	ldrb	w8, [x22, #1332]
  407844:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407848:	add	x0, x0, #0xa77
  40784c:	ubfx	w1, w8, #3, #1
  407850:	bl	402430 <printf@plt>
  407854:	ldrb	w8, [x22, #1332]
  407858:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  40785c:	add	x0, x0, #0xa89
  407860:	ubfx	w1, w8, #2, #1
  407864:	bl	402430 <printf@plt>
  407868:	adrp	x23, 41a000 <tigetstr@plt+0x17b30>
  40786c:	ldr	x23, [x23, #4056]
  407870:	mov	w0, #0xa                   	// #10
  407874:	ldr	x1, [x23]
  407878:	bl	402040 <fputc@plt>
  40787c:	adrp	x24, 409000 <tigetstr@plt+0x6b30>
  407880:	adrp	x25, 409000 <tigetstr@plt+0x6b30>
  407884:	adrp	x26, 409000 <tigetstr@plt+0x6b30>
  407888:	adrp	x19, 409000 <tigetstr@plt+0x6b30>
  40788c:	mov	x21, xzr
  407890:	add	x24, x24, #0x9ff
  407894:	add	x25, x25, #0x9d0
  407898:	add	x26, x26, #0x9c8
  40789c:	add	x19, x19, #0xa9e
  4078a0:	add	x8, x20, x21
  4078a4:	ldr	w2, [x8, #56]
  4078a8:	cmp	x21, #0x4
  4078ac:	csel	x8, x25, x24, eq  // eq = none
  4078b0:	cmp	x21, #0x0
  4078b4:	csel	x1, x26, x8, eq  // eq = none
  4078b8:	mov	x0, x19
  4078bc:	bl	402430 <printf@plt>
  4078c0:	add	x21, x21, #0x4
  4078c4:	cmp	x21, #0xc
  4078c8:	b.ne	4078a0 <tigetstr@plt+0x53d0>  // b.any
  4078cc:	ldr	x1, [x23]
  4078d0:	mov	w0, #0xa                   	// #10
  4078d4:	bl	402040 <fputc@plt>
  4078d8:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  4078dc:	ldr	x8, [x24, #1312]
  4078e0:	cbz	x8, 407970 <tigetstr@plt+0x54a0>
  4078e4:	adrp	x20, 409000 <tigetstr@plt+0x6b30>
  4078e8:	adrp	x26, 41b000 <tigetstr@plt+0x18b30>
  4078ec:	adrp	x21, 409000 <tigetstr@plt+0x6b30>
  4078f0:	mov	x25, xzr
  4078f4:	mov	x19, xzr
  4078f8:	add	x20, x20, #0xaae
  4078fc:	add	x26, x26, #0x518
  407900:	add	x21, x21, #0x844
  407904:	mov	x0, x20
  407908:	mov	x1, x19
  40790c:	bl	402430 <printf@plt>
  407910:	ldr	x8, [x26]
  407914:	ldr	x2, [x23]
  407918:	mov	x1, xzr
  40791c:	ldr	x0, [x8, x25]
  407920:	bl	408330 <tigetstr@plt+0x5e60>
  407924:	ldr	x8, [x26]
  407928:	ldr	x1, [x23]
  40792c:	ldr	x0, [x8, x25]
  407930:	bl	401f10 <fputs@plt>
  407934:	ldrb	w8, [x26, #28]
  407938:	and	w8, w8, #0x3
  40793c:	cmp	w8, #0x1
  407940:	b.ne	407950 <tigetstr@plt+0x5480>  // b.any
  407944:	ldr	x1, [x23]
  407948:	mov	x0, x21
  40794c:	bl	401f10 <fputs@plt>
  407950:	ldr	x1, [x23]
  407954:	mov	w0, #0xa                   	// #10
  407958:	bl	402040 <fputc@plt>
  40795c:	ldr	x8, [x24, #1312]
  407960:	add	x19, x19, #0x1
  407964:	add	x25, x25, #0x10
  407968:	cmp	x19, x8
  40796c:	b.cc	407904 <tigetstr@plt+0x5434>  // b.lo, b.ul, b.last
  407970:	ldr	x1, [x23]
  407974:	mov	w0, #0xa                   	// #10
  407978:	bl	402040 <fputc@plt>
  40797c:	ldrb	w8, [x22, #1332]
  407980:	ldp	x20, x19, [sp, #80]
  407984:	ldp	x22, x21, [sp, #64]
  407988:	ldp	x24, x23, [sp, #48]
  40798c:	ldp	x26, x25, [sp, #32]
  407990:	ldp	x29, x30, [sp, #16]
  407994:	and	w0, w8, #0x1
  407998:	add	sp, sp, #0x60
  40799c:	ret
  4079a0:	sub	sp, sp, #0x30
  4079a4:	stp	x29, x30, [sp, #16]
  4079a8:	add	x29, sp, #0x10
  4079ac:	sub	x2, x29, #0x4
  4079b0:	mov	w1, #0x1                   	// #1
  4079b4:	mov	x0, xzr
  4079b8:	stp	x20, x19, [sp, #32]
  4079bc:	bl	401f50 <setupterm@plt>
  4079c0:	cbnz	w0, 4079f8 <tigetstr@plt+0x5528>
  4079c4:	ldur	w8, [x29, #-4]
  4079c8:	cmp	w8, #0x1
  4079cc:	b.ne	4079f8 <tigetstr@plt+0x5528>  // b.any
  4079d0:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4079d4:	add	x0, x0, #0x89c
  4079d8:	bl	402470 <tigetnum@plt>
  4079dc:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4079e0:	ldr	w8, [x8, #1352]
  4079e4:	cmp	w0, #0x2
  4079e8:	b.lt	407a00 <tigetstr@plt+0x5530>  // b.tstop
  4079ec:	tbnz	w8, #2, 407a5c <tigetstr@plt+0x558c>
  4079f0:	mov	w0, #0x1                   	// #1
  4079f4:	b	407a08 <tigetstr@plt+0x5538>
  4079f8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4079fc:	ldrb	w8, [x8, #1352]
  407a00:	tbnz	w8, #2, 407a18 <tigetstr@plt+0x5548>
  407a04:	mov	w0, wzr
  407a08:	ldp	x20, x19, [sp, #32]
  407a0c:	ldp	x29, x30, [sp, #16]
  407a10:	add	sp, sp, #0x30
  407a14:	ret
  407a18:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  407a1c:	ldr	x8, [x8, #4048]
  407a20:	ldr	x19, [x8]
  407a24:	bl	4020d0 <getpid@plt>
  407a28:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407a2c:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  407a30:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  407a34:	mov	w2, w0
  407a38:	add	x1, x1, #0x8a7
  407a3c:	add	x3, x3, #0x898
  407a40:	add	x4, x4, #0x8b5
  407a44:	mov	x0, x19
  407a48:	bl	402480 <fprintf@plt>
  407a4c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407a50:	add	x0, x0, #0x8e1
  407a54:	bl	40845c <tigetstr@plt+0x5f8c>
  407a58:	b	407a04 <tigetstr@plt+0x5534>
  407a5c:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  407a60:	ldr	x8, [x8, #4048]
  407a64:	mov	w19, w0
  407a68:	ldr	x20, [x8]
  407a6c:	bl	4020d0 <getpid@plt>
  407a70:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407a74:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  407a78:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  407a7c:	mov	w2, w0
  407a80:	add	x1, x1, #0x8a7
  407a84:	add	x3, x3, #0x898
  407a88:	add	x4, x4, #0x8b5
  407a8c:	mov	x0, x20
  407a90:	bl	402480 <fprintf@plt>
  407a94:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407a98:	add	x0, x0, #0x8ba
  407a9c:	mov	w1, w19
  407aa0:	bl	40845c <tigetstr@plt+0x5f8c>
  407aa4:	b	4079f0 <tigetstr@plt+0x5520>
  407aa8:	stp	x29, x30, [sp, #-32]!
  407aac:	str	x28, [sp, #16]
  407ab0:	mov	x29, sp
  407ab4:	sub	sp, sp, #0x1, lsl #12
  407ab8:	adrp	x0, 408000 <tigetstr@plt+0x5b30>
  407abc:	add	x0, x0, #0xee2
  407ac0:	bl	402460 <getenv@plt>
  407ac4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407ac8:	str	x0, [x8, #1288]
  407acc:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407ad0:	add	x0, x0, #0x91a
  407ad4:	bl	402460 <getenv@plt>
  407ad8:	cbz	x0, 407aec <tigetstr@plt+0x561c>
  407adc:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  407ae0:	mov	x3, x0
  407ae4:	add	x2, x2, #0x92a
  407ae8:	b	407b08 <tigetstr@plt+0x5638>
  407aec:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407af0:	add	x0, x0, #0x925
  407af4:	bl	402460 <getenv@plt>
  407af8:	cbz	x0, 407b3c <tigetstr@plt+0x566c>
  407afc:	adrp	x2, 409000 <tigetstr@plt+0x6b30>
  407b00:	mov	x3, x0
  407b04:	add	x2, x2, #0x93f
  407b08:	mov	x0, sp
  407b0c:	mov	w1, #0x1000                	// #4096
  407b10:	bl	402080 <snprintf@plt>
  407b14:	mov	x0, sp
  407b18:	bl	4084f0 <tigetstr@plt+0x6020>
  407b1c:	add	w8, w0, #0xd
  407b20:	cmp	w8, #0xc
  407b24:	b.hi	407b48 <tigetstr@plt+0x5678>  // b.pmore
  407b28:	mov	w9, #0x1                   	// #1
  407b2c:	lsl	w8, w9, w8
  407b30:	mov	w9, #0x1801                	// #6145
  407b34:	tst	w8, w9
  407b38:	b.eq	407b48 <tigetstr@plt+0x5678>  // b.none
  407b3c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407b40:	add	x0, x0, #0x903
  407b44:	bl	4084f0 <tigetstr@plt+0x6020>
  407b48:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407b4c:	ldrb	w9, [x8, #1332]
  407b50:	orr	w9, w9, #0x8
  407b54:	strb	w9, [x8, #1332]
  407b58:	add	sp, sp, #0x1, lsl #12
  407b5c:	ldr	x28, [sp, #16]
  407b60:	ldp	x29, x30, [sp], #32
  407b64:	ret
  407b68:	stp	x29, x30, [sp, #-48]!
  407b6c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407b70:	ldrb	w8, [x8, #1352]
  407b74:	str	x21, [sp, #16]
  407b78:	stp	x20, x19, [sp, #32]
  407b7c:	mov	x29, sp
  407b80:	tbnz	w8, #3, 407c0c <tigetstr@plt+0x573c>
  407b84:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  407b88:	add	x19, x19, #0x518
  407b8c:	ldp	x0, x8, [x19]
  407b90:	cbz	x8, 407bc8 <tigetstr@plt+0x56f8>
  407b94:	mov	x20, xzr
  407b98:	mov	x21, xzr
  407b9c:	ldr	x0, [x0, x20]
  407ba0:	bl	4022f0 <free@plt>
  407ba4:	ldr	x8, [x19]
  407ba8:	add	x8, x8, x20
  407bac:	ldr	x0, [x8, #8]
  407bb0:	bl	4022f0 <free@plt>
  407bb4:	ldp	x0, x8, [x19]
  407bb8:	add	x21, x21, #0x1
  407bbc:	add	x20, x20, #0x10
  407bc0:	cmp	x21, x8
  407bc4:	b.cc	407b9c <tigetstr@plt+0x56cc>  // b.lo, b.ul, b.last
  407bc8:	bl	4022f0 <free@plt>
  407bcc:	adrp	x19, 41b000 <tigetstr@plt+0x18b30>
  407bd0:	add	x19, x19, #0x500
  407bd4:	ldr	x0, [x19, #16]
  407bd8:	stp	xzr, xzr, [x19, #24]
  407bdc:	str	xzr, [x19, #40]
  407be0:	bl	4022f0 <free@plt>
  407be4:	mov	w8, #0x3                   	// #3
  407be8:	stp	xzr, xzr, [x19]
  407bec:	str	xzr, [x19, #16]
  407bf0:	str	xzr, [x19, #56]
  407bf4:	str	w8, [x19, #48]
  407bf8:	str	wzr, [x19, #64]
  407bfc:	ldp	x20, x19, [sp, #32]
  407c00:	ldr	x21, [sp, #16]
  407c04:	ldp	x29, x30, [sp], #48
  407c08:	ret
  407c0c:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  407c10:	ldr	x8, [x8, #4048]
  407c14:	ldr	x19, [x8]
  407c18:	bl	4020d0 <getpid@plt>
  407c1c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407c20:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  407c24:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  407c28:	mov	w2, w0
  407c2c:	add	x1, x1, #0x8a7
  407c30:	add	x3, x3, #0x898
  407c34:	add	x4, x4, #0x9f3
  407c38:	mov	x0, x19
  407c3c:	bl	402480 <fprintf@plt>
  407c40:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  407c44:	add	x0, x0, #0x9fa
  407c48:	bl	40845c <tigetstr@plt+0x5f8c>
  407c4c:	b	407b84 <tigetstr@plt+0x56b4>
  407c50:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407c54:	ldrb	w9, [x8, #1332]
  407c58:	orr	w9, w9, #0x2
  407c5c:	strb	w9, [x8, #1332]
  407c60:	ret
  407c64:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407c68:	ldrb	w9, [x8, #1332]
  407c6c:	and	w9, w9, #0xfffffffd
  407c70:	strb	w9, [x8, #1332]
  407c74:	ret
  407c78:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407c7c:	ldrb	w8, [x8, #1332]
  407c80:	and	w0, w8, #0x1
  407c84:	ret
  407c88:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407c8c:	ldr	w0, [x8, #1328]
  407c90:	ret
  407c94:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  407c98:	ldrb	w8, [x8, #1332]
  407c9c:	tbnz	w8, #1, 407cac <tigetstr@plt+0x57dc>
  407ca0:	cbz	x0, 407cac <tigetstr@plt+0x57dc>
  407ca4:	tbz	w8, #0, 407cac <tigetstr@plt+0x57dc>
  407ca8:	b	401f10 <fputs@plt>
  407cac:	ret
  407cb0:	stp	x29, x30, [sp, #-96]!
  407cb4:	stp	x28, x27, [sp, #16]
  407cb8:	stp	x26, x25, [sp, #32]
  407cbc:	stp	x24, x23, [sp, #48]
  407cc0:	stp	x22, x21, [sp, #64]
  407cc4:	stp	x20, x19, [sp, #80]
  407cc8:	mov	x29, sp
  407ccc:	sub	sp, sp, #0x2, lsl #12
  407cd0:	sub	sp, sp, #0x130
  407cd4:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  407cd8:	ldrb	w8, [x21, #1332]
  407cdc:	and	w9, w8, #0x3
  407ce0:	cmp	w9, #0x1
  407ce4:	b.ne	407d28 <tigetstr@plt+0x5858>  // b.any
  407ce8:	mov	x19, x1
  407cec:	mov	x20, x0
  407cf0:	stp	x0, xzr, [sp, #8]
  407cf4:	cbz	x0, 408154 <tigetstr@plt+0x5c84>
  407cf8:	ldrb	w9, [x20]
  407cfc:	cbz	w9, 408154 <tigetstr@plt+0x5c84>
  407d00:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  407d04:	tbnz	w8, #2, 408110 <tigetstr@plt+0x5c40>
  407d08:	tbnz	w8, #3, 407d30 <tigetstr@plt+0x5860>
  407d0c:	bl	407aa8 <tigetstr@plt+0x55d8>
  407d10:	ldrb	w8, [x21, #1332]
  407d14:	mov	w22, w0
  407d18:	orr	w8, w8, #0x4
  407d1c:	strb	w8, [x21, #1332]
  407d20:	cbnz	w0, 4080e0 <tigetstr@plt+0x5c10>
  407d24:	b	407d38 <tigetstr@plt+0x5868>
  407d28:	mov	x0, xzr
  407d2c:	b	408158 <tigetstr@plt+0x5c88>
  407d30:	orr	w8, w8, #0x4
  407d34:	strb	w8, [x21, #1332]
  407d38:	adrp	x22, 41b000 <tigetstr@plt+0x18b30>
  407d3c:	ldr	x0, [x22, #1296]
  407d40:	cbz	x0, 4080bc <tigetstr@plt+0x5bec>
  407d44:	adrp	x26, 41b000 <tigetstr@plt+0x18b30>
  407d48:	ldrb	w8, [x26, #1352]
  407d4c:	tbnz	w8, #3, 408220 <tigetstr@plt+0x5d50>
  407d50:	adrp	x1, 408000 <tigetstr@plt+0x5b30>
  407d54:	add	x1, x1, #0xea6
  407d58:	bl	4020f0 <fopen@plt>
  407d5c:	cbz	x0, 4080d4 <tigetstr@plt+0x5c04>
  407d60:	mov	x21, x0
  407d64:	add	x0, sp, #0x120
  407d68:	mov	w1, #0x2000                	// #8192
  407d6c:	mov	x2, x21
  407d70:	add	x22, sp, #0x120
  407d74:	bl	401fd0 <fgets_unlocked@plt>
  407d78:	cbz	x0, 4080c4 <tigetstr@plt+0x5bf4>
  407d7c:	adrp	x25, 409000 <tigetstr@plt+0x6b30>
  407d80:	sub	x23, x22, #0x1
  407d84:	add	x25, x25, #0xadc
  407d88:	add	x0, sp, #0x120
  407d8c:	mov	w1, #0xa                   	// #10
  407d90:	bl	402360 <strchr@plt>
  407d94:	cbnz	x0, 407db0 <tigetstr@plt+0x58e0>
  407d98:	mov	x0, x21
  407d9c:	bl	402270 <feof@plt>
  407da0:	cbz	w0, 4081c8 <tigetstr@plt+0x5cf8>
  407da4:	add	x0, sp, #0x120
  407da8:	bl	401f00 <strlen@plt>
  407dac:	add	x0, x22, x0
  407db0:	strb	wzr, [x0]
  407db4:	bl	4022d0 <__ctype_b_loc@plt>
  407db8:	ldr	x8, [x0]
  407dbc:	mov	x28, x0
  407dc0:	mov	x0, x23
  407dc4:	ldrsb	x9, [x0, #1]!
  407dc8:	ldrh	w10, [x8, x9, lsl #1]
  407dcc:	tbnz	w10, #0, 407dc4 <tigetstr@plt+0x58f4>
  407dd0:	and	w8, w9, #0xff
  407dd4:	cbz	w8, 408054 <tigetstr@plt+0x5b84>
  407dd8:	cmp	w8, #0x23
  407ddc:	b.eq	408054 <tigetstr@plt+0x5b84>  // b.none
  407de0:	add	x2, sp, #0x9c
  407de4:	add	x3, sp, #0x18
  407de8:	mov	x1, x25
  407dec:	bl	4023d0 <__isoc99_sscanf@plt>
  407df0:	cmp	w0, #0x2
  407df4:	b.ne	408054 <tigetstr@plt+0x5b84>  // b.any
  407df8:	ldrb	w8, [sp, #156]
  407dfc:	cbz	w8, 408054 <tigetstr@plt+0x5b84>
  407e00:	ldrb	w8, [sp, #24]
  407e04:	cbz	w8, 408054 <tigetstr@plt+0x5b84>
  407e08:	ldrb	w9, [x26, #1352]
  407e0c:	stur	xzr, [x29, #-16]
  407e10:	tbnz	w9, #3, 40806c <tigetstr@plt+0x5b9c>
  407e14:	cmp	w8, #0x5c
  407e18:	stur	xzr, [x29, #-16]
  407e1c:	b.eq	407e30 <tigetstr@plt+0x5960>  // b.none
  407e20:	ldr	x9, [x28]
  407e24:	sxtb	x8, w8
  407e28:	ldrh	w8, [x9, x8, lsl #1]
  407e2c:	tbnz	w8, #10, 407f68 <tigetstr@plt+0x5a98>
  407e30:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  407e34:	sub	x0, x29, #0x10
  407e38:	add	x2, sp, #0x18
  407e3c:	add	x1, x1, #0xb11
  407e40:	bl	402060 <asprintf@plt>
  407e44:	cmp	w0, #0x1
  407e48:	b.lt	408290 <tigetstr@plt+0x5dc0>  // b.tstop
  407e4c:	ldur	x9, [x29, #-16]
  407e50:	cbz	x9, 407f60 <tigetstr@plt+0x5a90>
  407e54:	adrp	x13, 409000 <tigetstr@plt+0x6b30>
  407e58:	adrp	x15, 409000 <tigetstr@plt+0x6b30>
  407e5c:	mov	x8, x9
  407e60:	add	x13, x13, #0x830
  407e64:	mov	w14, #0x5c                  	// #92
  407e68:	add	x15, x15, #0x83b
  407e6c:	ldrb	w10, [x9]
  407e70:	cmp	w10, #0x5c
  407e74:	b.eq	407e88 <tigetstr@plt+0x59b8>  // b.none
  407e78:	cbz	w10, 407f44 <tigetstr@plt+0x5a74>
  407e7c:	strb	w10, [x8], #1
  407e80:	add	x9, x9, #0x1
  407e84:	b	407e6c <tigetstr@plt+0x599c>
  407e88:	ldrsb	w10, [x9, #1]!
  407e8c:	cmp	w10, #0x6d
  407e90:	b.gt	407eb8 <tigetstr@plt+0x59e8>
  407e94:	sub	w11, w10, #0x5c
  407e98:	cmp	w11, #0xa
  407e9c:	b.hi	407edc <tigetstr@plt+0x5a0c>  // b.pmore
  407ea0:	adr	x10, 407eb0 <tigetstr@plt+0x59e0>
  407ea4:	ldrb	w12, [x13, x11]
  407ea8:	add	x10, x10, x12, lsl #2
  407eac:	br	x10
  407eb0:	strb	w14, [x8], #1
  407eb4:	b	407e80 <tigetstr@plt+0x59b0>
  407eb8:	sub	w10, w10, #0x6e
  407ebc:	cmp	w10, #0x8
  407ec0:	b.hi	407eec <tigetstr@plt+0x5a1c>  // b.pmore
  407ec4:	adr	x11, 407ed4 <tigetstr@plt+0x5a04>
  407ec8:	ldrb	w12, [x15, x10]
  407ecc:	add	x11, x11, x12, lsl #2
  407ed0:	br	x11
  407ed4:	mov	w10, #0xa                   	// #10
  407ed8:	b	407e7c <tigetstr@plt+0x59ac>
  407edc:	cmp	w10, #0x23
  407ee0:	b.eq	407e7c <tigetstr@plt+0x59ac>  // b.none
  407ee4:	cmp	w10, #0x3f
  407ee8:	b.eq	407e7c <tigetstr@plt+0x59ac>  // b.none
  407eec:	strb	w14, [x8]
  407ef0:	ldrb	w10, [x9]
  407ef4:	add	x11, x8, #0x2
  407ef8:	strb	w10, [x8, #1]
  407efc:	mov	x8, x11
  407f00:	b	407e80 <tigetstr@plt+0x59b0>
  407f04:	mov	w10, #0xb                   	// #11
  407f08:	b	407e7c <tigetstr@plt+0x59ac>
  407f0c:	mov	w10, #0xd                   	// #13
  407f10:	b	407e7c <tigetstr@plt+0x59ac>
  407f14:	mov	w10, #0x9                   	// #9
  407f18:	b	407e7c <tigetstr@plt+0x59ac>
  407f1c:	mov	w10, #0x1b                  	// #27
  407f20:	b	407e7c <tigetstr@plt+0x59ac>
  407f24:	mov	w10, #0x20                  	// #32
  407f28:	b	407e7c <tigetstr@plt+0x59ac>
  407f2c:	mov	w10, #0x8                   	// #8
  407f30:	b	407e7c <tigetstr@plt+0x59ac>
  407f34:	mov	w10, #0x7                   	// #7
  407f38:	b	407e7c <tigetstr@plt+0x59ac>
  407f3c:	mov	w10, #0xc                   	// #12
  407f40:	b	407e7c <tigetstr@plt+0x59ac>
  407f44:	ldur	x9, [x29, #-16]
  407f48:	sub	x9, x8, x9
  407f4c:	cmp	x9, w0, sxtw
  407f50:	b.gt	408310 <tigetstr@plt+0x5e40>
  407f54:	strb	wzr, [x8]
  407f58:	ldur	x24, [x29, #-16]
  407f5c:	b	407f8c <tigetstr@plt+0x5abc>
  407f60:	mov	x24, xzr
  407f64:	b	407f8c <tigetstr@plt+0x5abc>
  407f68:	add	x0, sp, #0x18
  407f6c:	bl	4089a4 <tigetstr@plt+0x64d4>
  407f70:	cmp	x0, #0x0
  407f74:	add	x8, sp, #0x18
  407f78:	csel	x0, x8, x0, eq  // eq = none
  407f7c:	bl	4021f0 <strdup@plt>
  407f80:	mov	x24, x0
  407f84:	stur	x0, [x29, #-16]
  407f88:	cbz	x0, 4082bc <tigetstr@plt+0x5dec>
  407f8c:	ldr	x8, [x28]
  407f90:	ldrsb	x9, [x24]
  407f94:	ldrh	w8, [x8, x9, lsl #1]
  407f98:	tbz	w8, #10, 407fc0 <tigetstr@plt+0x5af0>
  407f9c:	mov	x0, x24
  407fa0:	bl	4089a4 <tigetstr@plt+0x64d4>
  407fa4:	cbz	x0, 408298 <tigetstr@plt+0x5dc8>
  407fa8:	bl	4021f0 <strdup@plt>
  407fac:	cbz	x0, 40826c <tigetstr@plt+0x5d9c>
  407fb0:	mov	x24, x0
  407fb4:	ldur	x0, [x29, #-16]
  407fb8:	bl	4022f0 <free@plt>
  407fbc:	stur	x24, [x29, #-16]
  407fc0:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  407fc4:	add	x9, x9, #0x520
  407fc8:	ldp	x8, x9, [x9]
  407fcc:	cmp	x8, x9
  407fd0:	b.ne	408014 <tigetstr@plt+0x5b44>  // b.any
  407fd4:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  407fd8:	ldr	x0, [x9, #1304]
  407fdc:	lsl	x8, x8, #4
  407fe0:	add	x1, x8, #0xa0
  407fe4:	bl	4021e0 <realloc@plt>
  407fe8:	cbz	x0, 40826c <tigetstr@plt+0x5d9c>
  407fec:	adrp	x10, 41b000 <tigetstr@plt+0x18b30>
  407ff0:	add	x10, x10, #0x518
  407ff4:	ldr	x8, [x10, #8]
  407ff8:	ldur	x24, [x29, #-16]
  407ffc:	mov	x28, x0
  408000:	mov	x27, x26
  408004:	add	x9, x8, #0xa
  408008:	str	x0, [x10]
  40800c:	str	x9, [x10, #16]
  408010:	b	408020 <tigetstr@plt+0x5b50>
  408014:	adrp	x9, 41b000 <tigetstr@plt+0x18b30>
  408018:	ldr	x28, [x9, #1304]
  40801c:	mov	x27, x26
  408020:	add	x22, x28, x8, lsl #4
  408024:	mov	x26, x22
  408028:	add	x0, sp, #0x9c
  40802c:	str	x24, [x26, #8]!
  408030:	bl	4021f0 <strdup@plt>
  408034:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  408038:	str	x0, [x22]
  40803c:	cbz	x0, 408278 <tigetstr@plt+0x5da8>
  408040:	ldr	x8, [x24, #1312]
  408044:	mov	x26, x27
  408048:	add	x22, sp, #0x120
  40804c:	add	x8, x8, #0x1
  408050:	str	x8, [x24, #1312]
  408054:	add	x0, sp, #0x120
  408058:	mov	w1, #0x2000                	// #8192
  40805c:	mov	x2, x21
  408060:	bl	401fd0 <fgets_unlocked@plt>
  408064:	cbnz	x0, 407d88 <tigetstr@plt+0x58b8>
  408068:	b	4080c4 <tigetstr@plt+0x5bf4>
  40806c:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408070:	ldr	x8, [x8, #4048]
  408074:	ldr	x24, [x8]
  408078:	bl	4020d0 <getpid@plt>
  40807c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408080:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  408084:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  408088:	mov	w2, w0
  40808c:	mov	x0, x24
  408090:	add	x1, x1, #0x8a7
  408094:	add	x3, x3, #0x898
  408098:	add	x4, x4, #0x9f3
  40809c:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  4080a0:	bl	402480 <fprintf@plt>
  4080a4:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4080a8:	add	x1, sp, #0x9c
  4080ac:	add	x0, x0, #0xaef
  4080b0:	bl	40845c <tigetstr@plt+0x5f8c>
  4080b4:	ldrb	w8, [sp, #24]
  4080b8:	b	407e14 <tigetstr@plt+0x5944>
  4080bc:	mov	w22, wzr
  4080c0:	b	4080e0 <tigetstr@plt+0x5c10>
  4080c4:	mov	w22, wzr
  4080c8:	mov	x0, x21
  4080cc:	bl	4020c0 <fclose@plt>
  4080d0:	b	4080e0 <tigetstr@plt+0x5c10>
  4080d4:	bl	402450 <__errno_location@plt>
  4080d8:	ldr	w8, [x0]
  4080dc:	neg	w22, w8
  4080e0:	ldr	x1, [x24, #1312]
  4080e4:	cbz	x1, 40810c <tigetstr@plt+0x5c3c>
  4080e8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4080ec:	ldrb	w8, [x8, #1352]
  4080f0:	tbnz	w8, #3, 4081d8 <tigetstr@plt+0x5d08>
  4080f4:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4080f8:	ldr	x0, [x8, #1304]
  4080fc:	adrp	x3, 408000 <tigetstr@plt+0x5b30>
  408100:	add	x3, x3, #0x998
  408104:	mov	w2, #0x10                  	// #16
  408108:	bl	402050 <qsort@plt>
  40810c:	cbnz	w22, 408154 <tigetstr@plt+0x5c84>
  408110:	ldr	x2, [x24, #1312]
  408114:	cbz	x2, 408154 <tigetstr@plt+0x5c84>
  408118:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40811c:	ldrb	w8, [x8, #1352]
  408120:	tbnz	w8, #3, 40817c <tigetstr@plt+0x5cac>
  408124:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  408128:	ldr	x1, [x8, #1304]
  40812c:	adrp	x4, 408000 <tigetstr@plt+0x5b30>
  408130:	add	x4, x4, #0x998
  408134:	add	x0, sp, #0x8
  408138:	mov	w3, #0x10                  	// #16
  40813c:	bl	4021b0 <bsearch@plt>
  408140:	cbz	x0, 408154 <tigetstr@plt+0x5c84>
  408144:	ldr	x8, [x0, #8]
  408148:	cbz	x8, 408154 <tigetstr@plt+0x5c84>
  40814c:	ldr	x0, [x0, #8]
  408150:	cbnz	x0, 408158 <tigetstr@plt+0x5c88>
  408154:	mov	x0, x19
  408158:	add	sp, sp, #0x2, lsl #12
  40815c:	add	sp, sp, #0x130
  408160:	ldp	x20, x19, [sp, #80]
  408164:	ldp	x22, x21, [sp, #64]
  408168:	ldp	x24, x23, [sp, #48]
  40816c:	ldp	x26, x25, [sp, #32]
  408170:	ldp	x28, x27, [sp, #16]
  408174:	ldp	x29, x30, [sp], #96
  408178:	ret
  40817c:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408180:	ldr	x8, [x8, #4048]
  408184:	ldr	x21, [x8]
  408188:	bl	4020d0 <getpid@plt>
  40818c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408190:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  408194:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  408198:	mov	w2, w0
  40819c:	add	x1, x1, #0x8a7
  4081a0:	add	x3, x3, #0x898
  4081a4:	add	x4, x4, #0x9f3
  4081a8:	mov	x0, x21
  4081ac:	bl	402480 <fprintf@plt>
  4081b0:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4081b4:	add	x0, x0, #0xabe
  4081b8:	mov	x1, x20
  4081bc:	bl	40845c <tigetstr@plt+0x5f8c>
  4081c0:	ldr	x2, [x24, #1312]
  4081c4:	b	408124 <tigetstr@plt+0x5c54>
  4081c8:	bl	402450 <__errno_location@plt>
  4081cc:	ldr	w8, [x0]
  4081d0:	neg	w22, w8
  4081d4:	b	4080c8 <tigetstr@plt+0x5bf8>
  4081d8:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  4081dc:	ldr	x8, [x8, #4048]
  4081e0:	ldr	x21, [x8]
  4081e4:	bl	4020d0 <getpid@plt>
  4081e8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4081ec:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  4081f0:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  4081f4:	mov	w2, w0
  4081f8:	add	x1, x1, #0x8a7
  4081fc:	add	x3, x3, #0x898
  408200:	add	x4, x4, #0x9f3
  408204:	mov	x0, x21
  408208:	bl	402480 <fprintf@plt>
  40820c:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  408210:	add	x0, x0, #0xb5f
  408214:	bl	40845c <tigetstr@plt+0x5f8c>
  408218:	ldr	x1, [x24, #1312]
  40821c:	b	4080f4 <tigetstr@plt+0x5c24>
  408220:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408224:	ldr	x8, [x8, #4048]
  408228:	ldr	x21, [x8]
  40822c:	bl	4020d0 <getpid@plt>
  408230:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408234:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  408238:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  40823c:	mov	w2, w0
  408240:	add	x1, x1, #0x8a7
  408244:	add	x3, x3, #0x898
  408248:	add	x4, x4, #0x9f3
  40824c:	mov	x0, x21
  408250:	bl	402480 <fprintf@plt>
  408254:	ldr	x1, [x22, #1296]
  408258:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  40825c:	add	x0, x0, #0xaca
  408260:	bl	40845c <tigetstr@plt+0x5f8c>
  408264:	ldr	x0, [x22, #1296]
  408268:	b	407d50 <tigetstr@plt+0x5880>
  40826c:	mov	w22, #0xfffffff4            	// #-12
  408270:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  408274:	b	4082b0 <tigetstr@plt+0x5de0>
  408278:	cbz	x28, 4082ac <tigetstr@plt+0x5ddc>
  40827c:	ldr	x0, [x26]
  408280:	bl	4022f0 <free@plt>
  408284:	ldr	x0, [x22]
  408288:	bl	4022f0 <free@plt>
  40828c:	stp	xzr, xzr, [x22]
  408290:	mov	w22, #0xfffffff4            	// #-12
  408294:	b	4080c8 <tigetstr@plt+0x5bf8>
  408298:	ldrb	w8, [x26, #1352]
  40829c:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  4082a0:	tbnz	w8, #3, 4082c8 <tigetstr@plt+0x5df8>
  4082a4:	mov	w22, #0xffffffea            	// #-22
  4082a8:	b	4082b0 <tigetstr@plt+0x5de0>
  4082ac:	mov	w22, #0xfffffff4            	// #-12
  4082b0:	ldur	x0, [x29, #-16]
  4082b4:	bl	4022f0 <free@plt>
  4082b8:	b	4080c8 <tigetstr@plt+0x5bf8>
  4082bc:	mov	w22, #0xfffffff4            	// #-12
  4082c0:	adrp	x24, 41b000 <tigetstr@plt+0x18b30>
  4082c4:	b	4080c8 <tigetstr@plt+0x5bf8>
  4082c8:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  4082cc:	ldr	x8, [x8, #4048]
  4082d0:	ldr	x22, [x8]
  4082d4:	bl	4020d0 <getpid@plt>
  4082d8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4082dc:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  4082e0:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  4082e4:	mov	w2, w0
  4082e8:	add	x1, x1, #0x8a7
  4082ec:	add	x3, x3, #0x898
  4082f0:	add	x4, x4, #0x9f3
  4082f4:	mov	x0, x22
  4082f8:	bl	402480 <fprintf@plt>
  4082fc:	ldur	x1, [x29, #-16]
  408300:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  408304:	add	x0, x0, #0xaf8
  408308:	bl	40845c <tigetstr@plt+0x5f8c>
  40830c:	b	4082a4 <tigetstr@plt+0x5dd4>
  408310:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  408314:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408318:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  40831c:	add	x0, x0, #0xb17
  408320:	add	x1, x1, #0xb2b
  408324:	add	x3, x3, #0xb38
  408328:	mov	w2, #0x1ac                 	// #428
  40832c:	bl	402440 <__assert_fail@plt>
  408330:	stp	x29, x30, [sp, #-32]!
  408334:	str	x19, [sp, #16]
  408338:	mov	x29, sp
  40833c:	mov	x19, x2
  408340:	bl	407cb0 <tigetstr@plt+0x57e0>
  408344:	cbz	x0, 40836c <tigetstr@plt+0x5e9c>
  408348:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40834c:	ldrb	w8, [x8, #1332]
  408350:	and	w8, w8, #0x3
  408354:	cmp	w8, #0x1
  408358:	b.ne	40836c <tigetstr@plt+0x5e9c>  // b.any
  40835c:	mov	x1, x19
  408360:	ldr	x19, [sp, #16]
  408364:	ldp	x29, x30, [sp], #32
  408368:	b	401f10 <fputs@plt>
  40836c:	ldr	x19, [sp, #16]
  408370:	ldp	x29, x30, [sp], #32
  408374:	ret
  408378:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40837c:	ldrb	w8, [x8, #1332]
  408380:	and	w8, w8, #0x3
  408384:	cmp	w8, #0x1
  408388:	b.ne	40839c <tigetstr@plt+0x5ecc>  // b.any
  40838c:	mov	x1, x0
  408390:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  408394:	add	x0, x0, #0x844
  408398:	b	401f10 <fputs@plt>
  40839c:	ret
  4083a0:	stp	x29, x30, [sp, #-48]!
  4083a4:	str	x21, [sp, #16]
  4083a8:	stp	x20, x19, [sp, #32]
  4083ac:	mov	x29, sp
  4083b0:	cbz	x0, 4083e8 <tigetstr@plt+0x5f18>
  4083b4:	ldrb	w8, [x0]
  4083b8:	mov	x20, x0
  4083bc:	cbz	w8, 4083e8 <tigetstr@plt+0x5f18>
  4083c0:	adrp	x21, 41a000 <tigetstr@plt+0x17b30>
  4083c4:	mov	x19, xzr
  4083c8:	add	x21, x21, #0xc68
  4083cc:	ldr	x1, [x21, x19, lsl #3]
  4083d0:	mov	x0, x20
  4083d4:	bl	4021c0 <strcasecmp@plt>
  4083d8:	cbz	w0, 4083ec <tigetstr@plt+0x5f1c>
  4083dc:	add	x19, x19, #0x1
  4083e0:	cmp	x19, #0x4
  4083e4:	b.ne	4083cc <tigetstr@plt+0x5efc>  // b.any
  4083e8:	mov	w19, #0xffffffea            	// #-22
  4083ec:	mov	w0, w19
  4083f0:	ldp	x20, x19, [sp, #32]
  4083f4:	ldr	x21, [sp, #16]
  4083f8:	ldp	x29, x30, [sp], #48
  4083fc:	ret
  408400:	stp	x29, x30, [sp, #-32]!
  408404:	stp	x20, x19, [sp, #16]
  408408:	mov	x19, x1
  40840c:	mov	x29, sp
  408410:	cbz	x0, 408428 <tigetstr@plt+0x5f58>
  408414:	mov	x8, x0
  408418:	ldrb	w9, [x8], #1
  40841c:	cmp	w9, #0x3d
  408420:	csel	x20, x8, x0, eq  // eq = none
  408424:	b	40842c <tigetstr@plt+0x5f5c>
  408428:	mov	x20, xzr
  40842c:	mov	x0, x20
  408430:	bl	4083a0 <tigetstr@plt+0x5ed0>
  408434:	tbnz	w0, #31, 408444 <tigetstr@plt+0x5f74>
  408438:	ldp	x20, x19, [sp, #16]
  40843c:	ldp	x29, x30, [sp], #32
  408440:	ret
  408444:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408448:	add	x1, x1, #0x5ce
  40844c:	mov	w0, #0x1                   	// #1
  408450:	mov	x2, x19
  408454:	mov	x3, x20
  408458:	bl	4023f0 <errx@plt>
  40845c:	sub	sp, sp, #0x120
  408460:	stp	x29, x30, [sp, #256]
  408464:	add	x29, sp, #0x100
  408468:	stp	x28, x19, [sp, #272]
  40846c:	stp	x1, x2, [x29, #-120]
  408470:	stp	x3, x4, [x29, #-104]
  408474:	stp	x5, x6, [x29, #-88]
  408478:	stur	x7, [x29, #-72]
  40847c:	stp	q0, q1, [sp]
  408480:	stp	q2, q3, [sp, #32]
  408484:	stp	q4, q5, [sp, #64]
  408488:	adrp	x19, 41a000 <tigetstr@plt+0x17b30>
  40848c:	ldr	x19, [x19, #4048]
  408490:	mov	x9, #0xffffffffffffffc8    	// #-56
  408494:	mov	x10, sp
  408498:	sub	x11, x29, #0x78
  40849c:	movk	x9, #0xff80, lsl #32
  4084a0:	add	x12, x29, #0x20
  4084a4:	add	x10, x10, #0x80
  4084a8:	add	x11, x11, #0x38
  4084ac:	stp	x10, x9, [x29, #-16]
  4084b0:	stp	x12, x11, [x29, #-32]
  4084b4:	mov	x8, x0
  4084b8:	ldr	x0, [x19]
  4084bc:	ldp	q0, q1, [x29, #-32]
  4084c0:	sub	x2, x29, #0x40
  4084c4:	mov	x1, x8
  4084c8:	stp	q6, q7, [sp, #96]
  4084cc:	stp	q0, q1, [x29, #-64]
  4084d0:	bl	402420 <vfprintf@plt>
  4084d4:	ldr	x1, [x19]
  4084d8:	mov	w0, #0xa                   	// #10
  4084dc:	bl	402040 <fputc@plt>
  4084e0:	ldp	x28, x19, [sp, #272]
  4084e4:	ldp	x29, x30, [sp, #256]
  4084e8:	add	sp, sp, #0x120
  4084ec:	ret
  4084f0:	stp	x29, x30, [sp, #-96]!
  4084f4:	stp	x28, x27, [sp, #16]
  4084f8:	stp	x26, x25, [sp, #32]
  4084fc:	stp	x24, x23, [sp, #48]
  408500:	stp	x22, x21, [sp, #64]
  408504:	stp	x20, x19, [sp, #80]
  408508:	mov	x29, sp
  40850c:	sub	sp, sp, #0x1, lsl #12
  408510:	sub	sp, sp, #0x20
  408514:	mov	x19, x0
  408518:	add	x0, sp, #0x18
  40851c:	mov	w2, #0x1000                	// #4096
  408520:	mov	w1, wzr
  408524:	bl	402170 <memset@plt>
  408528:	cbz	x19, 408588 <tigetstr@plt+0x60b8>
  40852c:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  408530:	ldr	x8, [x8, #1280]
  408534:	cbz	x8, 408588 <tigetstr@plt+0x60b8>
  408538:	ldrb	w8, [x8]
  40853c:	cbz	w8, 408588 <tigetstr@plt+0x60b8>
  408540:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  408544:	ldrb	w8, [x8, #1352]
  408548:	tbnz	w8, #2, 408950 <tigetstr@plt+0x6480>
  40854c:	mov	x0, x19
  408550:	bl	402010 <opendir@plt>
  408554:	cbz	x0, 4085b4 <tigetstr@plt+0x60e4>
  408558:	adrp	x21, 41b000 <tigetstr@plt+0x18b30>
  40855c:	add	x21, x21, #0x500
  408560:	mov	x20, x0
  408564:	ldr	x0, [x21]
  408568:	bl	401f00 <strlen@plt>
  40856c:	ldr	x8, [x21, #8]
  408570:	str	x0, [sp, #16]
  408574:	cbz	x8, 4085c4 <tigetstr@plt+0x60f4>
  408578:	mov	x0, x8
  40857c:	bl	401f00 <strlen@plt>
  408580:	str	x0, [sp, #8]
  408584:	b	4085c8 <tigetstr@plt+0x60f8>
  408588:	mov	w19, #0xffffffea            	// #-22
  40858c:	mov	w0, w19
  408590:	add	sp, sp, #0x1, lsl #12
  408594:	add	sp, sp, #0x20
  408598:	ldp	x20, x19, [sp, #80]
  40859c:	ldp	x22, x21, [sp, #64]
  4085a0:	ldp	x24, x23, [sp, #48]
  4085a4:	ldp	x26, x25, [sp, #32]
  4085a8:	ldp	x28, x27, [sp, #16]
  4085ac:	ldp	x29, x30, [sp], #96
  4085b0:	ret
  4085b4:	bl	402450 <__errno_location@plt>
  4085b8:	ldr	w8, [x0]
  4085bc:	neg	w19, w8
  4085c0:	b	40858c <tigetstr@plt+0x60bc>
  4085c4:	str	xzr, [sp, #8]
  4085c8:	mov	x0, x20
  4085cc:	bl	4021d0 <readdir@plt>
  4085d0:	cbz	x0, 408904 <tigetstr@plt+0x6434>
  4085d4:	mov	x24, x0
  4085d8:	ldrb	w8, [x24, #19]!
  4085dc:	cmp	w8, #0x2e
  4085e0:	b.eq	4085c8 <tigetstr@plt+0x60f8>  // b.none
  4085e4:	ldrb	w9, [x0, #18]
  4085e8:	cmp	w9, #0xa
  4085ec:	b.hi	4085c8 <tigetstr@plt+0x60f8>  // b.pmore
  4085f0:	mov	w10, #0x1                   	// #1
  4085f4:	lsl	w9, w10, w9
  4085f8:	mov	w10, #0x501                 	// #1281
  4085fc:	tst	w9, w10
  408600:	b.eq	4085c8 <tigetstr@plt+0x60f8>  // b.none
  408604:	cbz	w8, 4085c8 <tigetstr@plt+0x60f8>
  408608:	mov	x0, x24
  40860c:	bl	401f00 <strlen@plt>
  408610:	cmp	x0, #0x1, lsl #12
  408614:	b.hi	4085c8 <tigetstr@plt+0x60f8>  // b.pmore
  408618:	mov	w1, #0x2e                  	// #46
  40861c:	mov	x0, x24
  408620:	bl	402220 <strrchr@plt>
  408624:	cmp	x0, #0x0
  408628:	csinc	x25, x24, x0, eq  // eq = none
  40862c:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408630:	mov	x0, x25
  408634:	add	x1, x1, #0x9c8
  408638:	bl	4022b0 <strcmp@plt>
  40863c:	cbz	w0, 4086bc <tigetstr@plt+0x61ec>
  408640:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408644:	mov	x0, x25
  408648:	add	x1, x1, #0x9d0
  40864c:	bl	4022b0 <strcmp@plt>
  408650:	cbz	w0, 4086c4 <tigetstr@plt+0x61f4>
  408654:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408658:	mov	x0, x25
  40865c:	add	x1, x1, #0x9ff
  408660:	bl	4022b0 <strcmp@plt>
  408664:	cbz	w0, 4086cc <tigetstr@plt+0x61fc>
  408668:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40866c:	ldrb	w8, [x8, #1352]
  408670:	tbz	w8, #2, 4085c8 <tigetstr@plt+0x60f8>
  408674:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408678:	ldr	x8, [x8, #4048]
  40867c:	ldr	x23, [x8]
  408680:	bl	4020d0 <getpid@plt>
  408684:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408688:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  40868c:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  408690:	mov	w2, w0
  408694:	mov	x0, x23
  408698:	add	x1, x1, #0x8a7
  40869c:	add	x3, x3, #0x898
  4086a0:	add	x4, x4, #0x8b5
  4086a4:	bl	402480 <fprintf@plt>
  4086a8:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4086ac:	add	x0, x0, #0x9e1
  4086b0:	mov	x1, x25
  4086b4:	bl	40845c <tigetstr@plt+0x5f8c>
  4086b8:	b	4085c8 <tigetstr@plt+0x60f8>
  4086bc:	mov	w22, wzr
  4086c0:	b	4086d0 <tigetstr@plt+0x6200>
  4086c4:	mov	w22, #0x1                   	// #1
  4086c8:	b	4086d0 <tigetstr@plt+0x6200>
  4086cc:	mov	w22, #0x2                   	// #2
  4086d0:	cmp	x25, x24
  4086d4:	b.eq	408710 <tigetstr@plt+0x6240>  // b.none
  4086d8:	mov	w1, #0x40                  	// #64
  4086dc:	mov	x0, x24
  4086e0:	bl	402360 <strchr@plt>
  4086e4:	cmp	x0, #0x0
  4086e8:	add	x26, x0, #0x1
  4086ec:	csinc	x8, xzr, x0, eq  // eq = none
  4086f0:	cbz	x0, 408724 <tigetstr@plt+0x6254>
  4086f4:	mvn	x9, x8
  4086f8:	sub	x8, x8, #0x1
  4086fc:	cmp	x8, x24
  408700:	add	x27, x9, x25
  408704:	b.eq	408748 <tigetstr@plt+0x6278>  // b.none
  408708:	mov	x1, x26
  40870c:	b	40872c <tigetstr@plt+0x625c>
  408710:	mov	x28, xzr
  408714:	mov	x26, xzr
  408718:	mov	x23, xzr
  40871c:	mov	x27, xzr
  408720:	b	408750 <tigetstr@plt+0x6280>
  408724:	mov	x1, xzr
  408728:	mov	x27, xzr
  40872c:	cmp	x0, #0x0
  408730:	csel	x8, x26, x25, ne  // ne = any
  408734:	mvn	x9, x24
  408738:	add	x23, x8, x9
  40873c:	mov	x28, x24
  408740:	mov	x26, x1
  408744:	b	408750 <tigetstr@plt+0x6280>
  408748:	mov	x28, xzr
  40874c:	mov	x23, xzr
  408750:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  408754:	cmp	x28, #0x0
  408758:	ldrb	w8, [x8, #1352]
  40875c:	mov	w9, #0x15                  	// #21
  408760:	csinc	w9, w9, wzr, ne  // ne = any
  408764:	mov	w10, #0xa                   	// #10
  408768:	orr	w10, w9, w10
  40876c:	cmp	x26, #0x0
  408770:	csel	w25, w9, w10, eq  // eq = none
  408774:	tbnz	w8, #2, 408814 <tigetstr@plt+0x6344>
  408778:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40877c:	add	x8, x8, #0x500
  408780:	add	x21, x8, x22, lsl #2
  408784:	ldr	w8, [x21, #56]!
  408788:	cmp	w25, w8
  40878c:	b.lt	4085c8 <tigetstr@plt+0x60f8>  // b.tstop
  408790:	cbz	x23, 4087b8 <tigetstr@plt+0x62e8>
  408794:	ldr	x8, [sp, #16]
  408798:	cmp	x23, x8
  40879c:	b.ne	4085c8 <tigetstr@plt+0x60f8>  // b.any
  4087a0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4087a4:	ldr	x1, [x8, #1280]
  4087a8:	ldr	x2, [sp, #16]
  4087ac:	mov	x0, x28
  4087b0:	bl	402130 <strncmp@plt>
  4087b4:	cbnz	w0, 4085c8 <tigetstr@plt+0x60f8>
  4087b8:	cbz	x27, 4087e8 <tigetstr@plt+0x6318>
  4087bc:	ldr	x8, [sp, #8]
  4087c0:	cbz	x8, 4085c8 <tigetstr@plt+0x60f8>
  4087c4:	ldr	x8, [sp, #8]
  4087c8:	cmp	x27, x8
  4087cc:	b.ne	4085c8 <tigetstr@plt+0x60f8>  // b.any
  4087d0:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4087d4:	ldr	x1, [x8, #1288]
  4087d8:	ldr	x2, [sp, #8]
  4087dc:	mov	x0, x26
  4087e0:	bl	402130 <strncmp@plt>
  4087e4:	cbnz	w0, 4085c8 <tigetstr@plt+0x60f8>
  4087e8:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  4087ec:	ldrb	w8, [x8, #1352]
  4087f0:	tbnz	w8, #2, 408880 <tigetstr@plt+0x63b0>
  4087f4:	cmp	w22, #0x2
  4087f8:	str	w25, [x21]
  4087fc:	b.ne	4085c8 <tigetstr@plt+0x60f8>  // b.any
  408800:	add	x0, sp, #0x18
  408804:	mov	w2, #0x1000                	// #4096
  408808:	mov	x1, x24
  40880c:	bl	4023e0 <strncpy@plt>
  408810:	b	4085c8 <tigetstr@plt+0x60f8>
  408814:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408818:	ldr	x8, [x8, #4048]
  40881c:	ldr	x21, [x8]
  408820:	bl	4020d0 <getpid@plt>
  408824:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408828:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  40882c:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  408830:	mov	w2, w0
  408834:	mov	x0, x21
  408838:	add	x1, x1, #0x8a7
  40883c:	add	x3, x3, #0x898
  408840:	add	x4, x4, #0x8b5
  408844:	bl	402480 <fprintf@plt>
  408848:	adrp	x8, 41b000 <tigetstr@plt+0x18b30>
  40884c:	add	x8, x8, #0x500
  408850:	add	x8, x8, w22, uxtw #2
  408854:	ldr	w3, [x8, #56]
  408858:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  40885c:	add	x0, x0, #0x96e
  408860:	mov	x1, x24
  408864:	mov	w2, w25
  408868:	mov	x4, x23
  40886c:	mov	x5, x28
  408870:	mov	x6, x27
  408874:	mov	x7, x26
  408878:	bl	40845c <tigetstr@plt+0x5f8c>
  40887c:	b	408778 <tigetstr@plt+0x62a8>
  408880:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408884:	ldr	x8, [x8, #4048]
  408888:	ldr	x23, [x8]
  40888c:	bl	4020d0 <getpid@plt>
  408890:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408894:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  408898:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  40889c:	mov	w2, w0
  4088a0:	mov	x0, x23
  4088a4:	add	x1, x1, #0x8a7
  4088a8:	add	x3, x3, #0x898
  4088ac:	add	x4, x4, #0x8b5
  4088b0:	bl	402480 <fprintf@plt>
  4088b4:	cbz	w22, 4088e4 <tigetstr@plt+0x6414>
  4088b8:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4088bc:	cmp	w22, #0x2
  4088c0:	add	x1, x1, #0x9ff
  4088c4:	b.eq	4088ec <tigetstr@plt+0x641c>  // b.none
  4088c8:	adrp	x8, 409000 <tigetstr@plt+0x6b30>
  4088cc:	adrp	x9, 409000 <tigetstr@plt+0x6b30>
  4088d0:	cmp	w22, #0x1
  4088d4:	add	x8, x8, #0x9d7
  4088d8:	add	x9, x9, #0x9d0
  4088dc:	csel	x1, x9, x8, eq  // eq = none
  4088e0:	b	4088ec <tigetstr@plt+0x641c>
  4088e4:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  4088e8:	add	x1, x1, #0x9c8
  4088ec:	ldr	w2, [x21]
  4088f0:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  4088f4:	add	x0, x0, #0x9aa
  4088f8:	mov	w3, w25
  4088fc:	bl	40845c <tigetstr@plt+0x5f8c>
  408900:	b	4087f4 <tigetstr@plt+0x6324>
  408904:	ldrb	w8, [sp, #24]
  408908:	cbz	w8, 408940 <tigetstr@plt+0x6470>
  40890c:	adrp	x0, 41b000 <tigetstr@plt+0x18b30>
  408910:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408914:	add	x8, sp, #0x18
  408918:	add	x0, x0, #0x510
  40891c:	add	x1, x1, #0x9db
  408920:	add	x3, sp, #0x18
  408924:	mov	x2, x19
  408928:	strb	wzr, [x8, #4095]
  40892c:	bl	402060 <asprintf@plt>
  408930:	cmp	w0, #0x0
  408934:	mov	w8, #0xfffffff4            	// #-12
  408938:	csel	w19, wzr, w8, gt
  40893c:	b	408944 <tigetstr@plt+0x6474>
  408940:	mov	w19, wzr
  408944:	mov	x0, x20
  408948:	bl	402200 <closedir@plt>
  40894c:	b	40858c <tigetstr@plt+0x60bc>
  408950:	adrp	x8, 41a000 <tigetstr@plt+0x17b30>
  408954:	ldr	x8, [x8, #4048]
  408958:	ldr	x20, [x8]
  40895c:	bl	4020d0 <getpid@plt>
  408960:	adrp	x1, 409000 <tigetstr@plt+0x6b30>
  408964:	adrp	x3, 409000 <tigetstr@plt+0x6b30>
  408968:	adrp	x4, 409000 <tigetstr@plt+0x6b30>
  40896c:	mov	w2, w0
  408970:	add	x1, x1, #0x8a7
  408974:	add	x3, x3, #0x898
  408978:	add	x4, x4, #0x8b5
  40897c:	mov	x0, x20
  408980:	bl	402480 <fprintf@plt>
  408984:	adrp	x0, 409000 <tigetstr@plt+0x6b30>
  408988:	add	x0, x0, #0x95c
  40898c:	mov	x1, x19
  408990:	bl	40845c <tigetstr@plt+0x5f8c>
  408994:	b	40854c <tigetstr@plt+0x607c>
  408998:	ldr	x0, [x0]
  40899c:	ldr	x1, [x1]
  4089a0:	b	4022b0 <strcmp@plt>
  4089a4:	sub	sp, sp, #0x20
  4089a8:	stp	x29, x30, [sp, #16]
  4089ac:	add	x29, sp, #0x10
  4089b0:	stp	x0, xzr, [sp]
  4089b4:	cbz	x0, 4089e0 <tigetstr@plt+0x6510>
  4089b8:	adrp	x1, 41a000 <tigetstr@plt+0x17b30>
  4089bc:	adrp	x4, 408000 <tigetstr@plt+0x5b30>
  4089c0:	add	x1, x1, #0xc88
  4089c4:	add	x4, x4, #0x9ec
  4089c8:	mov	x0, sp
  4089cc:	mov	w2, #0x15                  	// #21
  4089d0:	mov	w3, #0x10                  	// #16
  4089d4:	bl	4021b0 <bsearch@plt>
  4089d8:	cbz	x0, 4089e0 <tigetstr@plt+0x6510>
  4089dc:	ldr	x0, [x0, #8]
  4089e0:	ldp	x29, x30, [sp, #16]
  4089e4:	add	sp, sp, #0x20
  4089e8:	ret
  4089ec:	ldr	x0, [x0]
  4089f0:	ldr	x1, [x1]
  4089f4:	b	4022b0 <strcmp@plt>
  4089f8:	stp	x29, x30, [sp, #-64]!
  4089fc:	mov	x29, sp
  408a00:	stp	x19, x20, [sp, #16]
  408a04:	adrp	x20, 41a000 <tigetstr@plt+0x17b30>
  408a08:	add	x20, x20, #0x9c0
  408a0c:	stp	x21, x22, [sp, #32]
  408a10:	adrp	x21, 41a000 <tigetstr@plt+0x17b30>
  408a14:	add	x21, x21, #0x9b8
  408a18:	sub	x20, x20, x21
  408a1c:	mov	w22, w0
  408a20:	stp	x23, x24, [sp, #48]
  408a24:	mov	x23, x1
  408a28:	mov	x24, x2
  408a2c:	bl	401e88 <mbrtowc@plt-0x38>
  408a30:	cmp	xzr, x20, asr #3
  408a34:	b.eq	408a60 <tigetstr@plt+0x6590>  // b.none
  408a38:	asr	x20, x20, #3
  408a3c:	mov	x19, #0x0                   	// #0
  408a40:	ldr	x3, [x21, x19, lsl #3]
  408a44:	mov	x2, x24
  408a48:	add	x19, x19, #0x1
  408a4c:	mov	x1, x23
  408a50:	mov	w0, w22
  408a54:	blr	x3
  408a58:	cmp	x20, x19
  408a5c:	b.ne	408a40 <tigetstr@plt+0x6570>  // b.any
  408a60:	ldp	x19, x20, [sp, #16]
  408a64:	ldp	x21, x22, [sp, #32]
  408a68:	ldp	x23, x24, [sp, #48]
  408a6c:	ldp	x29, x30, [sp], #64
  408a70:	ret
  408a74:	nop
  408a78:	ret
  408a7c:	nop
  408a80:	adrp	x2, 41b000 <tigetstr@plt+0x18b30>
  408a84:	mov	x1, #0x0                   	// #0
  408a88:	ldr	x2, [x2, #792]
  408a8c:	b	402030 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408a90 <.fini>:
  408a90:	stp	x29, x30, [sp, #-16]!
  408a94:	mov	x29, sp
  408a98:	ldp	x29, x30, [sp], #16
  408a9c:	ret
