(librepcb_symbol 0f939954-7c61-417c-a5c8-211c63cf3eb2
 (name "ACPL-C790")
 (description "created from file---  ./kicad_isolator/FACPL-C790.csv.\nVariant-default\nGenerated with librepcb-parts-generator (generate_sym.py)")
 (keywords "   ")
 (author "John E.")
 (version "0.1")
 (created 2019-12-17T00:00:00Z)
 (deprecated false)
 (category 1cade3fb-be13-4e6b-ad1d-a432b54cdb55)
 (pin 38c04926-5593-472d-9e73-8b074204e553 (name "GND2")
  (position 10.16 -12.7) (rotation 90.0) (length 2.54)
 )
 (pin eb0e8b32-34c1-4ce5-8df7-6dcc61d10bbc (name "GND1")
  (position 7.62 -12.7) (rotation 90.0) (length 2.54)
 )
 (pin e62ec40b-b579-4094-b148-42b1e486bf8d (name "IN+")
  (position -22.86 5.08) (rotation 0.0) (length 2.54)
 )
 (pin 904393e3-71fa-44b1-9214-9a011bfd88b6 (name "IN-")
  (position -22.86 2.54) (rotation 0.0) (length 2.54)
 )
 (pin 9464fc70-ce11-4975-9962-c5d50fe2e749 (name "OUT+")
  (position 22.86 5.08) (rotation 180.0) (length 2.54)
 )
 (pin b1695b1f-fbe7-4826-8548-00964c43331d (name "OUT-")
  (position 22.86 2.54) (rotation 180.0) (length 2.54)
 )
 (pin 8367ee91-b9db-46a6-8482-219d76704c23 (name "VDD2")
  (position 5.08 12.7) (rotation 270.0) (length 2.54)
 )
 (pin ca0cfc6e-ab7c-446e-87a7-b465fb746392 (name "VDD1")
  (position 2.54 12.7) (rotation 270.0) (length 2.54)
 )
 (polygon c75a6f8a-c0f7-4910-b693-c0bb523ef8d7 (layer sym_outlines)
  (width 0.25) (fill false) (grab_area true)
  (vertex (position -20.32 10.16) (angle 0.0))
  (vertex (position 20.32 10.16) (angle 0.0))
  (vertex (position 20.32 -10.16) (angle 0.0))
  (vertex (position -20.32 -10.16) (angle 0.0))
  (vertex (position -20.32 10.16) (angle 0.0))
 )
 (text 36b56e29-b704-48e4-9e5b-30275b9814f8 (layer sym_names) (value "{{NAME}}")
  (align center bottom) (height 2.54) (position -15.24 10.16) (rotation 0.0)
 )
 (text 4ba4a466-35ba-47db-83de-54a3e372a52c (layer sym_values) (value "{{VALUE}}")
  (align center top) (height 2.54) (position -15.24 -10.16) (rotation 0.0)
 )
)
