LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY ssegmodified IS
PORT ( 
bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
leds1 : OUT STD_LOGIC_VECTOR(1 TO 7));
END ssegmodified;

ARCHITECTURE Behavior OF ssegmodified IS
BEGIN
PROCESS (bcd)

BEGIN

	CASE bcd IS --abcdefg
		WHEN "0001" => leds1 <= ("1000100");--y 0111011
		WHEN "0000" => leds1 <= ("1101010");--n 0010101 --based on diagram in lab manual 3
		WHEN OTHERS => leds1 <= ("-------");
	END CASE;

		
END PROCESS;
END Behavior;
