TimeQuest Timing Analyzer report for LAB2_CU
Tue Oct 13 17:54:24 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Propagation Delay
 16. Minimum Propagation Delay
 17. Setup Transfers
 18. Hold Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths
 22. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name      ; LAB2_CU                                         ;
; Device Family      ; Cyclone II                                      ;
; Device Name        ; EP2C20F484C7                                    ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Slow Model                                      ;
; Rise/Fall Delays   ; Unavailable                                     ;
+--------------------+-------------------------------------------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; LAB2_CU.sdc   ; OK     ; Tue Oct 13 17:54:16 2015 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+----------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                             ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 600.6 MHz ; 380.08 MHz      ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clk   ; -0.665 ; -3.886        ;
+-------+--------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clk   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Minimum Pulse Width                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; Clk   ; Rise       ; Clk          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.ADD    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.ADD    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.DECODE ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.DECODE ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.FETCH  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.FETCH  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.HALT   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.HALT   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.INPUT  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.INPUT  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.JPOS   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.JPOS   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.JZ     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.JZ     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.LOAD   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.LOAD   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.START  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.START  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.STORE  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.STORE  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clk   ; Rise       ; state.SUB    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clk   ; Rise       ; state.SUB    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Enter     ; Clk        ; 3.499 ; 3.499 ; Rise       ; Clk             ;
; IR[*]     ; Clk        ; 6.493 ; 6.493 ; Rise       ; Clk             ;
;  IR[5]    ; Clk        ; 5.254 ; 5.254 ; Rise       ; Clk             ;
;  IR[6]    ; Clk        ; 6.493 ; 6.493 ; Rise       ; Clk             ;
;  IR[7]    ; Clk        ; 4.490 ; 4.490 ; Rise       ; Clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Enter     ; Clk        ; -3.184 ; -3.184 ; Rise       ; Clk             ;
; IR[*]     ; Clk        ; -3.988 ; -3.988 ; Rise       ; Clk             ;
;  IR[5]    ; Clk        ; -4.451 ; -4.451 ; Rise       ; Clk             ;
;  IR[6]    ; Clk        ; -5.480 ; -5.480 ; Rise       ; Clk             ;
;  IR[7]    ; Clk        ; -3.988 ; -3.988 ; Rise       ; Clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Aload        ; Clk        ; 8.772  ; 8.772  ; Rise       ; Clk             ;
; Asel[*]      ; Clk        ; 9.584  ; 9.584  ; Rise       ; Clk             ;
;  Asel[0]     ; Clk        ; 9.584  ; 9.584  ; Rise       ; Clk             ;
;  Asel[1]     ; Clk        ; 6.894  ; 6.894  ; Rise       ; Clk             ;
; Halt         ; Clk        ; 7.597  ; 7.597  ; Rise       ; Clk             ;
; IRload       ; Clk        ; 6.888  ; 6.888  ; Rise       ; Clk             ;
; JMPmux       ; Clk        ; 7.874  ; 7.874  ; Rise       ; Clk             ;
; MemWr        ; Clk        ; 7.122  ; 7.122  ; Rise       ; Clk             ;
; Meminst      ; Clk        ; 7.676  ; 7.676  ; Rise       ; Clk             ;
; PCload       ; Clk        ; 12.105 ; 12.105 ; Rise       ; Clk             ;
; Sub          ; Clk        ; 6.888  ; 6.888  ; Rise       ; Clk             ;
; stateOut[*]  ; Clk        ; 9.348  ; 9.348  ; Rise       ; Clk             ;
;  stateOut[0] ; Clk        ; 8.553  ; 8.553  ; Rise       ; Clk             ;
;  stateOut[1] ; Clk        ; 9.348  ; 9.348  ; Rise       ; Clk             ;
;  stateOut[2] ; Clk        ; 8.394  ; 8.394  ; Rise       ; Clk             ;
;  stateOut[3] ; Clk        ; 7.591  ; 7.591  ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Aload        ; Clk        ; 8.318  ; 8.318  ; Rise       ; Clk             ;
; Asel[*]      ; Clk        ; 6.894  ; 6.894  ; Rise       ; Clk             ;
;  Asel[0]     ; Clk        ; 9.584  ; 9.584  ; Rise       ; Clk             ;
;  Asel[1]     ; Clk        ; 6.894  ; 6.894  ; Rise       ; Clk             ;
; Halt         ; Clk        ; 7.597  ; 7.597  ; Rise       ; Clk             ;
; IRload       ; Clk        ; 6.888  ; 6.888  ; Rise       ; Clk             ;
; JMPmux       ; Clk        ; 7.728  ; 7.728  ; Rise       ; Clk             ;
; MemWr        ; Clk        ; 7.122  ; 7.122  ; Rise       ; Clk             ;
; Meminst      ; Clk        ; 7.568  ; 7.568  ; Rise       ; Clk             ;
; PCload       ; Clk        ; 11.867 ; 11.867 ; Rise       ; Clk             ;
; Sub          ; Clk        ; 6.888  ; 6.888  ; Rise       ; Clk             ;
; stateOut[*]  ; Clk        ; 7.276  ; 7.276  ; Rise       ; Clk             ;
;  stateOut[0] ; Clk        ; 8.032  ; 8.032  ; Rise       ; Clk             ;
;  stateOut[1] ; Clk        ; 7.387  ; 7.387  ; Rise       ; Clk             ;
;  stateOut[2] ; Clk        ; 7.361  ; 7.361  ; Rise       ; Clk             ;
;  stateOut[3] ; Clk        ; 7.276  ; 7.276  ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; Aeq0       ; PCload      ; 13.924 ;    ;    ; 13.924 ;
; Apos       ; PCload      ; 14.632 ;    ;    ; 14.632 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; Aeq0       ; PCload      ; 13.924 ;    ;    ; 13.924 ;
; Apos       ; PCload      ; 14.632 ;    ;    ; 14.632 ;
+------------+-------------+--------+----+----+--------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 17       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 17       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Oct 13 17:54:16 2015
Info: Command: quartus_sta LAB2_CU -c LAB2_CU
Info: qsta_default_script.tcl version: #2
Info: Reading SDC File: 'LAB2_CU.sdc'
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Clk Clk
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.665
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.665        -3.886 Clk 
Info: Worst-case hold slack is 0.445
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.445         0.000 Clk 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Tue Oct 13 17:54:24 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01


