//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_52
.address_size 64

	// .globl	_Z6kernelPx
.global .align 8 .u64 device_int;
.global .align 4 .u32 device_int2;

.visible .entry _Z6kernelPx(
	.param .u64 _Z6kernelPx_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [_Z6kernelPx_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	ld.global.u32 	%r1, [device_int2];
	add.s32 	%r2, %r1, 1000;
	cvt.s64.s32 	%rd3, %r2;
	mov.u64 	%rd4, device_int;
	st.global.u64 	[device_int], %rd3;
	cvta.global.u64 	%rd5, %rd4;
	st.global.u64 	[%rd2], %rd5;
	ret;

}

