
---------- Begin Simulation Statistics ----------
final_tick                               1365514447360                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 823843                       # Simulator instruction rate (inst/s)
host_mem_usage                              135129964                       # Number of bytes of host memory used
host_op_rate                                   971309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16310.75                       # Real time elapsed on the host
host_tick_rate                               24981548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 13437503018                       # Number of instructions simulated
sim_ops                                   15842782393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.407468                       # Number of seconds simulated
sim_ticks                                407467893362                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                   7                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls                6396                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                   6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     22816686                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12596252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45656665                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.Branches                72080557                       # Number of branches fetched
system.switch_cpus00.committedInsts         338175338                       # Number of instructions committed
system.switch_cpus00.committedOps           393470188                       # Number of ops (including micro ops) committed
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus00.numCycles              977141230                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.num_busy_cycles        977141230                       # Number of busy cycles
system.switch_cpus00.num_cc_register_reads    129775698                       # number of times the CC registers were read
system.switch_cpus00.num_cc_register_writes    121051515                       # number of times the CC registers were written
system.switch_cpus00.num_conditional_control_insts     57461606                       # number of instructions that are conditional controls
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_func_calls          10827794                       # number of times a function call or return occured
system.switch_cpus00.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus00.num_int_alu_accesses    350574974                       # Number of integer alu accesses
system.switch_cpus00.num_int_insts          350574974                       # number of integer instructions
system.switch_cpus00.num_int_register_reads    497293528                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    288932305                       # number of times the integer registers were written
system.switch_cpus00.num_load_insts          76455049                       # Number of load instructions
system.switch_cpus00.num_mem_refs           134345655                       # number of memory refs
system.switch_cpus00.num_store_insts         57890606                       # Number of store instructions
system.switch_cpus00.num_vec_alu_accesses      6387650                       # Number of vector alu accesses
system.switch_cpus00.num_vec_insts            6387650                       # number of vector instructions
system.switch_cpus00.num_vec_register_reads      4258431                       # number of times the vector registers were read
system.switch_cpus00.num_vec_register_writes      2129219                       # number of times the vector registers were written
system.switch_cpus00.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       243753255     61.95%     61.95% # Class of executed instruction
system.switch_cpus00.op_class::IntMult       15371285      3.91%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdDiv              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAes              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAesMix            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       76455049     19.43%     85.29% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      57890606     14.71%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        393470195                       # Class of executed instruction
system.switch_cpus01.Branches                69515184                       # Number of branches fetched
system.switch_cpus01.committedInsts         308675526                       # Number of instructions committed
system.switch_cpus01.committedOps           351989701                       # Number of ops (including micro ops) committed
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.idle_fraction           0.001893                       # Percentage of idle cycles
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.not_idle_fraction       0.998107                       # Percentage of non-idle cycles
system.switch_cpus01.numCycles              977141229                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.num_busy_cycles     975291897.836083                       # Number of busy cycles
system.switch_cpus01.num_cc_register_reads    105676083                       # number of times the CC registers were read
system.switch_cpus01.num_cc_register_writes     95258589                       # number of times the CC registers were written
system.switch_cpus01.num_conditional_control_insts     56925191                       # number of instructions that are conditional controls
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_func_calls           6178970                       # number of times a function call or return occured
system.switch_cpus01.num_idle_cycles     1849331.163917                       # Number of idle cycles
system.switch_cpus01.num_int_alu_accesses    315471529                       # Number of integer alu accesses
system.switch_cpus01.num_int_insts          315471529                       # number of integer instructions
system.switch_cpus01.num_int_register_reads    408534845                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    257317129                       # number of times the integer registers were written
system.switch_cpus01.num_load_insts          75370843                       # Number of load instructions
system.switch_cpus01.num_mem_refs           136816154                       # number of memory refs
system.switch_cpus01.num_store_insts         61445311                       # Number of store instructions
system.switch_cpus01.num_vec_alu_accesses        19219                       # Number of vector alu accesses
system.switch_cpus01.num_vec_insts              19219                       # number of vector instructions
system.switch_cpus01.num_vec_register_reads        19102                       # number of times the vector registers were read
system.switch_cpus01.num_vec_register_writes          117                       # number of times the vector registers were written
system.switch_cpus01.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       213969312     60.79%     60.79% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        1208182      0.34%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdDiv              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAes              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAesMix            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       75370843     21.41%     82.54% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      61445311     17.46%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        351993648                       # Class of executed instruction
system.switch_cpus02.Branches                11192544                       # Number of branches fetched
system.switch_cpus02.committedInsts          56144023                       # Number of instructions committed
system.switch_cpus02.committedOps            67947976                       # Number of ops (including micro ops) committed
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.idle_fraction           0.000025                       # Percentage of idle cycles
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.not_idle_fraction       0.999975                       # Percentage of non-idle cycles
system.switch_cpus02.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.num_busy_cycles     228139752.085106                       # Number of busy cycles
system.switch_cpus02.num_cc_register_reads     19522779                       # number of times the CC registers were read
system.switch_cpus02.num_cc_register_writes     19253295                       # number of times the CC registers were written
system.switch_cpus02.num_conditional_control_insts      9783233                       # number of instructions that are conditional controls
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_func_calls            998163                       # number of times a function call or return occured
system.switch_cpus02.num_idle_cycles      5764.914894                       # Number of idle cycles
system.switch_cpus02.num_int_alu_accesses     61764049                       # Number of integer alu accesses
system.switch_cpus02.num_int_insts           61764049                       # number of integer instructions
system.switch_cpus02.num_int_register_reads     87476974                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     49443170                       # number of times the integer registers were written
system.switch_cpus02.num_load_insts          14967962                       # Number of load instructions
system.switch_cpus02.num_mem_refs            26231610                       # number of memory refs
system.switch_cpus02.num_store_insts         11263648                       # Number of store instructions
system.switch_cpus02.num_vec_alu_accesses      2278620                       # Number of vector alu accesses
system.switch_cpus02.num_vec_insts            2278620                       # number of vector instructions
system.switch_cpus02.num_vec_register_reads      1519080                       # number of times the vector registers were read
system.switch_cpus02.num_vec_register_writes       759540                       # number of times the vector registers were written
system.switch_cpus02.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        39968474     58.82%     58.82% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1747195      2.57%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv             836      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMisc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdDiv              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAes              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAesMix            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma3            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdPredAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       14967962     22.03%     83.42% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      11263648     16.58%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         67948115                       # Class of executed instruction
system.switch_cpus03.Branches                11259453                       # Number of branches fetched
system.switch_cpus03.committedInsts          56341204                       # Number of instructions committed
system.switch_cpus03.committedOps            68115121                       # Number of ops (including micro ops) committed
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.idle_fraction           0.000034                       # Percentage of idle cycles
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.not_idle_fraction       0.999966                       # Percentage of non-idle cycles
system.switch_cpus03.numCycles              228145498                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.num_busy_cycles     228137821.968724                       # Number of busy cycles
system.switch_cpus03.num_cc_register_reads     19606239                       # number of times the CC registers were read
system.switch_cpus03.num_cc_register_writes     19319862                       # number of times the CC registers were written
system.switch_cpus03.num_conditional_control_insts      9823120                       # number of instructions that are conditional controls
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_func_calls           1000904                       # number of times a function call or return occured
system.switch_cpus03.num_idle_cycles      7676.031276                       # Number of idle cycles
system.switch_cpus03.num_int_alu_accesses     61893915                       # Number of integer alu accesses
system.switch_cpus03.num_int_insts           61893915                       # number of integer instructions
system.switch_cpus03.num_int_register_reads     87561075                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     49576850                       # number of times the integer registers were written
system.switch_cpus03.num_load_insts          14934928                       # Number of load instructions
system.switch_cpus03.num_mem_refs            26201130                       # number of memory refs
system.switch_cpus03.num_store_insts         11266202                       # Number of store instructions
system.switch_cpus03.num_vec_alu_accesses      2249316                       # Number of vector alu accesses
system.switch_cpus03.num_vec_insts            2249316                       # number of vector instructions
system.switch_cpus03.num_vec_register_reads      1499544                       # number of times the vector registers were read
system.switch_cpus03.num_vec_register_writes       749772                       # number of times the vector registers were written
system.switch_cpus03.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        40185679     59.00%     59.00% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        1727581      2.54%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv             888      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdDiv              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdAes              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdAesMix            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma3            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::SimdPredAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       14934928     21.93%     83.46% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      11266202     16.54%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         68115278                       # Class of executed instruction
system.switch_cpus04.Branches                11281296                       # Number of branches fetched
system.switch_cpus04.committedInsts          56450856                       # Number of instructions committed
system.switch_cpus04.committedOps            68239981                       # Number of ops (including micro ops) committed
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.idle_fraction           0.000026                       # Percentage of idle cycles
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.not_idle_fraction       0.999974                       # Percentage of non-idle cycles
system.switch_cpus04.numCycles              228145496                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.num_busy_cycles     228139642.945668                       # Number of busy cycles
system.switch_cpus04.num_cc_register_reads     19638090                       # number of times the CC registers were read
system.switch_cpus04.num_cc_register_writes     19350795                       # number of times the CC registers were written
system.switch_cpus04.num_conditional_control_insts      9838682                       # number of instructions that are conditional controls
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_func_calls           1002704                       # number of times a function call or return occured
system.switch_cpus04.num_idle_cycles      5853.054332                       # Number of idle cycles
system.switch_cpus04.num_int_alu_accesses     62006776                       # Number of integer alu accesses
system.switch_cpus04.num_int_insts           62006776                       # number of integer instructions
system.switch_cpus04.num_int_register_reads     87709631                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     49669694                       # number of times the integer registers were written
system.switch_cpus04.num_load_insts          14952158                       # Number of load instructions
system.switch_cpus04.num_mem_refs            26242351                       # number of memory refs
system.switch_cpus04.num_store_insts         11290193                       # Number of store instructions
system.switch_cpus04.num_vec_alu_accesses      2250759                       # Number of vector alu accesses
system.switch_cpus04.num_vec_insts            2250759                       # number of vector instructions
system.switch_cpus04.num_vec_register_reads      1500506                       # number of times the vector registers were read
system.switch_cpus04.num_vec_register_writes       750253                       # number of times the vector registers were written
system.switch_cpus04.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        40272952     59.02%     59.02% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        1723887      2.53%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv             930      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatMisc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdDiv              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdAes              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdAesMix            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash2            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash2            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma2            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma3            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::SimdPredAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       14952158     21.91%     83.46% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      11290193     16.54%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         68240120                       # Class of executed instruction
system.switch_cpus05.Branches                11252684                       # Number of branches fetched
system.switch_cpus05.committedInsts          56303021                       # Number of instructions committed
system.switch_cpus05.committedOps            68077755                       # Number of ops (including micro ops) committed
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.idle_fraction           0.000024                       # Percentage of idle cycles
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.not_idle_fraction       0.999976                       # Percentage of non-idle cycles
system.switch_cpus05.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.num_busy_cycles     228139952.340426                       # Number of busy cycles
system.switch_cpus05.num_cc_register_reads     19595217                       # number of times the CC registers were read
system.switch_cpus05.num_cc_register_writes     19312212                       # number of times the CC registers were written
system.switch_cpus05.num_conditional_control_insts      9820104                       # number of instructions that are conditional controls
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_func_calls           1000702                       # number of times a function call or return occured
system.switch_cpus05.num_idle_cycles      5564.659574                       # Number of idle cycles
system.switch_cpus05.num_int_alu_accesses     61861986                       # Number of integer alu accesses
system.switch_cpus05.num_int_insts           61861986                       # number of integer instructions
system.switch_cpus05.num_int_register_reads     87523360                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     49549449                       # number of times the integer registers were written
system.switch_cpus05.num_load_insts          14933995                       # Number of load instructions
system.switch_cpus05.num_mem_refs            26192188                       # number of memory refs
system.switch_cpus05.num_store_insts         11258193                       # Number of store instructions
system.switch_cpus05.num_vec_alu_accesses      2250303                       # Number of vector alu accesses
system.switch_cpus05.num_vec_insts            2250303                       # number of vector instructions
system.switch_cpus05.num_vec_register_reads      1500202                       # number of times the vector registers were read
system.switch_cpus05.num_vec_register_writes       750101                       # number of times the vector registers were written
system.switch_cpus05.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        40153047     58.98%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        1731759      2.54%     61.52% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv             890      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdDiv              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdAes              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdAesMix            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma3            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::SimdPredAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       14933995     21.94%     83.46% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      11258193     16.54%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         68077884                       # Class of executed instruction
system.switch_cpus06.Branches                11250174                       # Number of branches fetched
system.switch_cpus06.committedInsts          56365568                       # Number of instructions committed
system.switch_cpus06.committedOps            68143909                       # Number of ops (including micro ops) committed
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.idle_fraction           0.000027                       # Percentage of idle cycles
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.not_idle_fraction       0.999973                       # Percentage of non-idle cycles
system.switch_cpus06.numCycles              228145516                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.num_busy_cycles     228139432.634405                       # Number of busy cycles
system.switch_cpus06.num_cc_register_reads     19596486                       # number of times the CC registers were read
system.switch_cpus06.num_cc_register_writes     19310334                       # number of times the CC registers were written
system.switch_cpus06.num_conditional_control_insts      9813423                       # number of instructions that are conditional controls
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_func_calls            999726                       # number of times a function call or return occured
system.switch_cpus06.num_idle_cycles      6083.365595                       # Number of idle cycles
system.switch_cpus06.num_int_alu_accesses     61923793                       # Number of integer alu accesses
system.switch_cpus06.num_int_insts           61923793                       # number of integer instructions
system.switch_cpus06.num_int_register_reads     87620807                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     49596155                       # number of times the integer registers were written
system.switch_cpus06.num_load_insts          14947986                       # Number of load instructions
system.switch_cpus06.num_mem_refs            26233548                       # number of memory refs
system.switch_cpus06.num_store_insts         11285562                       # Number of store instructions
system.switch_cpus06.num_vec_alu_accesses      2257134                       # Number of vector alu accesses
system.switch_cpus06.num_vec_insts            2257134                       # number of vector instructions
system.switch_cpus06.num_vec_register_reads      1504756                       # number of times the vector registers were read
system.switch_cpus06.num_vec_register_writes       752378                       # number of times the vector registers were written
system.switch_cpus06.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        40186879     58.97%     58.97% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        1722687      2.53%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv             964      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdDiv              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAes              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       14947986     21.94%     83.44% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      11285562     16.56%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         68144078                       # Class of executed instruction
system.switch_cpus07.Branches                11201887                       # Number of branches fetched
system.switch_cpus07.committedInsts          56149745                       # Number of instructions committed
system.switch_cpus07.committedOps            67919375                       # Number of ops (including micro ops) committed
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.idle_fraction           0.000039                       # Percentage of idle cycles
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.not_idle_fraction       0.999961                       # Percentage of non-idle cycles
system.switch_cpus07.numCycles              228145497                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.num_busy_cycles     228136677.949821                       # Number of busy cycles
system.switch_cpus07.num_cc_register_reads     19523778                       # number of times the CC registers were read
system.switch_cpus07.num_cc_register_writes     19248243                       # number of times the CC registers were written
system.switch_cpus07.num_conditional_control_insts      9782162                       # number of instructions that are conditional controls
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_func_calls            997175                       # number of times a function call or return occured
system.switch_cpus07.num_idle_cycles      8819.050179                       # Number of idle cycles
system.switch_cpus07.num_int_alu_accesses     61729080                       # Number of integer alu accesses
system.switch_cpus07.num_int_insts           61729080                       # number of integer instructions
system.switch_cpus07.num_int_register_reads     87386643                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     49428905                       # number of times the integer registers were written
system.switch_cpus07.num_load_insts          14931236                       # Number of load instructions
system.switch_cpus07.num_mem_refs            26182900                       # number of memory refs
system.switch_cpus07.num_store_insts         11251664                       # Number of store instructions
system.switch_cpus07.num_vec_alu_accesses      2263458                       # Number of vector alu accesses
system.switch_cpus07.num_vec_insts            2263458                       # number of vector instructions
system.switch_cpus07.num_vec_register_reads      1508972                       # number of times the vector registers were read
system.switch_cpus07.num_vec_register_writes       754486                       # number of times the vector registers were written
system.switch_cpus07.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        40002343     58.90%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        1733389      2.55%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv             888      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdDiv              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdAes              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdAesMix            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma3            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::SimdPredAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       14931236     21.98%     83.43% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      11251664     16.57%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         67919520                       # Class of executed instruction
system.switch_cpus08.Branches                11218348                       # Number of branches fetched
system.switch_cpus08.committedInsts          56245687                       # Number of instructions committed
system.switch_cpus08.committedOps            68000195                       # Number of ops (including micro ops) committed
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.idle_fraction           0.000030                       # Percentage of idle cycles
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.not_idle_fraction       0.999970                       # Percentage of non-idle cycles
system.switch_cpus08.numCycles              228145497                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.num_busy_cycles     228138575.853910                       # Number of busy cycles
system.switch_cpus08.num_cc_register_reads     19541778                       # number of times the CC registers were read
system.switch_cpus08.num_cc_register_writes     19261668                       # number of times the CC registers were written
system.switch_cpus08.num_conditional_control_insts      9787472                       # number of instructions that are conditional controls
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_func_calls            996252                       # number of times a function call or return occured
system.switch_cpus08.num_idle_cycles      6921.146090                       # Number of idle cycles
system.switch_cpus08.num_int_alu_accesses     61797014                       # Number of integer alu accesses
system.switch_cpus08.num_int_insts           61797014                       # number of integer instructions
system.switch_cpus08.num_int_register_reads     87458749                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     49492137                       # number of times the integer registers were written
system.switch_cpus08.num_load_insts          14930243                       # Number of load instructions
system.switch_cpus08.num_mem_refs            26195523                       # number of memory refs
system.switch_cpus08.num_store_insts         11265280                       # Number of store instructions
system.switch_cpus08.num_vec_alu_accesses      2257620                       # Number of vector alu accesses
system.switch_cpus08.num_vec_insts            2257620                       # number of vector instructions
system.switch_cpus08.num_vec_register_reads      1505080                       # number of times the vector registers were read
system.switch_cpus08.num_vec_register_writes       752540                       # number of times the vector registers were written
system.switch_cpus08.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        40081966     58.94%     58.94% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        1721917      2.53%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv             960      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdDiv              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAes              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       14930243     21.96%     83.43% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      11265280     16.57%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         68000366                       # Class of executed instruction
system.switch_cpus09.Branches                11204217                       # Number of branches fetched
system.switch_cpus09.committedInsts          56163319                       # Number of instructions committed
system.switch_cpus09.committedOps            67920290                       # Number of ops (including micro ops) committed
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.idle_fraction           0.000020                       # Percentage of idle cycles
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.not_idle_fraction       0.999980                       # Percentage of non-idle cycles
system.switch_cpus09.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.num_busy_cycles     228140997.743001                       # Number of busy cycles
system.switch_cpus09.num_cc_register_reads     19525017                       # number of times the CC registers were read
system.switch_cpus09.num_cc_register_writes     19249527                       # number of times the CC registers were written
system.switch_cpus09.num_conditional_control_insts      9782551                       # number of instructions that are conditional controls
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_func_calls            995908                       # number of times a function call or return occured
system.switch_cpus09.num_idle_cycles      4519.256999                       # Number of idle cycles
system.switch_cpus09.num_int_alu_accesses     61727242                       # Number of integer alu accesses
system.switch_cpus09.num_int_insts           61727242                       # number of integer instructions
system.switch_cpus09.num_int_register_reads     87380021                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     49433794                       # number of times the integer registers were written
system.switch_cpus09.num_load_insts          14929867                       # Number of load instructions
system.switch_cpus09.num_mem_refs            26176040                       # number of memory refs
system.switch_cpus09.num_store_insts         11246173                       # Number of store instructions
system.switch_cpus09.num_vec_alu_accesses      2260002                       # Number of vector alu accesses
system.switch_cpus09.num_vec_insts            2260002                       # number of vector instructions
system.switch_cpus09.num_vec_register_reads      1506668                       # number of times the vector registers were read
system.switch_cpus09.num_vec_register_writes       753334                       # number of times the vector registers were written
system.switch_cpus09.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        40010057     58.91%     58.91% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        1733437      2.55%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv             904      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatMisc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdDiv              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdAes              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdAesMix            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma3            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::SimdPredAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       14929867     21.98%     83.44% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      11246173     16.56%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total         67920438                       # Class of executed instruction
system.switch_cpus10.Branches                11143863                       # Number of branches fetched
system.switch_cpus10.committedInsts          55911694                       # Number of instructions committed
system.switch_cpus10.committedOps            67658794                       # Number of ops (including micro ops) committed
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.idle_fraction           0.000026                       # Percentage of idle cycles
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.not_idle_fraction       0.999974                       # Percentage of non-idle cycles
system.switch_cpus10.numCycles              228145467                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.num_busy_cycles     228139546.618319                       # Number of busy cycles
system.switch_cpus10.num_cc_register_reads     19444296                       # number of times the CC registers were read
system.switch_cpus10.num_cc_register_writes     19178463                       # number of times the CC registers were written
system.switch_cpus10.num_conditional_control_insts      9745590                       # number of instructions that are conditional controls
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_func_calls            991705                       # number of times a function call or return occured
system.switch_cpus10.num_idle_cycles      5920.381681                       # Number of idle cycles
system.switch_cpus10.num_int_alu_accesses     61499159                       # Number of integer alu accesses
system.switch_cpus10.num_int_insts           61499159                       # number of integer instructions
system.switch_cpus10.num_int_register_reads     87121493                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     49234791                       # number of times the integer registers were written
system.switch_cpus10.num_load_insts          14922731                       # Number of load instructions
system.switch_cpus10.num_mem_refs            26128209                       # number of memory refs
system.switch_cpus10.num_store_insts         11205478                       # Number of store instructions
system.switch_cpus10.num_vec_alu_accesses      2271585                       # Number of vector alu accesses
system.switch_cpus10.num_vec_insts            2271585                       # number of vector instructions
system.switch_cpus10.num_vec_register_reads      1514390                       # number of times the vector registers were read
system.switch_cpus10.num_vec_register_writes       757195                       # number of times the vector registers were written
system.switch_cpus10.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        39778279     58.79%     58.79% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        1751629      2.59%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv             834      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatMisc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdDiv              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAes              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAesMix            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash2            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash2            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma2            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma3            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdPredAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       14922731     22.06%     83.44% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      11205478     16.56%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         67658951                       # Class of executed instruction
system.switch_cpus11.Branches                11211188                       # Number of branches fetched
system.switch_cpus11.committedInsts          56178437                       # Number of instructions committed
system.switch_cpus11.committedOps            67926504                       # Number of ops (including micro ops) committed
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.idle_fraction           0.000022                       # Percentage of idle cycles
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.not_idle_fraction       0.999978                       # Percentage of non-idle cycles
system.switch_cpus11.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.num_busy_cycles     228140462.335386                       # Number of busy cycles
system.switch_cpus11.num_cc_register_reads     19528605                       # number of times the CC registers were read
system.switch_cpus11.num_cc_register_writes     19250826                       # number of times the CC registers were written
system.switch_cpus11.num_conditional_control_insts      9785402                       # number of instructions that are conditional controls
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_func_calls            995874                       # number of times a function call or return occured
system.switch_cpus11.num_idle_cycles      5054.664614                       # Number of idle cycles
system.switch_cpus11.num_int_alu_accesses     61730025                       # Number of integer alu accesses
system.switch_cpus11.num_int_insts           61730025                       # number of integer instructions
system.switch_cpus11.num_int_register_reads     87367203                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     49437723                       # number of times the integer registers were written
system.switch_cpus11.num_load_insts          14921043                       # Number of load instructions
system.switch_cpus11.num_mem_refs            26165285                       # number of memory refs
system.switch_cpus11.num_store_insts         11244242                       # Number of store instructions
system.switch_cpus11.num_vec_alu_accesses      2254998                       # Number of vector alu accesses
system.switch_cpus11.num_vec_insts            2254998                       # number of vector instructions
system.switch_cpus11.num_vec_register_reads      1503332                       # number of times the vector registers were read
system.switch_cpus11.num_vec_register_writes       751666                       # number of times the vector registers were written
system.switch_cpus11.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        40030875     58.93%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        1729572      2.55%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv             928      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdDiv              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAes              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       14921043     21.97%     83.45% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      11244242     16.55%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         67926660                       # Class of executed instruction
system.switch_cpus12.Branches                11238467                       # Number of branches fetched
system.switch_cpus12.committedInsts          56308525                       # Number of instructions committed
system.switch_cpus12.committedOps            68083455                       # Number of ops (including micro ops) committed
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.idle_fraction           0.000037                       # Percentage of idle cycles
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.not_idle_fraction       0.999963                       # Percentage of non-idle cycles
system.switch_cpus12.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.num_busy_cycles     228137068.802352                       # Number of busy cycles
system.switch_cpus12.num_cc_register_reads     19569942                       # number of times the CC registers were read
system.switch_cpus12.num_cc_register_writes     19287327                       # number of times the CC registers were written
system.switch_cpus12.num_conditional_control_insts      9802938                       # number of instructions that are conditional controls
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_func_calls            999744                       # number of times a function call or return occured
system.switch_cpus12.num_idle_cycles      8448.197648                       # Number of idle cycles
system.switch_cpus12.num_int_alu_accesses     61872645                       # Number of integer alu accesses
system.switch_cpus12.num_int_insts           61872645                       # number of integer instructions
system.switch_cpus12.num_int_register_reads     87546741                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     49551627                       # number of times the integer registers were written
system.switch_cpus12.num_load_insts          14933770                       # Number of load instructions
system.switch_cpus12.num_mem_refs            26214455                       # number of memory refs
system.switch_cpus12.num_store_insts         11280685                       # Number of store instructions
system.switch_cpus12.num_vec_alu_accesses      2256336                       # Number of vector alu accesses
system.switch_cpus12.num_vec_insts            2256336                       # number of vector instructions
system.switch_cpus12.num_vec_register_reads      1504224                       # number of times the vector registers were read
system.switch_cpus12.num_vec_register_writes       752112                       # number of times the vector registers were written
system.switch_cpus12.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        40149072     58.97%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        1719153      2.53%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv             940      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdDiv              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAes              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       14933770     21.93%     83.43% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      11280685     16.57%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total         68083620                       # Class of executed instruction
system.switch_cpus13.Branches                11251241                       # Number of branches fetched
system.switch_cpus13.committedInsts          56305916                       # Number of instructions committed
system.switch_cpus13.committedOps            68097703                       # Number of ops (including micro ops) committed
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.idle_fraction           0.000018                       # Percentage of idle cycles
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.not_idle_fraction       0.999982                       # Percentage of non-idle cycles
system.switch_cpus13.numCycles              228145516                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.num_busy_cycles     228141520.928909                       # Number of busy cycles
system.switch_cpus13.num_cc_register_reads     19596858                       # number of times the CC registers were read
system.switch_cpus13.num_cc_register_writes     19312818                       # number of times the CC registers were written
system.switch_cpus13.num_conditional_control_insts      9819442                       # number of instructions that are conditional controls
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_func_calls           1002430                       # number of times a function call or return occured
system.switch_cpus13.num_idle_cycles      3995.071091                       # Number of idle cycles
system.switch_cpus13.num_int_alu_accesses     61883473                       # Number of integer alu accesses
system.switch_cpus13.num_int_insts           61883473                       # number of integer instructions
system.switch_cpus13.num_int_register_reads     87559342                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     49559796                       # number of times the integer registers were written
system.switch_cpus13.num_load_insts          14938569                       # Number of load instructions
system.switch_cpus13.num_mem_refs            26209394                       # number of memory refs
system.switch_cpus13.num_store_insts         11270825                       # Number of store instructions
system.switch_cpus13.num_vec_alu_accesses      2255340                       # Number of vector alu accesses
system.switch_cpus13.num_vec_insts            2255340                       # number of vector instructions
system.switch_cpus13.num_vec_register_reads      1503560                       # number of times the vector registers were read
system.switch_cpus13.num_vec_register_writes       751780                       # number of times the vector registers were written
system.switch_cpus13.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        40157420     58.97%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        1730205      2.54%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv             852      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAes              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAesMix            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma3            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdPredAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       14938569     21.94%     83.45% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      11270825     16.55%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         68097871                       # Class of executed instruction
system.switch_cpus14.Branches                11190428                       # Number of branches fetched
system.switch_cpus14.committedInsts          56123700                       # Number of instructions committed
system.switch_cpus14.committedOps            67879810                       # Number of ops (including micro ops) committed
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.idle_fraction           0.000024                       # Percentage of idle cycles
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.not_idle_fraction       0.999976                       # Percentage of non-idle cycles
system.switch_cpus14.numCycles              228145508                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.num_busy_cycles     228139935.684430                       # Number of busy cycles
system.switch_cpus14.num_cc_register_reads     19503528                       # number of times the CC registers were read
system.switch_cpus14.num_cc_register_writes     19230432                       # number of times the CC registers were written
system.switch_cpus14.num_conditional_control_insts      9772733                       # number of instructions that are conditional controls
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_func_calls            994697                       # number of times a function call or return occured
system.switch_cpus14.num_idle_cycles      5572.315570                       # Number of idle cycles
system.switch_cpus14.num_int_alu_accesses     61694020                       # Number of integer alu accesses
system.switch_cpus14.num_int_insts           61694020                       # number of integer instructions
system.switch_cpus14.num_int_register_reads     87348694                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     49399709                       # number of times the integer registers were written
system.switch_cpus14.num_load_insts          14933386                       # Number of load instructions
system.switch_cpus14.num_mem_refs            26177751                       # number of memory refs
system.switch_cpus14.num_store_insts         11244365                       # Number of store instructions
system.switch_cpus14.num_vec_alu_accesses      2264626                       # Number of vector alu accesses
system.switch_cpus14.num_vec_insts            2264626                       # number of vector instructions
system.switch_cpus14.num_vec_register_reads      1509751                       # number of times the vector registers were read
system.switch_cpus14.num_vec_register_writes       754876                       # number of times the vector registers were written
system.switch_cpus14.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        39965769     58.88%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        1735551      2.56%     61.43% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv             924      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatMisc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdDiv              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdAes              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdAesMix            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma3            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::SimdPredAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       14933386     22.00%     83.43% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      11244365     16.57%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         67879995                       # Class of executed instruction
system.switch_cpus15.Branches                11227579                       # Number of branches fetched
system.switch_cpus15.committedInsts          56192789                       # Number of instructions committed
system.switch_cpus15.committedOps            67980643                       # Number of ops (including micro ops) committed
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.idle_fraction           0.000035                       # Percentage of idle cycles
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.not_idle_fraction       0.999965                       # Percentage of non-idle cycles
system.switch_cpus15.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.num_busy_cycles     228137499.322508                       # Number of busy cycles
system.switch_cpus15.num_cc_register_reads     19557081                       # number of times the CC registers were read
system.switch_cpus15.num_cc_register_writes     19280772                       # number of times the CC registers were written
system.switch_cpus15.num_conditional_control_insts      9805056                       # number of instructions that are conditional controls
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_func_calls           1001174                       # number of times a function call or return occured
system.switch_cpus15.num_idle_cycles      8017.677492                       # Number of idle cycles
system.switch_cpus15.num_int_alu_accesses     61782947                       # Number of integer alu accesses
system.switch_cpus15.num_int_insts           61782947                       # number of integer instructions
system.switch_cpus15.num_int_register_reads     87436917                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     49473030                       # number of times the integer registers were written
system.switch_cpus15.num_load_insts          14930985                       # Number of load instructions
system.switch_cpus15.num_mem_refs            26182022                       # number of memory refs
system.switch_cpus15.num_store_insts         11251037                       # Number of store instructions
system.switch_cpus15.num_vec_alu_accesses      2257896                       # Number of vector alu accesses
system.switch_cpus15.num_vec_insts            2257896                       # number of vector instructions
system.switch_cpus15.num_vec_register_reads      1505264                       # number of times the vector registers were read
system.switch_cpus15.num_vec_register_writes       752632                       # number of times the vector registers were written
system.switch_cpus15.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        40060464     58.93%     58.93% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        1737470      2.56%     61.48% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv             812      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatMisc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdDiv              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdAes              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdAesMix            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma3            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::SimdPredAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       14930985     21.96%     83.45% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      11251037     16.55%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         67980768                       # Class of executed instruction
system.switch_cpus16.Branches                11154832                       # Number of branches fetched
system.switch_cpus16.committedInsts          56030037                       # Number of instructions committed
system.switch_cpus16.committedOps            67800436                       # Number of ops (including micro ops) committed
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.idle_fraction           0.000014                       # Percentage of idle cycles
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.not_idle_fraction       0.999986                       # Percentage of non-idle cycles
system.switch_cpus16.numCycles              228145505                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.num_busy_cycles     228142261.962657                       # Number of busy cycles
system.switch_cpus16.num_cc_register_reads     19461312                       # number of times the CC registers were read
system.switch_cpus16.num_cc_register_writes     19195683                       # number of times the CC registers were written
system.switch_cpus16.num_conditional_control_insts      9750372                       # number of instructions that are conditional controls
system.switch_cpus16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus16.num_fp_insts                   0                       # number of float instructions
system.switch_cpus16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus16.num_func_calls            992864                       # number of times a function call or return occured
system.switch_cpus16.num_idle_cycles      3243.037343                       # Number of idle cycles
system.switch_cpus16.num_int_alu_accesses     61632675                       # Number of integer alu accesses
system.switch_cpus16.num_int_insts           61632675                       # number of integer instructions
system.switch_cpus16.num_int_register_reads     87314374                       # number of times the integer registers were read
system.switch_cpus16.num_int_register_writes     49334911                       # number of times the integer registers were written
system.switch_cpus16.num_load_insts          14951950                       # Number of load instructions
system.switch_cpus16.num_mem_refs            26198704                       # number of memory refs
system.switch_cpus16.num_store_insts         11246754                       # Number of store instructions
system.switch_cpus16.num_vec_alu_accesses      2280561                       # Number of vector alu accesses
system.switch_cpus16.num_vec_insts            2280561                       # number of vector instructions
system.switch_cpus16.num_vec_register_reads      1520374                       # number of times the vector registers were read
system.switch_cpus16.num_vec_register_writes       760187                       # number of times the vector registers were written
system.switch_cpus16.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus16.op_class::IntAlu        39857406     58.79%     58.79% # Class of executed instruction
system.switch_cpus16.op_class::IntMult        1743571      2.57%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::IntDiv             910      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatAdd             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatCmp             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatCvt             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatMult            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatMultAcc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatDiv             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatMisc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::FloatSqrt            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdAdd              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdAddAcc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdAlu              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdCmp              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdCvt              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdMisc             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdMult             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdMultAcc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdShift            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdShiftAcc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdDiv              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdSqrt             0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAdd            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAlu            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCmp            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCvt            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatDiv            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMisc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMult            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMultAcc            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatSqrt            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAdd            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAlu            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceCmp            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceAdd            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceCmp            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdAes              0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdAesMix            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash2            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash2            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma2            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma3            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::SimdPredAlu            0      0.00%     61.36% # Class of executed instruction
system.switch_cpus16.op_class::MemRead       14951950     22.05%     83.41% # Class of executed instruction
system.switch_cpus16.op_class::MemWrite      11246754     16.59%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::total         67800591                       # Class of executed instruction
system.switch_cpus17.Branches                11206298                       # Number of branches fetched
system.switch_cpus17.committedInsts          56131445                       # Number of instructions committed
system.switch_cpus17.committedOps            67894068                       # Number of ops (including micro ops) committed
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.idle_fraction           0.000020                       # Percentage of idle cycles
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.not_idle_fraction       0.999980                       # Percentage of non-idle cycles
system.switch_cpus17.numCycles              228145517                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.num_busy_cycles     228140893.577828                       # Number of busy cycles
system.switch_cpus17.num_cc_register_reads     19527048                       # number of times the CC registers were read
system.switch_cpus17.num_cc_register_writes     19249896                       # number of times the CC registers were written
system.switch_cpus17.num_conditional_control_insts      9785568                       # number of instructions that are conditional controls
system.switch_cpus17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus17.num_fp_insts                   0                       # number of float instructions
system.switch_cpus17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus17.num_func_calls            997610                       # number of times a function call or return occured
system.switch_cpus17.num_idle_cycles      4623.422172                       # Number of idle cycles
system.switch_cpus17.num_int_alu_accesses     61702963                       # Number of integer alu accesses
system.switch_cpus17.num_int_insts           61702963                       # number of integer instructions
system.switch_cpus17.num_int_register_reads     87335824                       # number of times the integer registers were read
system.switch_cpus17.num_int_register_writes     49410605                       # number of times the integer registers were written
system.switch_cpus17.num_load_insts          14918481                       # Number of load instructions
system.switch_cpus17.num_mem_refs            26158345                       # number of memory refs
system.switch_cpus17.num_store_insts         11239864                       # Number of store instructions
system.switch_cpus17.num_vec_alu_accesses      2257689                       # Number of vector alu accesses
system.switch_cpus17.num_vec_insts            2257689                       # number of vector instructions
system.switch_cpus17.num_vec_register_reads      1505126                       # number of times the vector registers were read
system.switch_cpus17.num_vec_register_writes       752563                       # number of times the vector registers were written
system.switch_cpus17.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus17.op_class::IntAlu        40001064     58.92%     58.92% # Class of executed instruction
system.switch_cpus17.op_class::IntMult        1733934      2.55%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::IntDiv             866      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatAdd             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatCmp             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatCvt             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatMult            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatMultAcc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatDiv             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatMisc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::FloatSqrt            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdAdd              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdAddAcc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdAlu              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdCmp              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdCvt              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdMisc             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdMult             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdMultAcc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdShift            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdShiftAcc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdDiv              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdSqrt             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAdd            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAlu            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCmp            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCvt            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatDiv            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMisc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMult            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMultAcc            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatSqrt            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAdd            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAlu            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceCmp            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceAdd            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceCmp            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdAes              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdAesMix            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash2            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash2            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma2            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma3            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::SimdPredAlu            0      0.00%     61.47% # Class of executed instruction
system.switch_cpus17.op_class::MemRead       14918481     21.97%     83.45% # Class of executed instruction
system.switch_cpus17.op_class::MemWrite      11239864     16.55%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::total         67894209                       # Class of executed instruction
system.switch_cpus18.Branches                66874211                       # Number of branches fetched
system.switch_cpus18.committedInsts         335260009                       # Number of instructions committed
system.switch_cpus18.committedOps           396272871                       # Number of ops (including micro ops) committed
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus18.numCycles              977141230                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.num_busy_cycles        977141230                       # Number of busy cycles
system.switch_cpus18.num_cc_register_reads    114946563                       # number of times the CC registers were read
system.switch_cpus18.num_cc_register_writes    108126834                       # number of times the CC registers were written
system.switch_cpus18.num_conditional_control_insts     52026943                       # number of instructions that are conditional controls
system.switch_cpus18.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus18.num_fp_insts                   0                       # number of float instructions
system.switch_cpus18.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus18.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus18.num_func_calls          11389837                       # number of times a function call or return occured
system.switch_cpus18.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus18.num_int_alu_accesses    357531018                       # Number of integer alu accesses
system.switch_cpus18.num_int_insts          357531018                       # number of integer instructions
system.switch_cpus18.num_int_register_reads    514532416                       # number of times the integer registers were read
system.switch_cpus18.num_int_register_writes    288422662                       # number of times the integer registers were written
system.switch_cpus18.num_load_insts          79577726                       # Number of load instructions
system.switch_cpus18.num_mem_refs           144093143                       # number of memory refs
system.switch_cpus18.num_store_insts         64515417                       # Number of store instructions
system.switch_cpus18.num_vec_alu_accesses     12727321                       # Number of vector alu accesses
system.switch_cpus18.num_vec_insts           12727321                       # number of vector instructions
system.switch_cpus18.num_vec_register_reads      8488825                       # number of times the vector registers were read
system.switch_cpus18.num_vec_register_writes      4250335                       # number of times the vector registers were written
system.switch_cpus18.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus18.op_class::IntAlu       238136978     60.09%     60.09% # Class of executed instruction
system.switch_cpus18.op_class::IntMult       14019078      3.54%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::IntDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatAdd             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatCmp             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatCvt             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatMult            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatDiv             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatMisc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::FloatSqrt            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdAdd              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdAddAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdAlu              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdCmp              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdCvt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus18.op_class::SimdMisc         23678      0.01%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdMult             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdShift            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdDiv              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdSqrt             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdAes              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdAesMix            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus18.op_class::MemRead       79577726     20.08%     83.72% # Class of executed instruction
system.switch_cpus18.op_class::MemWrite      64515417     16.28%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::total        396272877                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2664031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1327166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5246997                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1327166                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19871040                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5169184                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16802101                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           335181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         343588                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          577730                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         3672                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         3672                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3131881                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3131880                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19871054                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       409019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       565743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       974762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      1959565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      2107194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total      4066759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      1964425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      2107175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total      4071600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      1955627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      2113121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total      4068748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      1934233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      2160334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total      4094567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      1927359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      2154371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total      4081730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      1919163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      2162964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total      4082127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      2076936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      2021279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total      4098215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      2083437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      2022258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total      4105695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      2109128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      2038816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total      4147944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      1935877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      2152284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total      4088161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      1911883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      2150609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total      4062492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      1903412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      2141241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total      4044653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      2048617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      2066547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total      4115164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      2064880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      2000762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total      4065642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      2082429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      2017323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total      4099752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      1969049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      2117604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total      4086653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66354672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     20418944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     20609792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     41028736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     94641280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    108175232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    202816512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     95133952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    108548992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    203682944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     94370688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    108876544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    203247232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     93774976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    111351552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    205126528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     93192960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    110823936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    204016896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     92459008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    111433984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    203892992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    102651008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    102235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    204886144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    103302144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    102466688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    205768832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    105027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    103397888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    208425344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     94012288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    111031040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    205043328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     91968512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    110459264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    202427776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     91714688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    110196096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    201910784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    101455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    104861440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    206316928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    102369024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    100699008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    203068032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    103195904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    101679616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    204875520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port     95421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    109044352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    204465408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3311000448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          2886328                       # Total snoops (count)
system.membus.snoopTraffic                  295500544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23685380                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.881377                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.142708                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10251514     43.28%     43.28% # Request fanout histogram
system.membus.snoop_fanout::1                 2923377     12.34%     55.62% # Request fanout histogram
system.membus.snoop_fanout::2                 1312364      5.54%     61.17% # Request fanout histogram
system.membus.snoop_fanout::3                  990125      4.18%     65.35% # Request fanout histogram
system.membus.snoop_fanout::4                  837925      3.54%     68.88% # Request fanout histogram
system.membus.snoop_fanout::5                  695097      2.93%     71.82% # Request fanout histogram
system.membus.snoop_fanout::6                  560765      2.37%     74.19% # Request fanout histogram
system.membus.snoop_fanout::7                  447903      1.89%     76.08% # Request fanout histogram
system.membus.snoop_fanout::8                  374065      1.58%     77.66% # Request fanout histogram
system.membus.snoop_fanout::9                  365561      1.54%     79.20% # Request fanout histogram
system.membus.snoop_fanout::10                 439278      1.85%     81.05% # Request fanout histogram
system.membus.snoop_fanout::11                 629044      2.66%     83.71% # Request fanout histogram
system.membus.snoop_fanout::12                 862209      3.64%     87.35% # Request fanout histogram
system.membus.snoop_fanout::13                1013020      4.28%     91.63% # Request fanout histogram
system.membus.snoop_fanout::14                 995440      4.20%     95.83% # Request fanout histogram
system.membus.snoop_fanout::15                 763536      3.22%     99.05% # Request fanout histogram
system.membus.snoop_fanout::16                 224157      0.95%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total            23685380                       # Request fanout histogram
system.membus.respLayer19.occupancy       13383379131                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy             18828                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       13335370800                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy             18880                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       13410204206                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer35.occupancy       13563658174                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer31.occupancy       13448812259                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer55.occupancy       13309845767                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer39.occupancy       13399774349                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer63.occupancy       13381714950                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53003556006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         54620825216                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              13.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy       13482318128                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer59.occupancy       13429400358                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer27.occupancy       13442919960                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer23.occupancy       13374774119                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer43.occupancy       13329883301                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             3.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13342058376                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3866413859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13312834647                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer47.occupancy       13254114396                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             3.3                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               168                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   157249.144578                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  212601.981351                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4685                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       781038                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  958033502319                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13051679                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350981438                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     56123886                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      407105324                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350981438                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     56123886                       # number of overall hits
system.cpu14.icache.overall_hits::total     407105324                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::total          188                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst    350981626                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     56123886                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    407105512                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350981626                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     56123886                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    407105512                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350981438                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     56123886                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     407105324                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350981626                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     56123886                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    407105512                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         150.601505                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         407105512                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        2165454.851064                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   150.601505                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.241349                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.241349                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15877115156                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15877115156                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143042489                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     24226000                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      167268489                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143042489                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     24226000                       # number of overall hits
system.cpu14.dcache.overall_hits::total     167268489                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6767101                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      1432394                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      8199495                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6767101                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      1432394                       # number of overall misses
system.cpu14.dcache.overall_misses::total      8199495                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 117969382796                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 117969382796                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 117969382796                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 117969382796                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149809590                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     25658394                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    175467984                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149809590                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     25658394                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    175467984                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.045171                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.055826                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.046729                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.045171                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.055826                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.046729                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 82358.193902                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 14387.396150                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 82358.193902                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 14387.396150                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1911129                       # number of writebacks
system.cpu14.dcache.writebacks::total         1911129                       # number of writebacks
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      1432394                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      1432394                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      1432394                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      1432394                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 111566805064                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 111566805064                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 111566805064                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 111566805064                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.055826                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.008163                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.055826                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.008163                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 77888.349898                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 77888.349898                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 77888.349898                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 77888.349898                       # average overall mshr miss latency
system.cpu14.dcache.replacements              7908958                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76753164                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     13443556                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      90196720                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5946188                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      1230734                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      7176922                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 106412909056                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 106412909056                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82699352                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     14674290                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     97373642                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.071901                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.083870                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.073705                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 86462.963610                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 14827.095662                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      1230734                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      1230734                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 100930405694                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 100930405694                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.083870                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.012639                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 82008.302114                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 82008.302114                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66289325                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     10782444                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     77071769                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       820913                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       201660                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1022573                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  11556473740                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  11556473740                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67110238                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     10984104                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     78094342                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.012232                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.018359                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.013094                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 57306.722900                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 11301.367961                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       201660                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       201660                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  10636399370                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  10636399370                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.018359                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.002582                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 52744.219825                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 52744.219825                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3159192                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       257276                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3416468                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13277                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data         3940                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        17217                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data    116125720                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total    116125720                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3172469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       261216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      3433685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.015083                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.005014                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 29473.532995                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  6744.828948                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         3940                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         3940                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data     97779330                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total     97779330                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.015083                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.001147                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 24817.088832                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24817.088832                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3109321                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       245562                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3354883                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        56639                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        13838                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        70477                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    305134528                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    305134528                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3165960                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       259400                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3425360                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017890                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.053346                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.020575                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 22050.478971                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  4329.561814                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        13838                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        13838                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    241550339                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    241550339                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.053346                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.004040                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17455.581659                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17455.581659                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      4715040                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      4715040                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      4173562                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      4173562                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          49.167444                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         182327148                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         8156322                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           22.354089                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    31.003337                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    18.164106                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.484427                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.283814                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.768241                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       190483351                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      190483351                       # Number of data accesses
system.cpu15.numPwrStateTransitions               150                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   188032.864865                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  249059.045234                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4284                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       881255                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  958032639566                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     13914432                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350861883                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     56192915                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      407054798                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350861883                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     56192915                       # number of overall hits
system.cpu15.icache.overall_hits::total     407054798                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::total          188                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst    350862071                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     56192915                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    407054986                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350862071                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     56192915                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    407054986                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350861883                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     56192915                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     407054798                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350862071                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     56192915                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    407054986                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         150.687451                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         407054986                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        2165186.095745                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   150.687451                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.241486                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.241486                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15875144642                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15875144642                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143344421                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     24249996                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      167594417                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143344421                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     24249996                       # number of overall hits
system.cpu15.dcache.overall_hits::total     167594417                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6796486                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      1413238                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      8209724                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6796486                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      1413238                       # number of overall misses
system.cpu15.dcache.overall_misses::total      8209724                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 117690854310                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 117690854310                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 117690854310                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 117690854310                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    150140907                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     25663234                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    175804141                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    150140907                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     25663234                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    175804141                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.045267                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.055069                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.046698                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.045267                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.055069                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.046698                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 83277.448179                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 14335.543352                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 83277.448179                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 14335.543352                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1901441                       # number of writebacks
system.cpu15.dcache.writebacks::total         1901441                       # number of writebacks
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      1413238                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      1413238                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      1413238                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      1413238                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 111375805665                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 111375805665                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 111375805665                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 111375805665                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.055069                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.008039                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.055069                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.008039                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 78808.951971                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 78808.951971                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 78808.951971                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 78808.951971                       # average overall mshr miss latency
system.cpu15.dcache.replacements              7926636                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76972878                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     13453478                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      90426356                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5963809                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      1218579                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      7182388                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 106281954178                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 106281954178                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82936687                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     14672057                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     97608744                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.071908                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.083054                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.073583                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 87217.943341                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 14797.579047                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      1218579                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      1218579                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 100855250620                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 100855250620                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.083054                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.012484                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 82764.638665                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 82764.638665                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66371543                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     10796518                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     77168061                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       832677                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       194659                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1027336                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  11408900132                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  11408900132                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67204220                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     10991177                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     78195397                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.012390                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.017710                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013138                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 58609.671949                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 11105.324969                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       194659                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       194659                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  10520555045                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  10520555045                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.017710                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.002489                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 54046.075676                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 54046.075676                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3124580                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       257327                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3381907                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13712                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data         3407                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        17119                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data     97728134                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total     97728134                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3138292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       260734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3399026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004369                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.013067                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.005036                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 28684.512474                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  5708.752497                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         3407                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         3407                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data     81829904                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total     81829904                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.013067                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.001002                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 24018.169651                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24018.169651                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3075448                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       246701                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3322149                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56077                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        12326                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        68403                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    272361428                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    272361428                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3131525                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       259027                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3390552                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017907                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.047586                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.020175                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 22096.497485                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  3981.717585                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        12326                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        12326                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    215585755                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    215585755                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.047586                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17490.325734                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17490.325734                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      3536280                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      3536280                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      3106054                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      3106054                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          48.653621                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         182593810                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         8168065                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           22.354598                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    30.483679                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    18.169942                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.476307                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.283905                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.760213                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       190761784                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      190761784                       # Number of data accesses
system.cpu16.numPwrStateTransitions               142                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   164814.300000                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  207726.659478                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         4225                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       826946                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  958035016997                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11537001                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350994303                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     56030193                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      407024496                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350994303                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     56030193                       # number of overall hits
system.cpu16.icache.overall_hits::total     407024496                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          190                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::total          190                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst    350994493                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     56030193                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    407024686                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350994493                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     56030193                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    407024686                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350994303                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     56030193                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     407024496                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350994493                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     56030193                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    407024686                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         152.307156                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         407024686                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             190                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        2142235.189474                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   152.307156                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.244082                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.244082                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.304487                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15873962944                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15873962944                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    142994571                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     24267227                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      167261798                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    142994571                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     24267227                       # number of overall hits
system.cpu16.dcache.overall_hits::total     167261798                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6758856                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      1426278                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total      8185134                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6758856                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      1426278                       # number of overall misses
system.cpu16.dcache.overall_misses::total      8185134                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 118228833230                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 118228833230                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 118228833230                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 118228833230                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149753427                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     25693505                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    175446932                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149753427                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     25693505                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    175446932                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.045133                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.055511                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.046653                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.045133                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.055511                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.046653                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 82893.260101                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 14444.336920                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 82893.260101                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 14444.336920                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1902400                       # number of writebacks
system.cpu16.dcache.writebacks::total         1902400                       # number of writebacks
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      1426278                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      1426278                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      1426278                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      1426278                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 111854639954                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 111854639954                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 111854639954                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 111854639954                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.055511                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.008129                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.055511                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.008129                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 78424.150098                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 78424.150098                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 78424.150098                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 78424.150098                       # average overall mshr miss latency
system.cpu16.dcache.replacements              7896104                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76719401                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     13474226                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total      90193627                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5941369                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      1225763                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total      7167132                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 106517929428                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 106517929428                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82660770                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     14699989                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total     97360759                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.071877                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.083385                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.073614                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 86899.285937                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 14862.001904                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      1225763                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      1225763                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 101058441028                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 101058441028                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.083385                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.012590                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 82445.334888                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 82445.334888                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66275170                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     10793001                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     77068171                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       817487                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       200515                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1018002                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  11710903802                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  11710903802                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67092657                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     10993516                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     78086173                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.012184                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.018239                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.013037                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 58404.128379                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 11503.812175                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       200515                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       200515                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  10796198926                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  10796198926                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.018239                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 53842.350577                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 53842.350577                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3163245                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       250271                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3413516                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13329                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data         3914                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        17243                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data    117515228                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total    117515228                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3176574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       254185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3430759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004196                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.015398                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.005026                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 30024.330097                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total  6815.242591                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         3914                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         3914                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data     99302750                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total     99302750                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.015398                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.001141                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 25371.167603                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25371.167603                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3113418                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       238910                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3352328                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        56537                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        13459                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        69996                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    296974294                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    296974294                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3169955                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       252369                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3422324                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017835                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.053331                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.020453                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 22065.108403                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  4242.732356                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        13459                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        13459                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    234948574                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    234948574                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.053331                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.003933                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17456.614459                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17456.614459                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      4047076                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      4047076                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      3581494                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      3581494                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          48.627925                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         182300116                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs         8142308                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           22.389243                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    30.447182                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    18.180743                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.475737                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.284074                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.759811                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       190442323                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      190442323                       # Number of data accesses
system.cpu17.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   177762.923077                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  204987.503433                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         4893                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       726654                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  958032688490                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     13865508                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    350942185                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst     56131587                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      407073772                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    350942185                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst     56131587                       # number of overall hits
system.cpu17.icache.overall_hits::total     407073772                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          188                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          188                       # number of overall misses
system.cpu17.icache.overall_misses::total          188                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst    350942373                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst     56131587                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    407073960                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    350942373                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst     56131587                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    407073960                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    350942185                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst     56131587                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     407073772                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          188                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    350942373                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst     56131587                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    407073960                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         151.196336                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         407073960                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2165287.021277                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958559858                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   151.196336                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.242302                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.242302                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     15875884628                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    15875884628                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    143118687                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     24216509                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      167335196                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    143118687                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     24216509                       # number of overall hits
system.cpu17.dcache.overall_hits::total     167335196                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6794599                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      1421247                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      8215846                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6794599                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      1421247                       # number of overall misses
system.cpu17.dcache.overall_misses::total      8215846                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 118000096638                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 118000096638                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 118000096638                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 118000096638                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    149913286                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     25637756                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    175551042                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    149913286                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     25637756                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    175551042                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.045324                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.055436                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.046800                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.045324                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.055436                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.046800                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 83025.748964                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 14362.501030                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 83025.748964                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 14362.501030                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1914310                       # number of writebacks
system.cpu17.dcache.writebacks::total         1914310                       # number of writebacks
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      1421247                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      1421247                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      1421247                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      1421247                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 111651332767                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 111651332767                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 111651332767                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 111651332767                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.055436                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.008096                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.055436                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.008096                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 78558.711306                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 78558.711306                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 78558.711306                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 78558.711306                       # average overall mshr miss latency
system.cpu17.dcache.replacements              7928671                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     76817642                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     13435222                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total      90252864                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5965308                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      1223540                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      7188848                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 106468108958                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 106468108958                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82782950                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     14658762                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total     97441712                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.072060                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.083468                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.073776                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 87016.451410                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 14810.176673                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      1223540                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      1223540                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 101019723758                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 101019723758                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.083468                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.012557                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 82563.482811                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 82563.482811                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66301045                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     10781287                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     77082332                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       829291                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       197707                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1026998                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  11531987680                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  11531987680                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67130336                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     10978994                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     78109330                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.012353                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.018008                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.013148                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 58328.676678                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 11228.831682                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       197707                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       197707                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  10631609009                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  10631609009                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.018008                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 53774.570496                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 53774.570496                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3146591                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       258031                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3404622                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13509                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data         3740                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        17249                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data    111123134                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total    111123134                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3160100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       261771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3421871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.014287                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.005041                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 29712.067914                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  6442.294278                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data         3740                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total         3740                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     93732708                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     93732708                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.014287                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 25062.221390                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25062.221390                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3097145                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       247046                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3344191                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        56261                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        12936                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        69197                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    285763572                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    285763572                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3153406                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       259982                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3413388                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.017841                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.049757                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.020272                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 22090.566790                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  4129.710421                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data        12936                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total        12936                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    226065966                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    226065966                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.049757                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.003790                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17475.724026                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17475.724026                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data      3336248                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total      3336248                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data      2944008                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total      2944008                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          48.829923                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         182386390                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         8173606                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           22.314067                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958572360                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    30.670377                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    18.159546                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.479225                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.283743                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.762968                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       190559907                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      190559907                       # Number of data accesses
system.cpu10.numPwrStateTransitions               126                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   140371.903226                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  182800.796774                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4051                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       789393                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  958037850940                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      8703058                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350930744                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     55911852                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      406842596                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350930744                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     55911852                       # number of overall hits
system.cpu10.icache.overall_hits::total     406842596                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          215                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::total          215                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst    350930959                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     55911852                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    406842811                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350930959                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     55911852                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    406842811                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350930744                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     55911852                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     406842596                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350930959                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     55911852                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    406842811                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         173.622525                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         406842811                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             215                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1892292.144186                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944673708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   173.622525                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.278241                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.278241                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.344551                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15866869844                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15866869844                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143173599                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     24186479                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      167360078                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143173599                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     24186479                       # number of overall hits
system.cpu10.dcache.overall_hits::total     167360078                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6806229                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      1440800                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      8247029                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6806229                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      1440800                       # number of overall misses
system.cpu10.dcache.overall_misses::total      8247029                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 118964027628                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 118964027628                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 118964027628                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 118964027628                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149979828                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     25627279                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    175607107                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149979828                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     25627279                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    175607107                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.045381                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.056221                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.046963                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.045381                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.056221                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.046963                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 82568.036943                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 14425.076913                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 82568.036943                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 14425.076913                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1930516                       # number of writebacks
system.cpu10.dcache.writebacks::total         1930516                       # number of writebacks
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      1440800                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      1440800                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      1440800                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      1440800                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 112525320203                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 112525320203                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 112525320203                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 112525320203                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.056221                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.008205                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.056221                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.008205                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 78099.195033                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 78099.195033                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 78099.195033                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 78099.195033                       # average overall mshr miss latency
system.cpu10.dcache.replacements              7962835                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76868337                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     13436928                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      90305265                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5971513                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      1235920                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      7207433                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 107177613532                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 107177613532                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82839850                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     14672848                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     97512698                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.072085                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.084232                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.073913                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 86718.892430                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 14870.428006                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      1235920                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      1235920                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 101672330452                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 101672330452                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.084232                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.012674                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 82264.491595                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 82264.491595                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66305262                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     10749551                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     77054813                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       834716                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       204880                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1039596                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  11786414096                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  11786414096                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67139978                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     10954431                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     78094409                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.012432                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.018703                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.013312                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 57528.378055                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 11337.494658                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       204880                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       204880                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  10852989751                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  10852989751                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.018703                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 52972.421666                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 52972.421666                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3138471                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       248242                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3386713                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13438                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data         3700                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        17138                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data    110544470                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total    110544470                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3151909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       251942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3403851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.014686                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.005035                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 29876.883784                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  6450.254989                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         3700                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         3700                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data     93302992                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total     93302992                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.014686                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.001087                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 25217.024865                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25217.024865                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3089138                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       237496                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3326634                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        56073                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        12710                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        68783                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    281241420                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    281241420                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3145211                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       250206                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3395417                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017828                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.050798                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.020258                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 22127.570417                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  4088.821657                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        12710                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        12710                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    222463934                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    222463934                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.050798                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17503.063257                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17503.063257                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      2746868                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      2746868                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      2430710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      2430710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          49.397899                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         182406446                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         8205033                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.231044                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944686210                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    31.221647                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    18.176252                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.487838                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.284004                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771842                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       190611408                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      190611408                       # Number of data accesses
system.cpu11.numPwrStateTransitions               154                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   184418.697368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  238602.023834                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4139                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       873840                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  958032538177                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     14015821                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350955238                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     56178594                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      407133832                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350955238                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     56178594                       # number of overall hits
system.cpu11.icache.overall_hits::total     407133832                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::total          188                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst    350955426                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     56178594                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    407134020                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350955426                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     56178594                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    407134020                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350955238                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     56178594                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     407133832                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350955426                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     56178594                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    407134020                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         150.853516                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         407134020                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        2165606.489362                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946831196                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   150.853516                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.241752                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.241752                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15878226968                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15878226968                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143107785                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     24214023                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      167321808                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143107785                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     24214023                       # number of overall hits
system.cpu11.dcache.overall_hits::total     167321808                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6775694                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      1423336                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      8199030                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6775694                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      1423336                       # number of overall misses
system.cpu11.dcache.overall_misses::total      8199030                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 117792099078                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 117792099078                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 117792099078                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 117792099078                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149883479                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     25637359                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    175520838                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149883479                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     25637359                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    175520838                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.045206                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.055518                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.046713                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.045206                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.055518                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.046713                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 82757.759993                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 14366.589594                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 82757.759993                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 14366.589594                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1912841                       # number of writebacks
system.cpu11.dcache.writebacks::total         1912841                       # number of writebacks
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      1423336                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      1423336                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      1423336                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      1423336                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 111426776487                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 111426776487                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 111426776487                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 111426776487                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.055518                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.008109                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.055518                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.008109                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 78285.644772                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 78285.644772                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 78285.644772                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 78285.644772                       # average overall mshr miss latency
system.cpu11.dcache.replacements              7909673                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76809240                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     13434472                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      90243712                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5950775                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      1223253                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      7174028                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 106243392652                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 106243392652                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82760015                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     14657725                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     97417740                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.071904                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.083454                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.073642                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 86853.163370                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 14809.447726                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      1223253                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      1223253                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 100791685624                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 100791685624                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.083454                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.012557                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 82396.434445                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 82396.434445                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66298545                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     10779551                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     77078096                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       824919                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       200083                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1025002                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  11548706426                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  11548706426                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67123464                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     10979634                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     78103098                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.012290                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.018223                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.013124                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 57719.578505                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 11267.008675                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       200083                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       200083                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  10635090863                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  10635090863                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.018223                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 53153.395656                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 53153.395656                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3148903                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       261593                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3410496                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        13334                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data         3936                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        17270                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data    113975376                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total    113975376                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3162237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       265529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      3427766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004217                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.014823                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.005038                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 28957.158537                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  6599.616445                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         3936                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         3936                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data     95645312                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total     95645312                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.014823                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 24300.130081                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24300.130081                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3099551                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       249864                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3349415                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        56039                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        13852                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        69891                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    305763200                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    305763200                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3155590                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       263716                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3419306                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.017759                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.052526                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.020440                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 22073.577823                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  4374.857993                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        13852                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        13852                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    241852063                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    241852063                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.052526                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17459.721556                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17459.721556                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      3504132                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      3504132                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      3100028                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      3100028                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          48.600450                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         182368001                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         8156001                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.359978                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946843698                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    30.456040                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    18.144410                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.475876                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.283506                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.759382                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       190523911                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      190523911                       # Number of data accesses
system.cpu12.numPwrStateTransitions               182                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   187369.266667                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  238929.516497                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         3758                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       815060                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  958029690764                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     16863234                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350925708                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     56308691                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      407234399                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350925708                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     56308691                       # number of overall hits
system.cpu12.icache.overall_hits::total     407234399                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          188                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          188                       # number of overall misses
system.cpu12.icache.overall_misses::total          188                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst    350925896                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     56308691                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    407234587                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350925896                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     56308691                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    407234587                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350925708                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     56308691                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     407234399                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          188                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350925896                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     56308691                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    407234587                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         151.134127                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         407234587                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        2166141.420213                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   151.134127                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.242202                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.242202                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15882149081                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15882149081                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143202956                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     24262755                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      167465711                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143202956                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     24262755                       # number of overall hits
system.cpu12.dcache.overall_hits::total     167465711                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6812356                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      1415978                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8228334                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6812356                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      1415978                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8228334                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 117104980228                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 117104980228                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 117104980228                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 117104980228                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    150015312                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     25678733                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    175694045                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    150015312                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     25678733                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    175694045                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.045411                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.055142                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.046833                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.045411                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.055142                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.046833                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 82702.542150                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 14231.918664                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 82702.542150                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 14231.918664                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1914965                       # number of writebacks
system.cpu12.dcache.writebacks::total         1914965                       # number of writebacks
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      1415978                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      1415978                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      1415978                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      1415978                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 110776956895                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 110776956895                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 110776956895                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 110776956895                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.055142                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.008059                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.055142                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.008059                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 78233.529684                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 78233.529684                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 78233.529684                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 78233.529684                       # average overall mshr miss latency
system.cpu12.dcache.replacements              7936812                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76879187                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     13444962                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      90324149                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5977588                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      1221594                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      7199182                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 105960040180                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 105960040180                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82856775                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     14666556                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     97523331                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.072144                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.083291                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.073820                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 86739.162258                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 14718.344415                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      1221594                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      1221594                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 100518860496                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 100518860496                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.083291                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.012526                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 82284.998531                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 82284.998531                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66323769                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     10817793                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     77141562                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       834768                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       194384                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1029152                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  11144940048                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  11144940048                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67158537                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     11012177                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     78170714                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.012430                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.017652                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.013165                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 57334.657420                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 10829.245872                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       194384                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       194384                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  10258096399                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  10258096399                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.017652                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 52772.328993                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 52772.328993                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3138131                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       265442                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3403573                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13474                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data         4073                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        17547                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data    122101676                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total    122101676                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3151605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       269515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3421120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.015112                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.005129                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 29978.314756                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  6958.549952                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         4073                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         4073                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    103140828                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    103140828                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.015112                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.001191                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 25323.061134                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25323.061134                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3087971                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       253522                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3341493                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        56869                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        14100                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        70969                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    311623066                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    311623066                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3144840                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       267622                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3412462                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.018083                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.052686                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.020797                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 22100.926667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  4390.974454                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        14100                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        14100                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    246699142                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    246699142                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.052686                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17496.393050                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17496.393050                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      3030842                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      3030842                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      2685310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      2685310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          49.151807                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         182527705                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         8184764                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           22.300912                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    31.036966                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    18.114840                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.484953                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.283044                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.767997                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       190712391                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      190712391                       # Number of data accesses
system.cpu13.numPwrStateTransitions               190                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   179046.585106                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  225679.108007                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           94    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         3929                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       832754                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  958029723619                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16830379                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    351058255                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     56306085                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      407364340                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    351058255                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     56306085                       # number of overall hits
system.cpu13.icache.overall_hits::total     407364340                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          188                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          188                       # number of overall misses
system.cpu13.icache.overall_misses::total          188                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst    351058443                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     56306085                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    407364528                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    351058443                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     56306085                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    407364528                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    351058255                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     56306085                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     407364340                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          188                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    351058443                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     56306085                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    407364528                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         151.115729                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         407364528                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        2166832.595745                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   151.115729                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.242173                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.242173                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15887216780                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15887216780                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    142859302                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     24273813                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      167133115                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    142859302                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     24273813                       # number of overall hits
system.cpu13.dcache.overall_hits::total     167133115                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6755597                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      1407291                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      8162888                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6755597                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      1407291                       # number of overall misses
system.cpu13.dcache.overall_misses::total      8162888                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 117150142810                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 117150142810                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 117150142810                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 117150142810                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149614899                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     25681104                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    175296003                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149614899                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     25681104                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    175296003                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.045153                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.054799                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.046566                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.045153                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.054799                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.046566                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 83245.144615                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 14351.555823                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 83245.144615                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 14351.555823                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1899471                       # number of writebacks
system.cpu13.dcache.writebacks::total         1899471                       # number of writebacks
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      1407291                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      1407291                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      1407291                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      1407291                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 110858092686                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 110858092686                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 110858092686                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 110858092686                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.054799                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.008028                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.054799                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.008028                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 78774.107620                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 78774.107620                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 78774.107620                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 78774.107620                       # average overall mshr miss latency
system.cpu13.dcache.replacements              7870308                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76619858                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     13460791                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      90080649                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5940121                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      1214165                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      7154286                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 105921050014                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 105921050014                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82559979                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     14674956                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     97234935                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.071949                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.082737                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.073577                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 87237.772472                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 14805.257997                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      1214165                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      1214165                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 100510864120                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 100510864120                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.082737                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.012487                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 82781.882298                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 82781.882298                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66239444                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     10813022                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     77052466                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       815476                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       193126                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1008602                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  11229092796                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  11229092796                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67054920                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     11006148                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     78061068                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.012161                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.017547                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012921                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 58143.868749                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 11133.323943                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       193126                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       193126                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  10347228566                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  10347228566                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.017547                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.002474                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 53577.605118                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 53577.605118                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3179784                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       261933                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3441717                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13661                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data         3712                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        17373                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data    108978148                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total    108978148                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3193445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       265645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3459090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004278                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.013974                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.005022                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 29358.337284                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  6272.845680                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         3712                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         3712                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data     91716468                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total     91716468                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.013974                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 24708.100216                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24708.100216                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3129368                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       250969                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3380337                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        57270                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        12883                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        70153                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    285125970                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    285125970                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3186638                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       263852                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3450490                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017972                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.048827                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.020331                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 22131.954514                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  4064.344647                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        12883                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        12883                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    225803289                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    225803289                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.048827                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.003734                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17527.228829                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17527.228829                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      3630938                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      3630938                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      3215970                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      3215970                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          48.925078                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         182205677                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         8119871                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           22.439479                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    30.788459                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    18.136619                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.481070                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.283385                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.764454                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       190325454                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      190325454                       # Number of data accesses
system.switch_cpus18.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus18.pwrStateResidencyTicks::OFF 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  958046553998                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 407467893362                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   1961467125                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    335260016                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2296727141                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   1961467125                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    335260016                       # number of overall hits
system.cpu18.icache.overall_hits::total    2296727141                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          790                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          790                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          790                       # number of overall misses
system.cpu18.icache.overall_misses::total          790                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst   1961467915                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    335260016                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2296727931                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   1961467915                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    335260016                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2296727931                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu18.icache.writebacks::total             166                       # number of writebacks
system.cpu18.icache.replacements                  166                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   1961467125                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    335260016                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2296727141                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          790                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          790                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   1961467915                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    335260016                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2296727931                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.712515                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2296727931                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             790                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2907250.545570                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   623.712515                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.999539                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999539                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     89572390099                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    89572390099                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    760431111                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    136971150                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      897402261                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    760431111                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    136971150                       # number of overall hits
system.cpu18.dcache.overall_hits::total     897402261                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      7127664                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data       748891                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total      7876555                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      7127664                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data       748891                       # number of overall misses
system.cpu18.dcache.overall_misses::total      7876555                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data   8125796274                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total   8125796274                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data   8125796274                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total   8125796274                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    767558775                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    137720041                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    905278816                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    767558775                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    137720041                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    905278816                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.009286                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.005438                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.008701                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.009286                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.005438                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.008701                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 10850.439215                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  1031.643437                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 10850.439215                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  1031.643437                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      7306983                       # number of writebacks
system.cpu18.dcache.writebacks::total         7306983                       # number of writebacks
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data       748891                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total       748891                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data       748891                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total       748891                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data   7501221180                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total   7501221180                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data   7501221180                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total   7501221180                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.005438                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.000827                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.005438                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.000827                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10016.439215                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10016.439215                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10016.439215                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10016.439215                       # average overall mshr miss latency
system.cpu18.dcache.replacements              7876348                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    410342709                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data     75865587                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     486208296                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      3593766                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data       748885                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      4342651                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data   8125089042                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total   8125089042                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    413936475                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data     76614472                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    490550947                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.008682                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.009775                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.008853                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 10849.581768                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  1870.997472                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data       748885                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total       748885                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data   7500518952                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total   7500518952                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.009775                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.001527                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10015.581768                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10015.581768                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    350088402                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data     61105563                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    411193965                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      3533898                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data            6                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      3533904                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data       707232                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total       707232                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    353622300                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data     61105569                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    414727869                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.009993                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000000                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.008521                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data       117872                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total     0.200128                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data            6                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data       702228                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total       702228                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data       117038                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total       117038                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     18249792                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data      3409842                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     21659634                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           43                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data            6                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data        67554                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total        67554                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     18249835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data      3409848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     21659683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data        11259                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  1378.653061                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data            6                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data        62550                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total        62550                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data        10425                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10425                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     18249835                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data      3409848                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     21659683                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     18249835                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data      3409848                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     21659683                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.998996                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs         948598182                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         7876604                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          120.432382                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   197.223744                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data    58.775251                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.770405                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.229591                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     30363018428                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    30363018428                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           65                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 492213.281250                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 618422.649475                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        37308                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value      2327536                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           32                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 386804610889                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     15750825                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 978694085646                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           59                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 374651.413793                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 520657.702990                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        34963                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value      1594555                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 403879352563                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED     10864891                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 961624229906                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           65                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 311004.875000                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 403941.754951                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        35438                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      1392363                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           32                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 388865265068                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      9952156                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 976639230136                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           51                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 418142.240000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 565649.292607                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        37375                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value      2186966                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           25                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 405942156328                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED     10453556                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 959561837476                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           45                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 451749.181818                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 728049.704127                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        35567                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value      2387751                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           22                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 402589111704                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      9938482                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 962915397174                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           45                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 468006.272727                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 652129.381169                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        35551                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value      1941854                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           22                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 403707186540                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED     10296138                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 961796964682                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           55                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 507755.296296                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 631791.727592                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        36066                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value      1838627                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           27                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 383166087781                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED     13709393                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 982334650186                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3363                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1681                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 458757.345033                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 160903.929584                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1681    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        58758                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value      1092118                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1681                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 406483691391                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    771171097                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958259584872                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           41                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 715978.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 875438.789976                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        34862                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value      2413781                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           20                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 402995142698                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED     14319572                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 962504985090                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           63                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           31                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 186840.806452                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 255565.446723                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        33845                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value      1020795                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           31                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 398526612919                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      5792065                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 966982042376                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           77                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           38                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 325293.894737                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 600592.055380                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           38    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        35117                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value      2508684                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           38                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 377193133842                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED     12361168                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 988308952350                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           59                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 278323.896552                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 454228.848443                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        35596                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value      1997614                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 385987642327                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      8071393                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 979518733640                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           55                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 305830.814815                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 625390.660249                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        35509                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value      2442548                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           27                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 402262134820                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      8257432                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 963244055108                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           57                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           28                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 377635.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 493385.543539                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        36068                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value      1815082                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           28                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 394630135394                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED     10573804                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 970873738162                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean          148170                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   207617.621077                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5279                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       765559                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   958036478438                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     10075560                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    351072321                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     56245859                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       407318180                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    351072321                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     56245859                       # number of overall hits
system.cpu8.icache.overall_hits::total      407318180                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           189                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::total          189                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    351072510                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     56245859                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    407318369                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    351072510                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     56245859                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    407318369                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    351072321                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     56245859                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      407318180                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    351072510                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     56245859                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    407318369                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          151.981039                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          407318369                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              189                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         2155123.645503                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   151.981039                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.243559                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.243559                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.302885                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15885416580                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15885416580                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    142852199                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     24233270                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       167085469                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    142852199                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     24233270                       # number of overall hits
system.cpu8.dcache.overall_hits::total      167085469                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6734598                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      1428368                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       8162966                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6734598                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      1428368                       # number of overall misses
system.cpu8.dcache.overall_misses::total      8162966                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 117433932852                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 117433932852                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 117433932852                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 117433932852                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149586797                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     25661638                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    175248435                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149586797                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     25661638                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    175248435                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.045021                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.055662                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.046579                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.045021                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.055662                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.046579                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 82215.460478                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 14386.184244                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 82215.460478                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 14386.184244                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1899599                       # number of writebacks
system.cpu8.dcache.writebacks::total          1899599                       # number of writebacks
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      1428368                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      1428368                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      1428368                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      1428368                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 111050773255                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 111050773255                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 111050773255                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 111050773255                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.055662                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.008151                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.055662                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.008151                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 77746.612396                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 77746.612396                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 77746.612396                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 77746.612396                       # average overall mshr miss latency
system.cpu8.dcache.replacements               7865107                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76610053                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     13434741                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       90044794                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5924976                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      1229142                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total      7154118                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 106053821254                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 106053821254                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82535029                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     14663883                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     97198912                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.071787                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.083821                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.073603                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 86282.806424                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 14824.164384                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      1229142                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      1229142                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 100579021548                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 100579021548                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.083821                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.012646                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 81828.642702                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 81828.642702                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66242146                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     10798529                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      77040675                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       809622                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       199226                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1008848                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  11380111598                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  11380111598                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67051768                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     10997755                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     78049523                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.012075                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.018115                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.012926                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 57121.618654                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 11280.303473                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       199226                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       199226                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  10471751707                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  10471751707                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.018115                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 52562.174149                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 52562.174149                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3183073                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       264334                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3447407                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13382                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data         4234                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        17616                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data    124775318                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    124775318                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3196455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       268568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3465023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004187                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.015765                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.005084                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 29469.843647                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total  7083.067552                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         4234                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         4234                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    105016998                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    105016998                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.015765                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.001222                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 24803.258857                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24803.258857                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3132090                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       252169                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3384259                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        57630                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        14405                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        72035                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    317747260                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    317747260                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3189720                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       266574                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3456294                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.018067                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.054038                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.020842                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 22058.122874                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  4411.012147                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        14405                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        14405                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    251322284                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    251322284                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.054038                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.004168                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17446.878445                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17446.878445                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      3993496                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      3993496                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      3524258                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      3524258                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           48.583443                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          182169854                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          8118650                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            22.438442                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    30.433351                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    18.150092                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.475521                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.283595                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.759116                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        190288402                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       190288402                       # Number of data accesses
system.cpu9.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    171298.375000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   223085.309738                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5904                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       807030                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   958032850128                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     13703870                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350878714                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     56163468                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       407042182                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350878714                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     56163468                       # number of overall hits
system.cpu9.icache.overall_hits::total      407042182                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::total          190                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst    350878904                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     56163468                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    407042372                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350878904                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     56163468                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    407042372                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350878714                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     56163468                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      407042182                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350878904                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     56163468                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    407042372                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          152.666762                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          407042372                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              190                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         2142328.273684                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   152.666762                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.244658                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.244658                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.304487                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15874652698                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15874652698                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143272237                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     24223237                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       167495474                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143272237                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     24223237                       # number of overall hits
system.cpu9.dcache.overall_hits::total      167495474                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6788370                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      1428645                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total       8217015                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6788370                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      1428645                       # number of overall misses
system.cpu9.dcache.overall_misses::total      8217015                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 117821871698                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 117821871698                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 117821871698                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 117821871698                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    150060607                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     25651882                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    175712489                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    150060607                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     25651882                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    175712489                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.045238                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.055694                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.046764                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.045238                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.055694                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.046764                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 82471.062929                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 14338.767995                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 82471.062929                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 14338.767995                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1912995                       # number of writebacks
system.cpu9.dcache.writebacks::total          1912995                       # number of writebacks
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      1428645                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      1428645                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      1428645                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      1428645                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 111437604109                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 111437604109                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 111437604109                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 111437604109                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.055694                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.008131                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.055694                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.008131                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 78002.305758                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 78002.305758                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 78002.305758                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 78002.305758                       # average overall mshr miss latency
system.cpu9.dcache.replacements               7933494                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76931769                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     13440200                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total       90371969                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5958927                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      1228249                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total      7187176                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 106385652910                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 106385652910                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82890696                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     14668449                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total     97559145                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.071889                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.083734                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.073670                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 86615.704886                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 14802.149399                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      1228249                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      1228249                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 100915034392                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 100915034392                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.083734                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.012590                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 82161.706944                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 82161.706944                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66340468                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     10783037                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      77123505                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       829443                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       200396                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1029839                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  11436218788                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  11436218788                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67169911                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     10983433                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     78153344                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.012348                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.018245                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.013177                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 57068.099104                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 11104.860845                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       200396                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       200396                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  10522569717                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  10522569717                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.018245                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 52508.881001                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 52508.881001                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3128877                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       259634                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3388511                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        12728                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data         4057                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        16785                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data    124305600                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total    124305600                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3141605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       263691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      3405296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004051                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.015385                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.004929                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 30639.783091                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total  7405.755139                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         4057                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         4057                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    105393476                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    105393476                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.015385                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.001191                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 25978.179936                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25978.179936                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3080398                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       248182                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3328580                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        54784                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        13625                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        68409                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    300744540                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    300744540                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3135182                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       261807                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3396989                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017474                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.052042                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.020138                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 22072.993761                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  4396.271543                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        13625                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        13625                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    237888935                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    237888935                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.052042                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17459.738349                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17459.738349                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      3611292                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      3611292                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3194918                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3194918                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           48.669753                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          182514869                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs          8174937                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            22.326150                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    30.498500                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    18.171252                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.476539                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.283926                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.760465                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        190689711                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       190689711                       # Number of data accesses
system.cpu6.numPwrStateTransitions                170                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    151489.190476                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   198167.171708                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         4586                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       723176                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   958033828906                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     12725092                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350971503                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     56365736                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       407337239                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350971503                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     56365736                       # number of overall hits
system.cpu6.icache.overall_hits::total      407337239                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          214                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          214                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total          216                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst       176814                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total       176814                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst       176814                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total       176814                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350971717                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     56365738                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    407337455                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350971717                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     56365738                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    407337455                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst        88407                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total   818.583333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst        88407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total   818.583333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst       168006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total       168006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst       168006                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total       168006                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst        84003                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        84003                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst        84003                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        84003                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350971503                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     56365736                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      407337239                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          214                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst       176814                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total       176814                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350971717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     56365738                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    407337455                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst        88407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total   818.583333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst       168006                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total       168006                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst        84003                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        84003                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          174.145221                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          407337455                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              216                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1885821.550926                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936667070                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   173.663809                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst     0.481412                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.278307                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.000771                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.279079                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.346154                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15886160961                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15886160961                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143119702                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     24274021                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       167393723                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143119702                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     24274021                       # number of overall hits
system.cpu6.dcache.overall_hits::total      167393723                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6793395                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      1422354                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       8215749                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6793395                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      1422354                       # number of overall misses
system.cpu6.dcache.overall_misses::total      8215749                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 116848880330                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 116848880330                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 116848880330                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 116848880330                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149913097                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     25696375                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    175609472                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149913097                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     25696375                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    175609472                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.045316                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.055352                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.046784                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.045316                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.055352                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.046784                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 82151.757108                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 14222.547491                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 82151.757108                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 14222.547491                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1919021                       # number of writebacks
system.cpu6.dcache.writebacks::total          1919021                       # number of writebacks
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      1422354                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      1422354                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      1422354                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      1422354                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 110490593296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 110490593296                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 110490593296                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 110490593296                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.055352                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.008100                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.055352                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.008100                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 77681.500735                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 77681.500735                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 77681.500735                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 77681.500735                       # average overall mshr miss latency
system.cpu6.dcache.replacements               7921819                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76815985                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     13454767                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       90270752                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5963374                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      1225230                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      7188604                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 105892734770                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 105892734770                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82779359                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     14679997                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     97459356                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.072039                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.083463                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.073760                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 86426.821715                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 14730.639603                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      1225230                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      1225230                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 100433977430                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 100433977430                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.083463                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.012572                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 81971.529778                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 81971.529778                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66303717                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     10819254                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      77122971                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       830021                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       197124                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1027145                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  10956145560                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  10956145560                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67133738                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     11016378                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     78150116                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.012364                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.017894                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.013143                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 55579.967736                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 10666.600684                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       197124                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       197124                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  10056615866                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  10056615866                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.017894                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 51016.699468                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 51016.699468                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3149894                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       266021                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3415915                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13523                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data         4203                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        17726                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data    129593946                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    129593946                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3163417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       270224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      3433641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.015554                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.005162                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 30833.677373                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  7310.952612                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         4203                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         4203                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    110037612                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    110037612                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.015554                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 26180.730906                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26180.730906                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3099288                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       253993                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3353281                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        57346                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        14240                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        71586                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    314918236                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    314918236                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3156634                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       268233                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3424867                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.018167                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.053088                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.020902                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 22115.044663                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4399.159556                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        14240                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        14240                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    249212563                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    249212563                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.053088                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.004158                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17500.882233                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17500.882233                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      3698806                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3698806                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      3258652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      3258652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           50.719244                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          182468077                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          8172046                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            22.328322                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936679572                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    32.610660                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    18.108584                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.509542                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.282947                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.792488                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        190640026                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       190640026                       # Number of data accesses
system.cpu7.numPwrStateTransitions                164                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    165118.160494                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   203536.684371                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4715                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       802652                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   958033179427                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED     13374571                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    351026431                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     56149891                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       407176322                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    351026431                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     56149891                       # number of overall hits
system.cpu7.icache.overall_hits::total      407176322                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          188                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           188                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          188                       # number of overall misses
system.cpu7.icache.overall_misses::total          188                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst    351026619                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     56149891                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    407176510                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    351026619                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     56149891                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    407176510                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    351026431                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     56149891                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      407176322                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          188                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    351026619                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     56149891                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    407176510                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          151.600879                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          407176510                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              188                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         2165832.500000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   151.600879                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.242950                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.242950                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15879884078                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15879884078                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    142968959                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     24242086                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       167211045                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    142968959                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     24242086                       # number of overall hits
system.cpu7.dcache.overall_hits::total      167211045                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6735884                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      1420224                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       8156108                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6735884                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      1420224                       # number of overall misses
system.cpu7.dcache.overall_misses::total      8156108                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 117822902220                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 117822902220                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 117822902220                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 117822902220                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149704843                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     25662310                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    175367153                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149704843                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     25662310                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    175367153                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.044994                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.055343                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.046509                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.044994                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.055343                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.046509                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 82960.788031                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 14445.971316                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 82960.788031                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 14445.971316                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1892292                       # number of writebacks
system.cpu7.dcache.writebacks::total          1892292                       # number of writebacks
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      1420224                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      1420224                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      1420224                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      1420224                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 111475216739                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 111475216739                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 111475216739                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 111475216739                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.055343                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.008099                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.055343                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.008099                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 78491.292035                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 78491.292035                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 78491.292035                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 78491.292035                       # average overall mshr miss latency
system.cpu7.dcache.replacements               7864556                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76695887                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     13448321                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       90144208                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5923731                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      1223161                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      7146892                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 106487385256                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 106487385256                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82619618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     14671482                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     97291100                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.071699                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.083370                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.073459                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 87059.173123                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14899.817327                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      1223161                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      1223161                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 101038453874                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 101038453874                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.083370                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.012572                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 82604.378225                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 82604.378225                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66273072                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     10793765                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      77066837                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       812153                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       197063                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1009216                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  11335516964                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  11335516964                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67085225                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     10990828                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     78076053                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.012106                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.017930                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012926                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 57522.299792                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11232.002826                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       197063                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       197063                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  10436762865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  10436762865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.017930                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 52961.554757                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 52961.554757                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3169597                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       257819                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3427416                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13493                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data         3999                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        17492                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data    120590720                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    120590720                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3183090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       261818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      3444908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004239                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.015274                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.005078                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 30155.218805                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  6894.049851                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         3999                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         3999                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    101955318                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    101955318                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.015274                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.001161                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 25495.203301                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25495.203301                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3119290                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       246695                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3365985                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        57101                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        13218                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        70319                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    292036004                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    292036004                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3176391                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       259913                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3436304                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.017977                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.050855                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.020464                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 22093.811772                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4153.017022                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        13218                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        13218                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    231061921                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    231061921                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.050855                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.003847                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17480.853457                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17480.853457                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      3309458                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      3309458                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      2933532                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      2933532                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           48.439413                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          182248448                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          8113156                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            22.463324                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    30.282130                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    18.157283                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.473158                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.283708                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.756866                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        190361521                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       190361521                       # Number of data accesses
system.cpu4.numPwrStateTransitions                154                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    157484.078947                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   228527.568138                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4359                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       813283                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   958034585208                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     11968790                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    350983220                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     56450994                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       407434214                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    350983220                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     56450994                       # number of overall hits
system.cpu4.icache.overall_hits::total      407434214                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          218                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst            2                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           220                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          218                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst            2                       # number of overall misses
system.cpu4.icache.overall_misses::total          220                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst       171456                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total       171456                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst       171456                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total       171456                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    350983438                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     56450996                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    407434434                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    350983438                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     56450996                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    407434434                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000000                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000000                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst        85728                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total   779.345455                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst        85728                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total   779.345455                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst            2                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst       164050                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total       164050                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst       164050                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total       164050                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst        82025                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total        82025                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst        82025                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total        82025                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    350983220                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     56450994                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      407434214                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst            2                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          220                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst       171456                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total       171456                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    350983438                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     56450996                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    407434434                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst        85728                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total   779.345455                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst            2                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst       164050                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total       164050                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst        82025                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total        82025                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          177.086586                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          407434434                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              220                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1851974.700000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   176.693268                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst     0.393318                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.283162                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.000630                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.283793                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.352564                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15889943146                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15889943146                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143028528                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     24283636                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       167312164                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143028528                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     24283636                       # number of overall hits
system.cpu4.dcache.overall_hits::total      167312164                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6757798                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      1417282                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       8175080                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6757798                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      1417282                       # number of overall misses
system.cpu4.dcache.overall_misses::total      8175080                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 116517391586                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 116517391586                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 116517391586                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 116517391586                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149786326                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     25700918                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    175487244                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149786326                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     25700918                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    175487244                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.045116                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.055145                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.046585                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.045116                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.055145                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.046585                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 82211.861567                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 14252.752461                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 82211.861567                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 14252.752461                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      1892795                       # number of writebacks
system.cpu4.dcache.writebacks::total          1892795                       # number of writebacks
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      1417282                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      1417282                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      1417282                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      1417282                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 110180785270                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 110180785270                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 110180785270                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 110180785270                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.055145                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.008076                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.055145                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.008076                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 77740.904965                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 77740.904965                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 77740.904965                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 77740.904965                       # average overall mshr miss latency
system.cpu4.dcache.replacements               7885414                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76744548                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     13459769                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       90204317                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      5942098                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      1222238                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      7164336                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 105806779948                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 105806779948                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82686646                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     14682007                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     97368653                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.071863                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.083247                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.073579                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 86568.066079                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 14768.539603                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      1222238                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      1222238                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 100360413000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 100360413000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.083247                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.012553                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 82112.005190                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 82112.005190                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66283980                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     10823867                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      77107847                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       815700                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       195044                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1010744                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  10710611638                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  10710611638                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67099680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     11018911                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     78118591                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.012157                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.017701                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.012939                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 54913.822717                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 10596.760048                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       195044                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       195044                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data   9820372270                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   9820372270                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.017701                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.002497                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 50349.522518                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 50349.522518                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3157971                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       268309                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3426280                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        12888                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data         4012                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        16900                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data    118088534                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    118088534                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3170859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       272321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      3443180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.014733                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.004908                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 29433.832004                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  6987.487219                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         4012                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         4012                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data     99405054                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     99405054                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.014733                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 24776.932702                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24776.932702                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3108630                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       256551                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3365181                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        55684                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        13802                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        69486                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    304602300                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    304602300                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3164314                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       270353                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3434667                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017597                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.051052                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.020231                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 22069.431966                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4383.649944                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        13802                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        13802                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    241097662                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    241097662                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.051052                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.004018                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17468.313433                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17468.313433                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      3991710                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      3991710                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      3527318                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      3527318                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           51.135475                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          182365193                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          8132267                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            22.424890                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    32.988698                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    18.146777                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.515448                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.283543                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.798992                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        190497358                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       190497358                       # Number of data accesses
system.cpu5.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean          161883                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   209487.517008                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4391                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       773448                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   958033603358                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     12950640                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    351021026                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     56303151                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       407324177                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    351021026                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     56303151                       # number of overall hits
system.cpu5.icache.overall_hits::total      407324177                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          218                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           218                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          218                       # number of overall misses
system.cpu5.icache.overall_misses::total          218                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst    351021244                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     56303151                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    407324395                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    351021244                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     56303151                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    407324395                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    351021026                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     56303151                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      407324177                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    351021244                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     56303151                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    407324395                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          176.204715                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          407324395                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              218                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1868460.527523                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   176.204715                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.282379                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.282379                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.349359                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15885651623                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15885651623                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    142982411                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     24236454                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       167218865                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    142982411                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     24236454                       # number of overall hits
system.cpu5.dcache.overall_hits::total      167218865                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6770947                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      1424915                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       8195862                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6770947                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      1424915                       # number of overall misses
system.cpu5.dcache.overall_misses::total      8195862                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 117263844928                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 117263844928                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 117263844928                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 117263844928                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149753358                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     25661369                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    175414727                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149753358                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     25661369                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    175414727                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.045214                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.055528                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.046723                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.045214                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.055528                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.046723                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 82295.326337                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 14307.689042                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 82295.326337                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14307.689042                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      1913098                       # number of writebacks
system.cpu5.dcache.writebacks::total          1913098                       # number of writebacks
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      1424915                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      1424915                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      1424915                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      1424915                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 110893905671                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 110893905671                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 110893905671                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 110893905671                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.055528                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.008123                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.055528                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.008123                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 77824.926870                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 77824.926870                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 77824.926870                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 77824.926870                       # average overall mshr miss latency
system.cpu5.dcache.replacements               7903893                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76716135                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     13442270                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       90158405                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      5949283                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      1226888                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      7176171                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 106186697868                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 106186697868                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82665418                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     14669158                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     97334576                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.071968                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.083637                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.073727                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 86549.626264                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 14797.124799                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      1226888                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      1226888                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 100720572378                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 100720572378                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.083637                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.012605                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 82094.349589                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 82094.349589                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66266276                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     10794184                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      77060460                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       821664                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       198027                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1019691                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  11077147060                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  11077147060                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67087940                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     10992211                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     78080151                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.012248                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.018015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.013060                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 55937.559323                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10863.239020                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       198027                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       198027                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  10173333293                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  10173333293                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.018015                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 51373.465704                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 51373.465704                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3165194                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       263043                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3428237                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13345                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data         3925                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        17270                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data    113734266                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    113734266                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3178539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       266968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      3445507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004198                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.014702                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.005012                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 28976.883057                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  6585.655240                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         3925                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         3925                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data     95468780                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     95468780                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.014702                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.001139                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 24323.256051                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24323.256051                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3114900                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       251681                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3366581                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        57006                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        13343                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        70349                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    294557836                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    294557836                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3171906                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       265024                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3436930                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017972                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.050346                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.020469                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 22075.832721                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4187.093434                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        13343                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        13343                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    233166455                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    233166455                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.050346                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.003882                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17474.814884                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17474.814884                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      3811324                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3811324                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      3364848                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3364848                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           50.905752                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          182297262                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          8152592                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.360651                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    32.809293                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    18.096459                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.512645                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.282757                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.795402                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        190449756                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       190449756                       # Number of data accesses
system.cpu2.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    118871.525000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   188014.744228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       751415                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   958037044276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      9509722                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    351060653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     56144163                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       407204816                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    351060653                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     56144163                       # number of overall hits
system.cpu2.icache.overall_hits::total      407204816                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          217                       # number of overall misses
system.cpu2.icache.overall_misses::total          217                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst    351060870                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     56144163                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    407205033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    351060870                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     56144163                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    407205033                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    351060653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     56144163                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      407204816                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    351060870                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     56144163                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    407205033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          175.446925                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          407205033                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              217                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1876520.889401                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   175.446925                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.281165                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.281165                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.347756                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15880996504                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15880996504                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    142867960                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     24311721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       167179681                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    142867960                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     24311721                       # number of overall hits
system.cpu2.dcache.overall_hits::total      167179681                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6773520                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      1413795                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8187315                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6773520                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      1413795                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8187315                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 117673971252                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 117673971252                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 117673971252                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 117673971252                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149641480                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     25725516                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    175366996                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149641480                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     25725516                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    175366996                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.045265                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.054957                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046687                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.045265                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.054957                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046687                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 83232.697281                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14372.718193                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 83232.697281                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14372.718193                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1905600                       # number of writebacks
system.cpu2.dcache.writebacks::total          1905600                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      1413795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1413795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      1413795                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1413795                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 111360149162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 111360149162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 111360149162                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 111360149162                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.054957                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008062                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.054957                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008062                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 78766.829110                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78766.829110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 78766.829110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78766.829110                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7897050                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76639176                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     13497871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       90137047                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      5953655                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      1217585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7171240                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 106202007460                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 106202007460                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82592831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     14715456                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     97308287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.072084                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.082742                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.073696                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 87223.485391                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14809.434276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      1217585                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1217585                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 100781387752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 100781387752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.082742                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012513                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 82771.541824                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82771.541824                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66228784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     10813850                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      77042634                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       819865                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       196210                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1016075                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  11471963792                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11471963792                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67048649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     11010060                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     78058709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.012228                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.017821                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 58467.783457                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11290.469495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       196210                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       196210                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  10578761410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  10578761410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.017821                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 53915.505887                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53915.505887                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3174534                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       250755                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3425289                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data         3741                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16848                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data    115286300                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    115286300                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3187641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       254496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      3442137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.014700                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004895                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 30816.974071                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6842.729107                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         3741                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3741                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data     97872548                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     97872548                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.014700                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.001087                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 26162.135258                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26162.135258                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3124241                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       240004                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3364245                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        56760                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        12695                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        69455                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    280185894                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    280185894                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3181001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       252699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3433700                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.017843                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.050238                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.020227                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 22070.570618                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4034.063696                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        12695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        12695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    221697527                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    221697527                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.050238                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17463.373533                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17463.373533                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      3568428                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3568428                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      3146636                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3146636                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           51.001563                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          182242926                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8144115                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.377254                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    32.795541                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    18.206023                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.512430                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.284469                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.796899                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        190386948                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       190386948                       # Number of data accesses
system.cpu3.numPwrStateTransitions                136                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    200928.223881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248577.857462                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       862467                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   958033091807                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     13462191                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    350982245                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     56341362                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       407323607                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    350982245                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     56341362                       # number of overall hits
system.cpu3.icache.overall_hits::total      407323607                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          217                       # number of overall misses
system.cpu3.icache.overall_misses::total          217                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst    350982462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     56341362                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    407323824                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    350982462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     56341362                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    407323824                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    350982245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     56341362                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      407323607                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    350982462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     56341362                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    407323824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          175.784632                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          407323824                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              217                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1877068.313364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930557164                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   175.784632                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.281706                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.281706                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.347756                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15885629353                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15885629353                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143096205                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     24248418                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       167344623                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143096205                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     24248418                       # number of overall hits
system.cpu3.dcache.overall_hits::total      167344623                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6775298                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      1417679                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8192977                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6775298                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      1417679                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8192977                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 117061307170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 117061307170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 117061307170                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 117061307170                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149871503                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     25666097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    175537600                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149871503                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     25666097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    175537600                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.045207                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.055235                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046674                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.045207                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.055235                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046674                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 82572.505602                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14288.006322                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 82572.505602                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14288.006322                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1910280                       # number of writebacks
system.cpu3.dcache.writebacks::total          1910280                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      1417679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1417679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      1417679                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1417679                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 110725357587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 110725357587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 110725357587                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 110725357587                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.055235                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.008076                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.055235                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.008076                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 78103.264270                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78103.264270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 78103.264270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78103.264270                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7900525                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76795970                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     13446394                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       90242364                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      5950058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      1221613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7171671                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 105962658456                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 105962658456                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82746028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     14668007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     97414035                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.071907                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.083284                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073621                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 86739.956480                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14775.170034                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      1221613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1221613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 100521024870                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 100521024870                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.083284                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012540                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 82285.490470                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82285.490470                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66300235                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     10802024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      77102259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       825240                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       196066                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1021306                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  11098648714                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11098648714                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67125475                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     10998090                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     78123565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.012294                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.017827                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013073                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 56606.697306                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 10867.113983                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       196066                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       196066                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  10204332717                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10204332717                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.017827                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002510                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 52045.396535                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52045.396535                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3154204                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       265161                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3419365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13445                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data         3928                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        17373                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data    117054440                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    117054440                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3167649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       269089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      3436738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.014597                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005055                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 29800.010183                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6737.721752                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         3928                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3928                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data     98773538                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     98773538                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.014597                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 25146.012729                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25146.012729                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3103855                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       253552                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3357407                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        57038                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        13635                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        70673                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    300662384                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    300662384                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3160893                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       267187                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3428080                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.018045                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.051032                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020616                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 22050.779905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4254.275098                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        13635                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        13635                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    237884643                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    237884643                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.051032                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003977                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17446.618482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17446.618482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      4447140                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4447140                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      3929898                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3929898                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           50.588547                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          182402532                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8149594                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            22.381794                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930569666                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    32.437875                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    18.150673                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.506842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.283604                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.790446                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        190552012                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       190552012                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   958046553998                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1983140683                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    338175346                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2321316029                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1983140683                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    338175346                       # number of overall hits
system.cpu0.icache.overall_hits::total     2321316029                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          836                       # number of overall misses
system.cpu0.icache.overall_misses::total          836                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst   1983141519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    338175346                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2321316865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1983141519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    338175346                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2321316865                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu0.icache.writebacks::total              212                       # number of writebacks
system.cpu0.icache.replacements                   212                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1983140683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    338175346                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2321316029                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1983141519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    338175346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2321316865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.839567                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2321316865                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              836                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2776694.814593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   623.839567                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.999743                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90531358571                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90531358571                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706740372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    126024663                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       832765035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706740372                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    126024663                       # number of overall hits
system.cpu0.dcache.overall_hits::total      832765035                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9684217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      1332860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11017077                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9684217                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      1332860                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11017077                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  14500742154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14500742154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  14500742154                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14500742154                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716424589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    127357523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    843782112                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716424589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    127357523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    843782112                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013517                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.010465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013517                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.010465                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013057                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 10879.418809                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  1316.205937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 10879.418809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  1316.205937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5555498                       # number of writebacks
system.cpu0.dcache.writebacks::total          5555498                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      1332860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1332860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      1332860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1332860                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  13389136914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13389136914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  13389136914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13389136914                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.010465                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.010465                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001580                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10045.418809                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10045.418809                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10045.418809                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10045.418809                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11016901                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391629453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data     71872978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      463502431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6140498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      1332846                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7473344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  14500590366                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14500590366                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397769951                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data     73205824                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    470975775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.018207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 10879.419202                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  1940.308163                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1332846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1332846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  13388996802                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13388996802                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.018207                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10045.419202                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10045.419202                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315110919                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data     54151685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     369262604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data           14                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543733                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data       151788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       151788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318654638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data     54151699                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    372806337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009506                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data        10842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.042833                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data       140112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       140112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18631290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data      3738900                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22370190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data        75894                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total        75894                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18631363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data      3738907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22370270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data        10842                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   948.675000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data        70056                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        70056                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18631363                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data      3738907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22370270                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18631363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data      3738907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22370270                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998994                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          888522652                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11017157                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            80.648996                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   195.130897                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    60.868097                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.762230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.237766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      28443742021                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     28443742021                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15816                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    74906.266979                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51792.088511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7907    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2432366                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957454270145                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    592283853                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  407467893362                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2002118206                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    308679474                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2310797680                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2002118206                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    308679474                       # number of overall hits
system.cpu1.icache.overall_hits::total     2310797680                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          930                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           930                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          930                       # number of overall misses
system.cpu1.icache.overall_misses::total          930                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst   2002119136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    308679474                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2310798610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2002119136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    308679474                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2310798610                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu1.icache.writebacks::total              306                       # number of writebacks
system.cpu1.icache.replacements                   306                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2002118206                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    308679474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2310797680                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          930                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          930                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2002119136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    308679474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2310798610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.417952                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2310798610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              930                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2484729.688172                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   623.417952                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.999067                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999067                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      90121146720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     90121146720                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725718380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    122583974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       848302354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725718380                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    122583974                       # number of overall hits
system.cpu1.dcache.overall_hits::total      848302354                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10527227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data       639549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11166776                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10527227                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data       639549                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11166776                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data  30856796121                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30856796121                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data  30856796121                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30856796121                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736245607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    123223523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    859469130                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736245607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    123223523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    859469130                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.005190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012993                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.005190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012993                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 48247.743521                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  2763.268120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 48247.743521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  2763.268120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6085553                       # number of writebacks
system.cpu1.dcache.writebacks::total          6085553                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data       639549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data       639549                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639549                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data  30323412255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30323412255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data  30323412255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30323412255                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.005190                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000744                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.005190                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000744                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 47413.743521                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47413.743521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 47413.743521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47413.743521                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9556793                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387093484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     68250915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      455344399                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5081721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data       338513                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5420234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data   9775962018                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9775962018                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392175205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     68589428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    460764633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012958                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.004935                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011764                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 28879.133203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  1803.605161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data       338513                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       338513                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data   9493642176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9493642176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 28045.133203                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28045.133203                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338624896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     54333059                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     392957955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5445506                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data       301036                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5746542                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data  21080834103                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21080834103                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344070402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     54634095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    398704497                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.005510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 70027.618301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  3668.438185                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       301036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       301036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  20829770079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20829770079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 69193.618301                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69193.618301                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31799817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data      6803347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     38603164                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        31069                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data         9555                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        40624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data    348590733                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    348590733                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31830886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data      6812902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     38643788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000976                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.001402                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.001051                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36482.546625                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8580.906188                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         9555                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9555                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    340621863                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    340621863                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.001402                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 35648.546625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35648.546625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31294933                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data      6677586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     37972519                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       521664                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       132193                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       653857                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data   4491979044                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4491979044                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31816597                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data      6809779                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     38626376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.019412                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016928                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 33980.460720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6869.971636                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       132193                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       132193                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data   4383532356                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4383532356                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.019412                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.003422                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 33160.094377                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 33160.094377                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data     95424195                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     95424195                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data     93621921                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     93621921                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.424469                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          936741457                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10527398                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            88.981290                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   193.908089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    61.516380                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.757453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.240298                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      29986184806                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     29986184806                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           59                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 520292.448276                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 611984.614884                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        36044                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      2290263                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 377269642419                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED     15088481                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 988229716460                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           67                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 216218.090909                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 448227.877236                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        35568                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value      1945706                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 404352210877                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      7135197                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 961155101286                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3064238                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1340856                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1195370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          243767                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        252421                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         461782                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1355                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          163354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      3998601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2696162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      2246691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8941454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    215641088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    171151616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    179160320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              565953024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3935037                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102038016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5966702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.222429                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.415878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4639536     77.76%     77.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1327166     22.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5966702                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4171110092                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2779027695                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1169988857                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1594506071                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1561478117                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           59                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 311297.620690                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 438485.680200                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        36096                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value      1469696                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 373333886965                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      9027631                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 992171532764                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.data         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data     10685312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data     76210048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data     76364800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data     75892096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data     75096960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data     74562688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data     74370432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data     80850688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data     81370880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data     82582528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data     75089024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data     73880320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data     73830272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data     79817856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data     80807936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data     81280384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     76593792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1249291136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    325818240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      325818240                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data        83479                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data       595391                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data       596600                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data       592907                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data       586695                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data       582521                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data       581019                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data       631646                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data       635710                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data       645176                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data       586633                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data       577190                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data       576799                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data       623577                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data       631312                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data       635003                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       598389                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            9760087                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2545455                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2545455                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.data         5340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     26223691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    187033259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    187413048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    186252947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    184301539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    182990339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    182518508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    198422230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    199698875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    202672479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    184282063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    181315685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    181192858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    195887473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    198317309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    199476782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    187975036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data         7225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3065986686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     799616964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           799616964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     799616964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data         5340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     26223691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    187033259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    187413048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    186252947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    184301539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    182990339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    182518508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    198422230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    199698875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    202672479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    184282063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    181315685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    181192858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    195887473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    198317309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    199476782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    187975036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data         7225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          3865603650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3959234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    157537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   1025993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   1022260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   1013319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   1016321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   1008893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   1015815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   1066631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   1070362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   1084691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   1017562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   1007545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   1008432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   1064279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   1064666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   1071975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   1031467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000043780212                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       238894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       238894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           25223263                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3732546                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    9760089                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2545455                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 19520178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5090910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               2772350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              1131676                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2851716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           450578                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1325517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           963086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           684867                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           798756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           985579                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           661395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           957510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1674665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         2055901                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          696440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          814678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          689397                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          372334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          765409                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           241228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           278572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           245980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           139743                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           247069                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           246943                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           263974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           229124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           238402                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           141223                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          211552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          250072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          228408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          579997                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          168299                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          248618                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      4.19                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.64                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                610285977512                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               83739140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           924307752512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    36439.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               55189.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                10345971                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2561485                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.78                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.70                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             19520178                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5090910                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3004637                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3348079                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                2966157                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                2920858                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                1561314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                1398571                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                 588290                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                 490273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 184038                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 148122                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                 54462                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                 43430                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                 15888                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                 12643                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                  4576                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                  3557                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                  1259                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                   955                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                   323                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                   240                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                    70                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 36115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 42265                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                113623                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                183772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                216311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                242110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                248015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                252395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                252145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                252258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                252394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                253104                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                252941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                251339                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                249493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                247018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                244838                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                243506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                120297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                  3273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  1368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                   354                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                    55                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      7799561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   169.913120                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   154.118344                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    96.014188                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       126221      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5898217     75.62%     77.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      1253544     16.07%     93.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       343106      4.40%     97.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       109060      1.40%     99.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        42722      0.55%     99.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        15375      0.20%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6164      0.08%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         5152      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      7799561                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       238894                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     70.105561                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    64.836675                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    27.663508                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15           280      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31         9338      3.91%      4.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        39852     16.68%     20.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        59362     24.85%     45.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79        52691     22.06%     67.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        36096     15.11%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        21334      8.93%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        10896      4.56%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143         5289      2.21%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159         2254      0.94%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175          934      0.39%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191          352      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207          142      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       238894                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       238894                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.573058                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.529091                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.275807                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          189655     79.39%     79.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            5871      2.46%     81.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18597      7.78%     89.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           13940      5.84%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5219      2.18%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            3822      1.60%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             906      0.38%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             650      0.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             113      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              92      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       238894                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            1071860992                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              177430400                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              253389056                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1249291392                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           325818240                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     2630.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      621.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  3065.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   799.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       25.41                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   20.55                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   4.86                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 407467812992                       # Total gap between requests
system.mem_ctrls0.avgGap                     33112.54                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data     10082368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data     65663552                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data     65424640                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data     64852416                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data     65044544                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data     64569152                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data     65012160                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data     68264384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data     68503168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data     69420224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data     65123968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data     64482880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data     64539648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data     68113856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data     68138624                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data     68606400                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     66013888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    253389056                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 5340.298058936418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 24743956.920901954174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 161150247.834775060415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 160563914.521421849728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 159159573.199511528015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 159631090.104597628117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 158464392.046309977770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 159551613.904073446989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 167533160.555923849344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 168119179.734097123146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 170369801.230758875608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 159826010.983748793602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 158252664.935032159090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 158391983.887334406376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 167163737.584317415953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 167224522.741635292768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 168372529.756716668606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 162010035.822263836861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 7225.109138561036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 621862630.474508881569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       166958                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      1190782                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      1193202                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      1185816                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      1173390                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      1165042                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      1162038                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      1263292                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      1271420                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      1290352                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      1173266                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      1154380                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      1153598                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      1247154                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      1262624                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      1270006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      1196778                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5090910                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data      2397748                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data   8594357491                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data  56850195014                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data  56653672620                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data  56140555565                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data  56160866946                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data  55652992321                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data  56276703919                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data  58306224360                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data  58814018217                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data  59301201972                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data  56491635753                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data  55646267344                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data  56352603621                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data  58299923851                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data  58949407185                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data  58885322861                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  56926804718                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data      2601006                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 10253518673287                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     70522.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     51476.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     47741.90                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     47480.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     47343.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     47862.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     47769.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     48429.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     46154.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     46258.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     45957.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     48149.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     48204.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     48849.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     46746.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     46688.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     46366.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     47566.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     56543.61                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   2014083.67                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   62.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         26859744660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         14276266290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        57308010480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       10787500620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    32164725840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    184619935680                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       998188800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      327014372370                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       802.552490                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1101158176                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  13606060000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 392760675186                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         28829227980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         15323067705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        62271467160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        9879544260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    32164725840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    184761768210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       878794080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      334108595235                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       819.962998                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    761591307                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  13606060000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 393100242055                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.data         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data     10875392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data     87433728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data     87262464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data     87491712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data     89569792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data     89208192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data     89713152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data     83501184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data     83652352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data     84508288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data     89175552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data     89056256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data     88840192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data     85526272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data     82920576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data     83491200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     87823232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1400054016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    335837312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      335837312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data        84964                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data       683076                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data       681738                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data       683529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data       699764                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data       696939                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data       700884                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data       652353                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data       653534                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data       660221                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data       696684                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data       695752                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data       694064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data       668174                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data       647817                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data       652275                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       686119                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           10937922                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2623729                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2623729                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.data         4398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     26690181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    214578202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    214157889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst          628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    214720505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    219820490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst          628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    218933058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    220172321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    204927027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    205298021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    207398643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    218852954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    218560180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    218029920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    209896960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    203502110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    204902524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    215534116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data         5340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3435986096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst          628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst          628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     824205582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           824205582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     824205582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data         4398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     26690181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    214578202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    214157889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst          628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    214720505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    219820490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst          628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    218933058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    220172321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    204927027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    205298021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    207398643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    218852954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    218560180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    218029920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    209896960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    203502110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    204902524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    215534116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data         5340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4260191677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3871786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    157558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   1209768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   1177342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   1167003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   1183700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   1183578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   1201207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   1153037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   1154997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   1169794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   1186061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   1199910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   1189728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   1162152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   1155701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   1164701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   1203151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000046442958                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       235136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       235136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           28474877                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3651307                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   10937924                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2623729                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 21875848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5247458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               2856390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              1375672                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1968061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           576143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1536614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           516498                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           562992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           641860                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          5362582                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           772817                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           239158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           375370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1803714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         1121732                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          446785                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         1359042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          441481                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1294609                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           269174                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           248263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           272437                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           110990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           229324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           267567                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           231551                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           242420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           239445                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           114173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          233035                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          230590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          254296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          526981                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          137253                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          264260                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.43                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.78                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                654325487334                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               95097290000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           1010940324834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    34402.95                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               53152.95                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                13067362                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2500429                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.58                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             21875848                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5247458                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3218772                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3636025                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                3286377                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                3240756                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                1834207                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                1642814                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 753626                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 634392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 268919                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 221088                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 95488                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                 79088                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 36086                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 30447                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 14460                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 12031                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  5585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  4580                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  1971                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                  1515                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   566                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   411                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    85                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 27588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 33154                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 99226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                179076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                208344                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                237882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                243391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                248058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                247906                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                248134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                248281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                248876                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                248640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                247078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                245080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                242905                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                240751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                239377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                132538                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                  3305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                  1512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                   367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   201                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      7323410                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   200.048159                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   167.430533                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   165.372322                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       115099      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      5190902     70.88%     72.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      1170992     15.99%     88.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       373848      5.10%     93.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       162384      2.22%     95.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        91072      1.24%     97.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        56161      0.77%     97.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        38252      0.52%     98.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       124700      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      7323410                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       235136                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     80.886806                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    74.668854                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    32.176534                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15           157      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31         5063      2.15%      2.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        25608     10.89%     13.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        45732     19.45%     32.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79        48917     20.80%     53.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        41018     17.44%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        29805     12.68%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        18325      7.79%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        10126      4.31%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         5351      2.28%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         2674      1.14%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1329      0.57%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          572      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          285      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          100      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           46      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       235136                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       235136                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.466041                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.429303                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.165992                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          195151     82.99%     82.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5811      2.47%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           13853      5.89%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           12024      5.11%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3742      1.59%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            3230      1.37%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             675      0.29%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             503      0.21%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              63      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              56      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       235136                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            1217245312                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              182808960                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              247792576                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             1400054272                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           335837312                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     2987.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      608.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3435.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   824.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       28.09                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   23.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   4.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 407467871930                       # Total gap between requests
system.mem_ctrls1.avgGap                     30045.59                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data     10083712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data     77425152                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data     75349888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data     74688192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data     75756800                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data     75748992                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data     76877248                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data     73794368                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data     73919808                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data     74866816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data     75907904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data     76794240                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data     76142592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data     74377728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data     73964864                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data     74540864                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     77001664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    247792576                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 4397.892519124109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 24747255.340291298926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 190015344.181276261806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 184922270.508950591087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 628.270359874873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 183298348.696264028549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 185920906.245971709490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 628.270359874873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 185901743.999995529652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 188670688.543554067612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 181104742.734760910273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 181412595.211099594831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 183736724.339866697788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 186291742.825887858868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 188466971.879364639521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 186867709.678303122520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 182536413.817325770855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 181523170.794437557459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 182936779.104156017303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 188976027.938453227282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 5340.298058936418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 608127855.069694280624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       169928                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      1366152                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      1363476                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      1367058                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      1399528                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      1393878                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      1401770                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      1304706                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      1307068                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      1320442                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      1393368                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      1391504                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      1388128                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      1336350                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      1295634                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      1304550                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      1372238                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5247458                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data      1468670                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data   8749809467                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data  63390670291                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data  62663092727                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst       140000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data  62358259197                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data  63101846059                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst       162496                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data  63087641155                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data  64134122033                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data  60896366082                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data  61069849752                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data  61779283950                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data  63884958186                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data  63713627402                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data  63624978209                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data  61652938240                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data  61496121392                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data  61779328588                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  63553275130                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data      2385808                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 10308926047539                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     52452.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     51491.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     46400.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     45958.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     45614.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     45087.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     40624.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     45260.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     45752.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     46674.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     46722.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     46786.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     45849.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     45787.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     45835.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     46135.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     47464.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     47356.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     46313.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     70170.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1964556.18                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   68.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         23863700700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         12683827365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        50564701740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       10440172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    32164725840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    184480593480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1115587200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      315313308585                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       773.835960                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   1382827496                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  13606060000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 392479005866                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         28425553800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         15108513585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        85234206960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        9770409720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    32164725840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    185013668310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       666683520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      356383761735                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       874.630290                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    242618122                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  13606060000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 393619215240                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      1332836                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       127404                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data       748857                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2209097                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      1332836                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       127404                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data       748857                       # number of overall hits
system.l2.overall_hits::total                 2209097                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data       376195                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::total                 376266                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.data           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data       376195                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data           40                       # number of overall misses
system.l2.overall_misses::total                376266                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.data      3521148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data  24135905724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data      4540713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24143967585                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data      3521148                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data  24135905724                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data      4540713                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24143967585                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.data      1332867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data       503599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data       748897                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2585363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      1332867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data       503599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data       748897                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2585363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.747013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.000053                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.747013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.000053                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.data 113585.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 64157.965215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 113517.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 64167.284806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 113585.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 64157.965215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 113517.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 64167.284806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152023                       # number of writebacks
system.l2.writebacks::total                    152023                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.data           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data       376195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            376266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data       376195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           376266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.data      3255789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  20920144214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data      4199818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20927599821                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data      3255789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  20920144214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data      4199818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20927599821                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.747013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.747013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 105025.451613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 55609.841210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 104995.450000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55619.162563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 105025.451613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 55609.841210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 104995.450000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55619.162563                       # average overall mshr miss latency
system.l2.replacements                         152290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1188833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1188833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1188833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1188833                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data       145505                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             145505                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data   4596477819                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   4596477819                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       145505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           145505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 31589.827284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31589.827284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       145505                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        145505                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data   3352888006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3352888006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23043.111962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23043.111962                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       131997                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           131997                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data   4220005062                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   4220005062                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       131997                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         131997                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 31970.461920                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31970.461920                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       131997                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       131997                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data   3107892152                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   3107892152                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23545.172633                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23545.172633                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data          196                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          196                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data     90777752                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total     90777752                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data          196                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          196                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 463151.795918                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 463151.795918                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data          196                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          196                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data     72302810                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     72302810                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 368891.887755                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 368891.887755                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       155381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              155387                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  15853498494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data       694722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15854193216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       155531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            155551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 102029.839517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data       115787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102030.370726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       155381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         155387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  14525462057                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data       642817                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14526104874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 93482.871503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 107136.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93483.398701                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      1332822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       127254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data       748857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2208933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       220814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          220879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data      3521148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data   8282407230                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data      3845991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8289774369                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1332853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data       348068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data       748891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2429812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.634399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.000045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 113585.419355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 37508.524052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 113117.382353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37530.839822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       220814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       220879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data      3255789                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data   6394682157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data      3557001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6401494947                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.634399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.000045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 105025.451613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 28959.586607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 104617.676471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28981.908407                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1365514447360                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32765.778444                       # Cycle average of tags in use
system.l2.tags.total_refs                    25076775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    411025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     61.010340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks              7                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    2086.945395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data    3020.583704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1326.073449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data     5.742272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 26311.032257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data     8.401367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.092181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.040469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.802949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28866                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84330209                       # Number of tag accesses
system.l2.tags.data_accesses                 84330209                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
