

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label11'
================================================================
* Date:           Sat Nov  9 22:02:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       33|  30.000 ns|  0.330 us|    3|   33|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- decoder_label11  |        1|       31|         1|          1|          1|  1 ~ 31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    37|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     40|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     40|    73|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |j_18_fu_79_p2        |         +|   0|  0|  13|           5|           1|
    |sub_ln278_fu_88_p2   |         -|   0|  0|  13|           3|           5|
    |icmp_ln277_fu_74_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  37|          14|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_16_fu_44               |   9|          2|    5|         10|
    |p_Val2_s_fu_40           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   39|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_16_fu_44               |   5|   0|    5|          0|
    |p_Val2_s_fu_40           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label11|  return value|
|sub228                  |   in|    5|     ap_none|                            sub228|        scalar|
|result_V_25_out         |  out|   32|      ap_vld|                   result_V_25_out|       pointer|
|result_V_25_out_ap_vld  |  out|    1|      ap_vld|                   result_V_25_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_16 = alloca i32 1"   --->   Operation 5 'alloca' 'j_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub228_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub228"   --->   Operation 6 'read' 'sub228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %j_16"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc235"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j = load i5 %j_16" [decoder.cpp:277]   --->   Operation 10 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.44ns)   --->   "%icmp_ln277 = icmp_ult  i5 %j, i5 %sub228_read" [decoder.cpp:277]   --->   Operation 12 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.86ns)   --->   "%j_18 = add i5 %j, i5 1" [decoder.cpp:277]   --->   Operation 14 'add' 'j_18' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %if.end251.loopexit5.exitStub, void %for.inc235.split" [decoder.cpp:277]   --->   Operation 15 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 16 'load' 'p_Val2_load' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [decoder.cpp:275]   --->   Operation 17 'specloopname' 'specloopname_ln275' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.86ns)   --->   "%sub_ln278 = sub i5 30, i5 %j" [decoder.cpp:278]   --->   Operation 18 'sub' 'sub_ln278' <Predicate = (icmp_ln277)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln804 = zext i5 %sub_ln278"   --->   Operation 19 'zext' 'zext_ln804' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_load, i32 %zext_ln804, i1 0"   --->   Operation 20 'bitset' 'p_Result_s' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln277 = store i5 %j_18, i5 %j_16" [decoder.cpp:277]   --->   Operation 21 'store' 'store_ln277' <Predicate = (icmp_ln277)> <Delay = 1.61>
ST_2 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln277 = store i32 %p_Result_s, i32 %p_Val2_s" [decoder.cpp:277]   --->   Operation 22 'store' 'store_ln277' <Predicate = (icmp_ln277)> <Delay = 1.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc235" [decoder.cpp:277]   --->   Operation 23 'br' 'br_ln277' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_load_10 = load i32 %p_Val2_s"   --->   Operation 24 'load' 'p_Val2_load_10' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_V_25_out, i32 %p_Val2_load_10"   --->   Operation 25 'write' 'write_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub228]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_25_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s              (alloca           ) [ 011]
j_16                  (alloca           ) [ 011]
sub228_read           (read             ) [ 011]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j                     (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln277            (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_18                  (add              ) [ 000]
br_ln277              (br               ) [ 000]
p_Val2_load           (load             ) [ 000]
specloopname_ln275    (specloopname     ) [ 000]
sub_ln278             (sub              ) [ 000]
zext_ln804            (zext             ) [ 000]
p_Result_s            (bitset           ) [ 000]
store_ln277           (store            ) [ 000]
store_ln277           (store            ) [ 000]
br_ln277              (br               ) [ 000]
p_Val2_load_10        (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub228">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub228"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_V_25_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_25_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_Val2_s_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_16_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_16/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sub228_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub228_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln0_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="5" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="j_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln277_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="1"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="j_18_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_18/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_Val2_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_ln278_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln278/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln804_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln804/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln277_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="1"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln277_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Val2_load_10_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_10/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_Val2_s_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_16_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="137" class="1005" name="sub228_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub228_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="71" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="85" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="79" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="98" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="125"><net_src comp="40" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="44" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="140"><net_src comp="48" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_25_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label11 : sub228 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln277 : 1
		j_18 : 1
		br_ln277 : 2
		sub_ln278 : 1
		zext_ln804 : 2
		p_Result_s : 3
		store_ln277 : 2
		store_ln277 : 4
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |       j_18_fu_79       |    0    |    13   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln278_fu_88    |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln277_fu_74    |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   | sub228_read_read_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln804_fu_94    |    0    |    0    |
|----------|------------------------|---------|---------|
|  bitset  |    p_Result_s_fu_98    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    35   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    j_16_reg_130   |    5   |
|  p_Val2_s_reg_122 |   32   |
|sub228_read_reg_137|    5   |
+-------------------+--------+
|       Total       |   42   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   35   |
+-----------+--------+--------+
