```verilog
module mod_a ( 
    output out1, 
    output out2, 
    input in1, 
    input in2, 
    input in3, 
    input in4
);
// Module functionality goes here
// This is just a placeholder for demonstration purposes
assign out1 = in1 & in2; // Example logic
assign out2 = in3 | in4; // Example logic
endmodule

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);

    // Instantiate mod_a and connect by port names
    mod_a u_mod_a (
        .out1(out1),
        .out2(out2),
        .in1(a),
        .in2(b),
        .in3(c),
        .in4(d)
    );

endmodule
```