`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 1
 

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
 
 
 
 
 
 
 
 

`line 12 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
 

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
 
`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 1
 
`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
 
 
 
 
 
 
 

`line 13 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
















`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 


`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 







`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 78 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 








`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 













`line 101 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 113 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 141 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 









`line 168 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 183 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 199 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 






`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 2
`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0


`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
module fpnew_fma_multi #(
  parameter fpnew_pkg::fmt_logic_t   FpFmtConfig = '1,
  parameter int unsigned             NumPipeRegs = 0,
  parameter fpnew_pkg::pipe_config_t PipeConfig  = fpnew_pkg::BEFORE,
  parameter type                     TagType     = logic,
  parameter type                     AuxType     = logic,
   
  localparam int unsigned WIDTH       = fpnew_pkg::max_fp_width(FpFmtConfig),
  localparam int unsigned NUM_FORMATS = fpnew_pkg::NUM_FP_FORMATS
) (
  input  logic                        clk_i,
  input  logic                        rst_ni,
   
  input  logic [2:0][WIDTH-1:0]       operands_i,  
  input  logic [NUM_FORMATS-1:0][2:0] is_boxed_i,  
  input  fpnew_pkg::roundmode_e       rnd_mode_i,
  input  fpnew_pkg::operation_e       op_i,
  input  logic                        op_mod_i,
  input  fpnew_pkg::fp_format_e       src_fmt_i,  
  input  fpnew_pkg::fp_format_e       dst_fmt_i,  
  input  TagType                      tag_i,
  input  AuxType                      aux_i,
   
  input  logic                        in_valid_i,
  output logic                        in_ready_o,
  input  logic                        flush_i,
   
  output logic [WIDTH-1:0]            result_o,
  output fpnew_pkg::status_t          status_o,
  output logic                        extension_bit_o,
  output TagType                      tag_o,
  output AuxType                      aux_o,
   
  output logic                        out_valid_o,
  input  logic                        out_ready_i,
   
  output logic                        busy_o
);

`line 57 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
  localparam fpnew_pkg::fp_encoding_t SUPER_FORMAT = fpnew_pkg::super_format(FpFmtConfig);

`line 63 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  localparam int unsigned SUPER_EXP_BITS = SUPER_FORMAT.exp_bits;
  localparam int unsigned SUPER_MAN_BITS = SUPER_FORMAT.man_bits;

`line 66 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  localparam int unsigned PRECISION_BITS = SUPER_MAN_BITS + 1;
   
  localparam int unsigned LOWER_SUM_WIDTH  = 2 * PRECISION_BITS + 3;
  localparam int unsigned LZC_RESULT_WIDTH = $clog2(LOWER_SUM_WIDTH);
   
   
   
  localparam int unsigned EXP_WIDTH = fpnew_pkg::maximum(SUPER_EXP_BITS + 2, LZC_RESULT_WIDTH);
   
  localparam int unsigned SHIFT_AMOUNT_WIDTH = $clog2(3 * PRECISION_BITS + 5);
   
  localparam NUM_INP_REGS = PipeConfig == fpnew_pkg::BEFORE
                            ? NumPipeRegs
                            : (PipeConfig == fpnew_pkg::DISTRIBUTED
                               ? ((NumPipeRegs + 1) / 3)  
                               : 0);  
  localparam NUM_MID_REGS = PipeConfig == fpnew_pkg::INSIDE
                          ? NumPipeRegs
                          : (PipeConfig == fpnew_pkg::DISTRIBUTED
                             ? ((NumPipeRegs + 2) / 3)  
                             : 0);  
  localparam NUM_OUT_REGS = PipeConfig == fpnew_pkg::AFTER
                            ? NumPipeRegs
                            : (PipeConfig == fpnew_pkg::DISTRIBUTED
                               ? (NumPipeRegs / 3)  
                               : 0);  

`line 94 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  typedef struct packed {
    logic                      sign;
    logic [SUPER_EXP_BITS-1:0] exponent;
    logic [SUPER_MAN_BITS-1:0] mantissa;
  } fp_t;

`line 103 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
  logic [2:0][WIDTH-1:0] operands_q;
  fpnew_pkg::fp_format_e src_fmt_q;
  fpnew_pkg::fp_format_e dst_fmt_q;

`line 111 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0]       inp_pipe_operands_q;
  logic                  [0:NUM_INP_REGS][NUM_FORMATS-1:0][2:0] inp_pipe_is_boxed_q;
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
  logic                  [0:NUM_INP_REGS]                       inp_pipe_op_mod_q;
  fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_src_fmt_q;
  fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
  TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
  AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
  logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
   
  logic [0:NUM_INP_REGS] inp_pipe_ready;

`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign inp_pipe_operands_q[0] = operands_i;
  assign inp_pipe_is_boxed_q[0] = is_boxed_i;
  assign inp_pipe_rnd_mode_q[0] = rnd_mode_i;
  assign inp_pipe_op_q[0]       = op_i;
  assign inp_pipe_op_mod_q[0]   = op_mod_i;
  assign inp_pipe_src_fmt_q[0]  = src_fmt_i;
  assign inp_pipe_dst_fmt_q[0]  = dst_fmt_i;
  assign inp_pipe_tag_q[0]      = tag_i;
  assign inp_pipe_aux_q[0]      = aux_i;
  assign inp_pipe_valid_q[0]    = in_valid_i;
   
  assign in_ready_o = inp_pipe_ready[0];
   
  for (genvar i = 0; i < NUM_INP_REGS; i++) begin : gen_input_pipeline
     
    logic reg_ena;
     
     
     
    assign inp_pipe_ready[i] = inp_pipe_ready[i+1] | ~inp_pipe_valid_q[i+1];
     
    
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                      
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                  
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                                     
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_valid_q[i+1] <= (1'b0);                                              
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                         
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (inp_pipe_ready[i]) ? (inp_pipe_valid_q[i]) : (inp_pipe_valid_q[i+1]);       
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                    
`line 147 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
     
    assign reg_ena = inp_pipe_ready[i] & inp_pipe_valid_q[i];
     
    
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_operands_q[i+1] <= ('0);                                                                 
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_operands_q[i+1] <= (reg_ena) ? (inp_pipe_operands_q[i]) : (inp_pipe_operands_q[i+1]);                                                        
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 151 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_is_boxed_q[i+1] <= ('0);                                                                 
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_is_boxed_q[i+1] <= (reg_ena) ? (inp_pipe_is_boxed_q[i]) : (inp_pipe_is_boxed_q[i+1]);                                                        
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_rnd_mode_q[i+1] <= (fpnew_pkg::RNE);                                                                 
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_rnd_mode_q[i+1] <= (reg_ena) ? (inp_pipe_rnd_mode_q[i]) : (inp_pipe_rnd_mode_q[i+1]);                                                        
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 153 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_op_q[i+1] <= (fpnew_pkg::FMADD);                                                                 
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_op_q[i+1] <= (reg_ena) ? (inp_pipe_op_q[i]) : (inp_pipe_op_q[i+1]);                                                        
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_op_mod_q[i+1] <= ('0);                                                                 
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_op_mod_q[i+1] <= (reg_ena) ? (inp_pipe_op_mod_q[i]) : (inp_pipe_op_mod_q[i+1]);                                                        
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 155 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_src_fmt_q[i+1] <= (fpnew_pkg::fp_format_e'(0));                                                                 
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_src_fmt_q[i+1] <= (reg_ena) ? (inp_pipe_src_fmt_q[i]) : (inp_pipe_src_fmt_q[i+1]);                                                        
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 156 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_dst_fmt_q[i+1] <= (fpnew_pkg::fp_format_e'(0));                                                                 
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_dst_fmt_q[i+1] <= (reg_ena) ? (inp_pipe_dst_fmt_q[i]) : (inp_pipe_dst_fmt_q[i+1]);                                                        
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_tag_q[i+1] <= (reg_ena) ? (inp_pipe_tag_q[i]) : (inp_pipe_tag_q[i+1]);                                                        
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      inp_pipe_aux_q[i+1] <= (reg_ena) ? (inp_pipe_aux_q[i]) : (inp_pipe_aux_q[i+1]);                                                        
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
  end
   
  assign operands_q = inp_pipe_operands_q[NUM_INP_REGS];
  assign src_fmt_q  = inp_pipe_src_fmt_q[NUM_INP_REGS];
  assign dst_fmt_q  = inp_pipe_dst_fmt_q[NUM_INP_REGS];

`line 166 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic        [NUM_FORMATS-1:0][2:0]                     fmt_sign;
  logic signed [NUM_FORMATS-1:0][2:0][SUPER_EXP_BITS-1:0] fmt_exponent;
  logic        [NUM_FORMATS-1:0][2:0][SUPER_MAN_BITS-1:0] fmt_mantissa;

`line 173 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  fpnew_pkg::fp_info_t [NUM_FORMATS-1:0][2:0] info_q;

`line 175 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : fmt_init_inputs
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 182 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (FpFmtConfig[fmt]) begin : active_format
      logic [2:0][FP_WIDTH-1:0] trimmed_ops;

`line 185 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
       
      fpnew_classifier #(
        .FpFormat    ( fpnew_pkg::fp_format_e'(fmt) ),
        .NumOperands ( 3                            )
      ) i_fpnew_classifier (
        .operands_i ( trimmed_ops                            ),
        .is_boxed_i ( inp_pipe_is_boxed_q[NUM_INP_REGS][fmt] ),
        .info_o     ( info_q[fmt]                            )
      );
      for (genvar op = 0; op < 3; op++) begin : gen_operands
        assign trimmed_ops[op]       = operands_q[op][FP_WIDTH-1:0];
        assign fmt_sign[fmt][op]     = operands_q[op][FP_WIDTH-1];
        assign fmt_exponent[fmt][op] = signed'({1'b0, operands_q[op][MAN_BITS+:EXP_BITS]});
        assign fmt_mantissa[fmt][op] = {info_q[fmt][op].is_normal, operands_q[op][MAN_BITS-1:0]} <<
                                       (SUPER_MAN_BITS - MAN_BITS);  
      end
    end else begin : inactive_format
      assign info_q[fmt]                 = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_sign[fmt]               = fpnew_pkg::DONT_CARE;              
      assign fmt_exponent[fmt]           = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_mantissa[fmt]           = '{default: fpnew_pkg::DONT_CARE};  
    end
  end

`line 209 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  fp_t                 operand_a, operand_b, operand_c;
  fpnew_pkg::fp_info_t info_a,    info_b,    info_c;

`line 212 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
   
   
   
   
   
   
   
   
  always_comb begin : op_select

`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
     
    operand_a = {fmt_sign[src_fmt_q][0], fmt_exponent[src_fmt_q][0], fmt_mantissa[src_fmt_q][0]};
    operand_b = {fmt_sign[src_fmt_q][1], fmt_exponent[src_fmt_q][1], fmt_mantissa[src_fmt_q][1]};
    operand_c = {fmt_sign[dst_fmt_q][2], fmt_exponent[dst_fmt_q][2], fmt_mantissa[dst_fmt_q][2]};
    info_a    = info_q[src_fmt_q][0];
    info_b    = info_q[src_fmt_q][1];
    info_c    = info_q[dst_fmt_q][2];

`line 234 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
     
    operand_c.sign = operand_c.sign ^ inp_pipe_op_mod_q[NUM_INP_REGS];

`line 237 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    unique case (inp_pipe_op_q[NUM_INP_REGS])
      fpnew_pkg::FMADD:  ;  
      fpnew_pkg::FNMSUB: operand_a.sign = ~operand_a.sign;  
      fpnew_pkg::ADD: begin  
        operand_a = '{sign: 1'b0, exponent: fpnew_pkg::bias(src_fmt_q), mantissa: '0};
        info_a    = '{is_normal: 1'b1, is_boxed: 1'b1, default: 1'b0};  
      end
      fpnew_pkg::MUL: begin  
        operand_c = '{sign: 1'b1, exponent: '0, mantissa: '0};
        info_c    = '{is_zero: 1'b1, is_boxed: 1'b1, default: 1'b0};  
      end
      default: begin  
        operand_a  = '{default: fpnew_pkg::DONT_CARE};
        operand_b  = '{default: fpnew_pkg::DONT_CARE};
        operand_c  = '{default: fpnew_pkg::DONT_CARE};
        info_a     = '{default: fpnew_pkg::DONT_CARE};
        info_b     = '{default: fpnew_pkg::DONT_CARE};
        info_c     = '{default: fpnew_pkg::DONT_CARE};
      end
    endcase
  end

`line 259 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic any_operand_inf;
  logic any_operand_nan;
  logic signalling_nan;
  logic effective_subtraction;
  logic tentative_sign;

`line 268 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign any_operand_inf = (| {info_a.is_inf,        info_b.is_inf,        info_c.is_inf});
  assign any_operand_nan = (| {info_a.is_nan,        info_b.is_nan,        info_c.is_nan});
  assign signalling_nan  = (| {info_a.is_signalling, info_b.is_signalling, info_c.is_signalling});
   
  assign effective_subtraction = operand_a.sign ^ operand_b.sign ^ operand_c.sign;
   
  assign tentative_sign = operand_a.sign ^ operand_b.sign;

`line 277 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic [WIDTH-1:0]   special_result;
  fpnew_pkg::status_t special_status;
  logic               result_is_special;

`line 284 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic [NUM_FORMATS-1:0][WIDTH-1:0]    fmt_special_result;
  fpnew_pkg::status_t [NUM_FORMATS-1:0] fmt_special_status;
  logic [NUM_FORMATS-1:0]               fmt_result_is_special;


`line 289 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_special_results
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 295 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    localparam logic [EXP_BITS-1:0] QNAN_EXPONENT = '1;
    localparam logic [MAN_BITS-1:0] QNAN_MANTISSA = 2**(MAN_BITS-1);
    localparam logic [MAN_BITS-1:0] ZERO_MANTISSA = '0;

`line 299 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (FpFmtConfig[fmt]) begin : active_format
      always_comb begin : special_results
        logic [FP_WIDTH-1:0] special_res;

`line 303 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
         
        special_res                = {1'b0, QNAN_EXPONENT, QNAN_MANTISSA};  
        fmt_special_status[fmt]    = '0;
        fmt_result_is_special[fmt] = 1'b0;

`line 308 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
         
         
         
         
        if ((info_a.is_inf && info_b.is_zero) || (info_a.is_zero && info_b.is_inf)) begin
          fmt_result_is_special[fmt] = 1'b1;  
          fmt_special_status[fmt].NV = 1'b1;  
         
        end else if (any_operand_nan) begin
          fmt_result_is_special[fmt] = 1'b1;            
          fmt_special_status[fmt].NV = signalling_nan;  
         
        end else if (any_operand_inf) begin
          fmt_result_is_special[fmt] = 1'b1;  
           
          if ((info_a.is_inf || info_b.is_inf) && info_c.is_inf && effective_subtraction)
            fmt_special_status[fmt].NV = 1'b1;  
           
          else if (info_a.is_inf || info_b.is_inf) begin
             
            special_res = {operand_a.sign ^ operand_b.sign, QNAN_EXPONENT, ZERO_MANTISSA};
           
          end else if (info_c.is_inf) begin
             
            special_res = {operand_c.sign, QNAN_EXPONENT, ZERO_MANTISSA};
          end
        end
         
        fmt_special_result[fmt]               = '1;
        fmt_special_result[fmt][FP_WIDTH-1:0] = special_res;
      end
    end else begin : inactive_format
      assign fmt_special_result[fmt] = '{default: fpnew_pkg::DONT_CARE};
      assign fmt_special_status[fmt] = '0;
      assign fmt_result_is_special[fmt] = 1'b0;
    end
  end

`line 346 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign result_is_special = fmt_result_is_special[dst_fmt_q];  
   
  assign special_status = fmt_special_status[dst_fmt_q];
   
  assign special_result = fmt_special_result[dst_fmt_q];  

`line 353 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic signed [EXP_WIDTH-1:0] exponent_a, exponent_b, exponent_c;
  logic signed [EXP_WIDTH-1:0] exponent_addend, exponent_product, exponent_difference;
  logic signed [EXP_WIDTH-1:0] tentative_exponent;

`line 360 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign exponent_a = signed'({1'b0, operand_a.exponent});
  assign exponent_b = signed'({1'b0, operand_b.exponent});
  assign exponent_c = signed'({1'b0, operand_c.exponent});

`line 365 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
  assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
   
  assign exponent_product = (info_a.is_zero || info_b.is_zero)  
                            ? 2 - signed'(fpnew_pkg::bias(dst_fmt_q))
                            : signed'(exponent_a + info_a.is_subnormal
                                      + exponent_b + info_b.is_subnormal
                                      - 2*signed'(fpnew_pkg::bias(src_fmt_q))
                                      + signed'(fpnew_pkg::bias(dst_fmt_q)));  
   
  assign exponent_difference = exponent_addend - exponent_product;
   
  assign tentative_exponent = (exponent_difference > 0) ? exponent_addend : exponent_product;

`line 380 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  logic [SHIFT_AMOUNT_WIDTH-1:0] addend_shamt;

`line 383 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_comb begin : addend_shift_amount
     
    if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      addend_shamt = 3 * PRECISION_BITS + 4;
     
    else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
     
    else
      addend_shamt = 0;
  end

`line 395 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic [PRECISION_BITS-1:0]   mantissa_a, mantissa_b, mantissa_c;
  logic [2*PRECISION_BITS-1:0] product;              
  logic [3*PRECISION_BITS+3:0] product_shifted;      

`line 402 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign mantissa_a = {info_a.is_normal, operand_a.mantissa};
  assign mantissa_b = {info_b.is_normal, operand_b.mantissa};
  assign mantissa_c = {info_c.is_normal, operand_c.mantissa};

`line 407 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign product = mantissa_a * mantissa_b;

`line 410 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  assign product_shifted = product << 2;  

`line 415 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic [3*PRECISION_BITS+3:0] addend_after_shift;   
  logic [PRECISION_BITS-1:0]   addend_sticky_bits;   
  logic                        sticky_before_add;    
  logic [3*PRECISION_BITS+3:0] addend_shifted;       
  logic                        inject_carry_in;      

`line 424 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
   
   
   
   
  assign {addend_after_shift, addend_sticky_bits} =
      (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;

`line 435 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  assign sticky_before_add     = (| addend_sticky_bits);

`line 437 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign addend_shifted = (effective_subtraction) ? ~addend_after_shift : addend_after_shift;
  assign inject_carry_in = effective_subtraction & ~sticky_before_add;

`line 441 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic [3*PRECISION_BITS+4:0] sum_raw;    
  logic                        sum_carry;  
  logic [3*PRECISION_BITS+3:0] sum;        
  logic                        final_sign;

`line 449 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
  assign sum_carry = sum_raw[3*PRECISION_BITS+4];

`line 453 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;

`line 456 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign final_sign = (effective_subtraction && (sum_carry == tentative_sign))
                      ? 1'b1
                      : (effective_subtraction ? 1'b0 : tentative_sign);

`line 461 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
  logic                          effective_subtraction_q;
  logic signed [EXP_WIDTH-1:0]   exponent_product_q;
  logic signed [EXP_WIDTH-1:0]   exponent_difference_q;
  logic signed [EXP_WIDTH-1:0]   tentative_exponent_q;
  logic [SHIFT_AMOUNT_WIDTH-1:0] addend_shamt_q;
  logic                          sticky_before_add_q;
  logic [3*PRECISION_BITS+3:0]   sum_q;
  logic                          final_sign_q;
  fpnew_pkg::fp_format_e         dst_fmt_q2;
  fpnew_pkg::roundmode_e         rnd_mode_q;
  logic                          result_is_special_q;
  fp_t                           special_result_q;
  fpnew_pkg::status_t            special_status_q;
   
  logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
  logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
  logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
  fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
  fpnew_pkg::fp_format_e [0:NUM_MID_REGS]                         mid_pipe_dst_fmt_q;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
  fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
  fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
  TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
  AuxType                [0:NUM_MID_REGS]                         mid_pipe_aux_q;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
   
  logic [0:NUM_MID_REGS] mid_pipe_ready;

`line 498 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign mid_pipe_eff_sub_q[0]     = effective_subtraction;
  assign mid_pipe_exp_prod_q[0]    = exponent_product;
  assign mid_pipe_exp_diff_q[0]    = exponent_difference;
  assign mid_pipe_tent_exp_q[0]    = tentative_exponent;
  assign mid_pipe_add_shamt_q[0]   = addend_shamt;
  assign mid_pipe_sticky_q[0]      = sticky_before_add;
  assign mid_pipe_sum_q[0]         = sum;
  assign mid_pipe_final_sign_q[0]  = final_sign;
  assign mid_pipe_rnd_mode_q[0]    = inp_pipe_rnd_mode_q[NUM_INP_REGS];
  assign mid_pipe_dst_fmt_q[0]     = dst_fmt_q;
  assign mid_pipe_res_is_spec_q[0] = result_is_special;
  assign mid_pipe_spec_res_q[0]    = special_result;
  assign mid_pipe_spec_stat_q[0]   = special_status;
  assign mid_pipe_tag_q[0]         = inp_pipe_tag_q[NUM_INP_REGS];
  assign mid_pipe_aux_q[0]         = inp_pipe_aux_q[NUM_INP_REGS];
  assign mid_pipe_valid_q[0]       = inp_pipe_valid_q[NUM_INP_REGS];
   
  assign inp_pipe_ready[NUM_INP_REGS] = mid_pipe_ready[0];

`line 518 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  for (genvar i = 0; i < NUM_MID_REGS; i++) begin : gen_inside_pipeline
     
    logic reg_ena;
     
     
     
    assign mid_pipe_ready[i] = mid_pipe_ready[i+1] | ~mid_pipe_valid_q[i+1];
     
    
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                      
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                  
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                                     
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_valid_q[i+1] <= (1'b0);                                              
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                         
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (mid_pipe_ready[i]) ? (mid_pipe_valid_q[i]) : (mid_pipe_valid_q[i+1]);       
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                    
`line 527 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
     
    assign reg_ena = mid_pipe_ready[i] & mid_pipe_valid_q[i];
     
    
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_eff_sub_q[i+1] <= ('0);                                                                 
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_eff_sub_q[i+1] <= (reg_ena) ? (mid_pipe_eff_sub_q[i]) : (mid_pipe_eff_sub_q[i+1]);                                                        
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 531 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_exp_prod_q[i+1] <= ('0);                                                                 
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_exp_prod_q[i+1] <= (reg_ena) ? (mid_pipe_exp_prod_q[i]) : (mid_pipe_exp_prod_q[i+1]);                                                        
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 532 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_exp_diff_q[i+1] <= ('0);                                                                 
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_exp_diff_q[i+1] <= (reg_ena) ? (mid_pipe_exp_diff_q[i]) : (mid_pipe_exp_diff_q[i+1]);                                                        
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 533 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_tent_exp_q[i+1] <= ('0);                                                                 
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_tent_exp_q[i+1] <= (reg_ena) ? (mid_pipe_tent_exp_q[i]) : (mid_pipe_tent_exp_q[i+1]);                                                        
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 534 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_add_shamt_q[i+1] <= ('0);                                                                 
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_add_shamt_q[i+1] <= (reg_ena) ? (mid_pipe_add_shamt_q[i]) : (mid_pipe_add_shamt_q[i+1]);                                                        
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 535 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_sticky_q[i+1] <= ('0);                                                                 
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_sticky_q[i+1] <= (reg_ena) ? (mid_pipe_sticky_q[i]) : (mid_pipe_sticky_q[i+1]);                                                        
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 536 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_sum_q[i+1] <= ('0);                                                                 
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_sum_q[i+1] <= (reg_ena) ? (mid_pipe_sum_q[i]) : (mid_pipe_sum_q[i+1]);                                                        
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 537 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_final_sign_q[i+1] <= ('0);                                                                 
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_final_sign_q[i+1] <= (reg_ena) ? (mid_pipe_final_sign_q[i]) : (mid_pipe_final_sign_q[i+1]);                                                        
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 538 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_rnd_mode_q[i+1] <= (fpnew_pkg::RNE);                                                                 
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_rnd_mode_q[i+1] <= (reg_ena) ? (mid_pipe_rnd_mode_q[i]) : (mid_pipe_rnd_mode_q[i+1]);                                                        
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 539 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_dst_fmt_q[i+1] <= (fpnew_pkg::fp_format_e'(0));                                                                 
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_dst_fmt_q[i+1] <= (reg_ena) ? (mid_pipe_dst_fmt_q[i]) : (mid_pipe_dst_fmt_q[i+1]);                                                        
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 540 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_res_is_spec_q[i+1] <= ('0);                                                                 
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_res_is_spec_q[i+1] <= (reg_ena) ? (mid_pipe_res_is_spec_q[i]) : (mid_pipe_res_is_spec_q[i+1]);                                                        
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 541 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_spec_res_q[i+1] <= ('0);                                                                 
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_spec_res_q[i+1] <= (reg_ena) ? (mid_pipe_spec_res_q[i]) : (mid_pipe_spec_res_q[i+1]);                                                        
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 542 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_spec_stat_q[i+1] <= ('0);                                                                 
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_spec_stat_q[i+1] <= (reg_ena) ? (mid_pipe_spec_stat_q[i]) : (mid_pipe_spec_stat_q[i+1]);                                                        
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_tag_q[i+1] <= (reg_ena) ? (mid_pipe_tag_q[i]) : (mid_pipe_tag_q[i+1]);                                                        
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 544 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      mid_pipe_aux_q[i+1] <= (reg_ena) ? (mid_pipe_aux_q[i]) : (mid_pipe_aux_q[i+1]);                                                        
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 545 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
  end
   
  assign effective_subtraction_q = mid_pipe_eff_sub_q[NUM_MID_REGS];
  assign exponent_product_q      = mid_pipe_exp_prod_q[NUM_MID_REGS];
  assign exponent_difference_q   = mid_pipe_exp_diff_q[NUM_MID_REGS];
  assign tentative_exponent_q    = mid_pipe_tent_exp_q[NUM_MID_REGS];
  assign addend_shamt_q          = mid_pipe_add_shamt_q[NUM_MID_REGS];
  assign sticky_before_add_q     = mid_pipe_sticky_q[NUM_MID_REGS];
  assign sum_q                   = mid_pipe_sum_q[NUM_MID_REGS];
  assign final_sign_q            = mid_pipe_final_sign_q[NUM_MID_REGS];
  assign rnd_mode_q              = mid_pipe_rnd_mode_q[NUM_MID_REGS];
  assign dst_fmt_q2              = mid_pipe_dst_fmt_q[NUM_MID_REGS];
  assign result_is_special_q     = mid_pipe_res_is_spec_q[NUM_MID_REGS];
  assign special_result_q        = mid_pipe_spec_res_q[NUM_MID_REGS];
  assign special_status_q        = mid_pipe_spec_stat_q[NUM_MID_REGS];

`line 562 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic        [LOWER_SUM_WIDTH-1:0]  sum_lower;               
  logic        [LZC_RESULT_WIDTH-1:0] leading_zero_count;      
  logic signed [LZC_RESULT_WIDTH:0]   leading_zero_count_sgn;  
  logic                               lzc_zeroes;              

`line 570 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic        [SHIFT_AMOUNT_WIDTH-1:0] norm_shamt;  
  logic signed [EXP_WIDTH-1:0]          normalized_exponent;

`line 573 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic [3*PRECISION_BITS+4:0] sum_shifted;        
  logic [PRECISION_BITS:0]     final_mantissa;     
  logic [2*PRECISION_BITS+2:0] sum_sticky_bits;    
  logic                        sticky_after_norm;  

`line 578 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic signed [EXP_WIDTH-1:0] final_exponent;

`line 580 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  assign sum_lower = sum_q[LOWER_SUM_WIDTH-1:0];

`line 582 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  lzc #(
    .WIDTH ( LOWER_SUM_WIDTH ),
    .MODE  ( 1               )  
  ) i_lzc (
    .in_i    ( sum_lower          ),
    .cnt_o   ( leading_zero_count ),
    .empty_o ( lzc_zeroes         )
  );

`line 592 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  assign leading_zero_count_sgn = signed'({1'b0, leading_zero_count});

`line 594 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  always_comb begin : norm_shift_amount
     
    if ((exponent_difference_q <= 0) || (effective_subtraction_q && (exponent_difference_q <= 2))) begin
       
      if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
         
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
        normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
       
      end else begin
         
        norm_shamt          = unsigned'(signed'(PRECISION_BITS + 2 + exponent_product_q));
        normalized_exponent = 0;  
      end
     
    end else begin
      norm_shamt          = addend_shamt_q;  
      normalized_exponent = tentative_exponent_q;
    end
  end

`line 616 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign sum_shifted       = sum_q << norm_shamt;

`line 619 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
  always_comb begin : small_norm
     
    {final_mantissa, sum_sticky_bits} = sum_shifted;
    final_exponent                    = normalized_exponent;

`line 626 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
     
    if (sum_shifted[3*PRECISION_BITS+4]) begin  
      {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      final_exponent                    = normalized_exponent + 1;
     
    end else if (sum_shifted[3*PRECISION_BITS+3]) begin  
       
     
    end else if (normalized_exponent > 1) begin
      {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      final_exponent                    = normalized_exponent - 1;
     
    end else begin
      final_exponent = '0;
    end
  end

`line 643 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign sticky_after_norm = (| {sum_sticky_bits}) | sticky_before_add_q;

`line 646 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic                                     pre_round_sign;
  logic [SUPER_EXP_BITS+SUPER_MAN_BITS-1:0] pre_round_abs;  
  logic [1:0]                               round_sticky_bits;

`line 653 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic of_before_round, of_after_round;  
  logic uf_before_round, uf_after_round;  

`line 656 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic [NUM_FORMATS-1:0][SUPER_EXP_BITS+SUPER_MAN_BITS-1:0] fmt_pre_round_abs;  
  logic [NUM_FORMATS-1:0][1:0]                               fmt_round_sticky_bits;

`line 659 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic [NUM_FORMATS-1:0]                                    fmt_of_after_round;
  logic [NUM_FORMATS-1:0]                                    fmt_uf_after_round;

`line 662 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic                                     rounded_sign;
  logic [SUPER_EXP_BITS+SUPER_MAN_BITS-1:0] rounded_abs;  
  logic                                     result_zero;

`line 666 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign of_before_round = final_exponent >= 2**(fpnew_pkg::exp_bits(dst_fmt_q2))-1;  
  assign uf_before_round = final_exponent == 0;                

`line 670 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_res_assemble
     
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 676 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    logic [EXP_BITS-1:0] pre_round_exponent;
    logic [MAN_BITS-1:0] pre_round_mantissa;

`line 679 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (FpFmtConfig[fmt]) begin : active_format

`line 681 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      assign pre_round_exponent = (of_before_round) ? 2**EXP_BITS-2 : final_exponent[EXP_BITS-1:0];
      assign pre_round_mantissa = (of_before_round) ? '1 : final_mantissa[SUPER_MAN_BITS-:MAN_BITS];
       
      assign fmt_pre_round_abs[fmt] = {pre_round_exponent, pre_round_mantissa};  

`line 686 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
       
      assign fmt_round_sticky_bits[fmt][1] = final_mantissa[SUPER_MAN_BITS-MAN_BITS] |
                                             of_before_round;

`line 690 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
       
      if (MAN_BITS < SUPER_MAN_BITS) begin : narrow_sticky
        assign fmt_round_sticky_bits[fmt][0] = (| final_mantissa[SUPER_MAN_BITS-MAN_BITS-1:0]) |
                                               sticky_after_norm | of_before_round;
      end else begin : normal_sticky
        assign fmt_round_sticky_bits[fmt][0] = sticky_after_norm | of_before_round;
      end
    end else begin : inactive_format
      assign fmt_pre_round_abs[fmt] = '{default: fpnew_pkg::DONT_CARE};
      assign fmt_round_sticky_bits[fmt] = '{default: fpnew_pkg::DONT_CARE};
    end
  end

`line 703 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign pre_round_sign     = final_sign_q;
  assign pre_round_abs      = fmt_pre_round_abs[dst_fmt_q2];

`line 707 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign round_sticky_bits  = fmt_round_sticky_bits[dst_fmt_q2];

`line 710 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  fpnew_rounding #(
    .AbsWidth ( SUPER_EXP_BITS + SUPER_MAN_BITS )
  ) i_fpnew_rounding (
    .abs_value_i             ( pre_round_abs           ),
    .sign_i                  ( pre_round_sign          ),
    .round_sticky_bits_i     ( round_sticky_bits       ),
    .rnd_mode_i              ( rnd_mode_q              ),
    .effective_subtraction_i ( effective_subtraction_q ),
    .abs_rounded_o           ( rounded_abs             ),
    .sign_o                  ( rounded_sign            ),
    .exact_zero_o            ( result_zero             )
  );

`line 724 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  logic [NUM_FORMATS-1:0][WIDTH-1:0] fmt_result;

`line 726 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_sign_inject
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 732 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (FpFmtConfig[fmt]) begin : active_format
      always_comb begin : post_process
         
        fmt_uf_after_round[fmt] = rounded_abs[EXP_BITS+MAN_BITS-1:MAN_BITS] == '0;  
        fmt_of_after_round[fmt] = rounded_abs[EXP_BITS+MAN_BITS-1:MAN_BITS] == '1;  

`line 738 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
         
        fmt_result[fmt]               = '1;
        fmt_result[fmt][FP_WIDTH-1:0] = {rounded_sign, rounded_abs[EXP_BITS+MAN_BITS-1:0]};
      end
    end else begin : inactive_format
      assign fmt_uf_after_round[fmt] = fpnew_pkg::DONT_CARE;
      assign fmt_of_after_round[fmt] = fpnew_pkg::DONT_CARE;
      assign fmt_result[fmt]         = '{default: fpnew_pkg::DONT_CARE};
    end
  end

`line 749 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign uf_after_round = fmt_uf_after_round[dst_fmt_q2];
  assign of_after_round = fmt_of_after_round[dst_fmt_q2];


`line 754 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
  logic [WIDTH-1:0]     regular_result;
  fpnew_pkg::status_t   regular_status;

`line 760 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign regular_result = fmt_result[dst_fmt_q2];
  assign regular_status.NV = 1'b0;  
  assign regular_status.DZ = 1'b0;  
  assign regular_status.OF = of_before_round | of_after_round;    
  assign regular_status.UF = uf_after_round & regular_status.NX;  
  assign regular_status.NX = (| round_sticky_bits) | of_before_round | of_after_round;

`line 768 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  logic [WIDTH-1:0]   result_d;
  fpnew_pkg::status_t status_d;

`line 772 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign result_d = result_is_special_q ? special_result_q : regular_result;
  assign status_d = result_is_special_q ? special_status_q : regular_status;

`line 776 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
   
   
   
  logic               [0:NUM_OUT_REGS][WIDTH-1:0] out_pipe_result_q;
  fpnew_pkg::status_t [0:NUM_OUT_REGS]            out_pipe_status_q;
  TagType             [0:NUM_OUT_REGS]            out_pipe_tag_q;
  AuxType             [0:NUM_OUT_REGS]            out_pipe_aux_q;
  logic               [0:NUM_OUT_REGS]            out_pipe_valid_q;
   
  logic [0:NUM_OUT_REGS] out_pipe_ready;

`line 788 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
   
  assign out_pipe_result_q[0] = result_d;
  assign out_pipe_status_q[0] = status_d;
  assign out_pipe_tag_q[0]    = mid_pipe_tag_q[NUM_MID_REGS];
  assign out_pipe_aux_q[0]    = mid_pipe_aux_q[NUM_MID_REGS];
  assign out_pipe_valid_q[0]  = mid_pipe_valid_q[NUM_MID_REGS];
   
  assign mid_pipe_ready[NUM_MID_REGS] = out_pipe_ready[0];
   
  for (genvar i = 0; i < NUM_OUT_REGS; i++) begin : gen_output_pipeline
     
    logic reg_ena;
     
     
     
    assign out_pipe_ready[i] = out_pipe_ready[i+1] | ~out_pipe_valid_q[i+1];
     
    
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                      
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                  
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
                                                                     
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_valid_q[i+1] <= (1'b0);                                              
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                         
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (out_pipe_ready[i]) ? (out_pipe_valid_q[i]) : (out_pipe_valid_q[i+1]);       
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                    
`line 805 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
     
    assign reg_ena = out_pipe_ready[i] & out_pipe_valid_q[i];
     
    
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_result_q[i+1] <= ('0);                                                                 
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_result_q[i+1] <= (reg_ena) ? (out_pipe_result_q[i]) : (out_pipe_result_q[i+1]);                                                        
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 809 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_status_q[i+1] <= ('0);                                                                 
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_status_q[i+1] <= (reg_ena) ? (out_pipe_status_q[i]) : (out_pipe_status_q[i+1]);                                                        
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_tag_q[i+1] <= (reg_ena) ? (out_pipe_tag_q[i]) : (out_pipe_tag_q[i+1]);                                                        
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 811 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
    
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end else begin                                                                            
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
      out_pipe_aux_q[i+1] <= (reg_ena) ? (out_pipe_aux_q[i]) : (out_pipe_aux_q[i+1]);                                                        
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
    end                                                                                       
`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 0
  end
  end
   
  assign out_pipe_ready[NUM_OUT_REGS] = out_ready_i;
   
  assign result_o        = out_pipe_result_q[NUM_OUT_REGS];
  assign status_o        = out_pipe_status_q[NUM_OUT_REGS];
  assign extension_bit_o = 1'b1;  
  assign tag_o           = out_pipe_tag_q[NUM_OUT_REGS];
  assign aux_o           = out_pipe_aux_q[NUM_OUT_REGS];
  assign out_valid_o     = out_pipe_valid_q[NUM_OUT_REGS];
  assign busy_o          = (| {inp_pipe_valid_q, mid_pipe_valid_q, out_pipe_valid_q});
endmodule

`line 826 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv" 2
