{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620795928951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620795928952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 23:05:28 2021 " "Processing started: Tue May 11 23:05:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620795928952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1620795928952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1620795928952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1620795930435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Muxes/Mux8.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Muxes/Mux2.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decode_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decode_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_module " "Found entity 1: decode_module" {  } { { "modules/decode_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/vectorialregisterfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/vectorialregisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialRegisterFile " "Found entity 1: VectorialRegisterFile" {  } { { "Memories/VectorialRegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/VectorialRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memories/RegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "Memories/MemoryController.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/MemoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/imagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/imagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "Memories/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/ImageROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinewb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineWB " "Found entity 1: PipelineWB" {  } { { "Pipeline/PipelineWB.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineFetch " "Found entity 1: PipelineFetch" {  } { { "Pipeline/PipelineFetch.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineFetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelineex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineEx " "Found entity 1: PipelineEx" {  } { { "Pipeline/PipelineEx.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineEx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinedecode.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CtrlUnit/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "CtrlUnit/ExtendDeco.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/instdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/instdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstDeco " "Found entity 1: InstDeco" {  } { { "CtrlUnit/InstDeco.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/InstDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fordwardunit/forwardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fordwardunit/forwardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "FordwardUnit/ForwardUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FordwardUnit/ForwardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUScalar " "Found entity 1: ALUScalar" {  } { { "ALU/Scalar/ALUScalar.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "ALU/Scalar/Flag/ZeroFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/ZeroFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/overflowflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/overflowflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OverflowFlag " "Found entity 1: OverflowFlag" {  } { { "ALU/Scalar/Flag/OverflowFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/OverflowFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/negativeflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/negativeflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NegativeFlag " "Found entity 1: NegativeFlag" {  } { { "ALU/Scalar/Flag/NegativeFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/NegativeFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/carryflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/carryflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarryFlag " "Found entity 1: CarryFlag" {  } { { "ALU/Scalar/Flag/CarryFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/CarryFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/aluvectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/aluvectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUVectorial " "Found entity 1: ALUVectorial" {  } { { "ALU/Vectorial/ALUVectorial.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/subtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/subtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtraction " "Found entity 1: Subtraction" {  } { { "ALU/Scalar/Operations/Subtraction.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Subtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "ALU/Scalar/Operations/Multiplication.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Multiplication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/addition.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/addition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Addition " "Found entity 1: Addition" {  } { { "ALU/Scalar/Operations/Addition.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Addition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialaddition.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialaddition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialAddition " "Found entity 1: VectorialAddition" {  } { { "ALU/Vectorial/Operations/VectorialAddition.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialAddition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialsubtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialsubtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialSubtraction " "Found entity 1: VectorialSubtraction" {  } { { "ALU/Vectorial/Operations/VectorialSubtraction.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialSubtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialmultiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialmultiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialMultiplication " "Found entity 1: VectorialMultiplication" {  } { { "ALU/Vectorial/Operations/VectorialMultiplication.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialMultiplication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender/Extender.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Extender/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/selectregisterfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/selectregisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectRegisterFile " "Found entity 1: SelectRegisterFile" {  } { { "CtrlUnit/SelectRegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/SelectRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialdivision.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialdivision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialDivision " "Found entity 1: VectorialDivision" {  } { { "ALU/Vectorial/Operations/VectorialDivision.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialDivision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "ALU/Scalar/Operations/Division.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fetch_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/fetch_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_module " "Found entity 1: fetch_module" {  } { { "modules/fetch_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop/FlipFlop.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FlipFlop/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/execute_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/execute_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_module " "Found entity 1: execute_module" {  } { { "modules/execute_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condunit/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file condunit/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondUnit " "Found entity 1: CondUnit" {  } { { "CondUnit/CondUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CondUnit/CondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_module " "Found entity 1: memory_module" {  } { { "modules/memory_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/memory_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/execute_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/execute_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_module_tb " "Found entity 1: execute_module_tb" {  } { { "tests/execute_module_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/execute_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/condunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/condunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondUnit_tb " "Found entity 1: CondUnit_tb" {  } { { "tests/CondUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/CondUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/frwrdunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/frwrdunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frwrdUnit_tb " "Found entity 1: frwrdUnit_tb" {  } { { "tests/frwrdUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "tests/ControlUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620795954608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620795954608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frwrdUnit_tb.sv(19) " "Verilog HDL Instantiation warning at frwrdUnit_tb.sv(19): instance has no name" {  } { { "tests/frwrdUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1620795954744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frwrdUnit_tb " "Elaborating entity \"frwrdUnit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1620795955112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:comb_3 " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:comb_3\"" {  } { { "tests/frwrdUnit_tb.sv" "comb_3" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620795955187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ForwardUnit:comb_3\|Mux2:WbR2 " "Elaborating entity \"Mux2\" for hierarchy \"ForwardUnit:comb_3\|Mux2:WbR2\"" {  } { { "FordwardUnit/ForwardUnit.sv" "WbR2" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FordwardUnit/ForwardUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620795955236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1620795955534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620795955660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 23:05:55 2021 " "Processing ended: Tue May 11 23:05:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620795955660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620795955660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620795955660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1620795955660 ""}
