// Seed: 3711825767
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  wire  id_8,
    output tri0  id_9,
    input  wire  id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    inout supply1 id_9,
    output tri1 id_10,
    input wand id_11
    , id_18,
    output supply0 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri1 id_15
    , id_19,
    output tri0 id_16
);
  assign id_4 = id_2 > 1;
  wire id_20;
  module_0 modCall_1 (
      id_12,
      id_1,
      id_6,
      id_0,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9,
      id_6
  );
  assign modCall_1.id_10 = 0;
  wire id_21;
endmodule
