// Seed: 517890478
module module_0 (
    input  tri0 id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd46,
    parameter id_16 = 32'd88,
    parameter id_7  = 32'd97
) (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    output wand _id_7,
    input uwire id_8,
    input uwire id_9,
    input wire _id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    output tri id_14,
    input uwire id_15,
    input tri1 _id_16,
    output supply0 id_17,
    input wire id_18,
    input wor id_19,
    output tri0 id_20,
    output wand id_21,
    input supply0 id_22,
    output uwire id_23,
    input wire id_24,
    input wire id_25,
    input supply0 id_26,
    input supply1 id_27
    , id_35,
    output tri0 id_28,
    input wor id_29,
    output supply0 id_30,
    output tri id_31,
    input tri id_32,
    input tri0 id_33
);
  assign id_20 = id_22;
  logic [id_16  +  id_10  +  -1 : id_7] id_36 = id_6;
  module_0 modCall_1 (
      id_5,
      id_30
  );
  assign modCall_1.id_0 = 0;
  assign id_21#(
      .id_9 (-1'b0),
      .id_29(-1'd0),
      .id_8 (1),
      .id_27(1)
  ) = id_36;
endmodule
