git clone --depth 1 --no-tags https://github.com/LuizMariano203/SD2.git f:/verilog_sva_gh_scraper/data/full_repos/627895796
git clone --depth 1 --no-tags https://github.com/ahmetkaankara/Embedded-systems-homework.git f:/verilog_sva_gh_scraper/data/full_repos/634544951
git clone --depth 1 --no-tags https://github.com/Stelios1908/FPGA_PS2_VGA_PWM.git f:/verilog_sva_gh_scraper/data/full_repos/634038589
git clone --depth 1 --no-tags https://github.com/landonriver/CPU-8bits.git f:/verilog_sva_gh_scraper/data/full_repos/629396323
git clone --depth 1 --no-tags https://github.com/Dike-Cai/IC_design.git f:/verilog_sva_gh_scraper/data/full_repos/632373954
git clone --depth 1 --no-tags https://github.com/coo122567/2023_Spring_NTHU_FPGA-Prototyping-Using-Synopsys-HAPS_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/629880055
git clone --depth 1 --no-tags https://github.com/Aviad1Akiva/Nand2Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/628562742
git clone --depth 1 --no-tags https://github.com/dalia315/Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/628630616
git clone --depth 1 --no-tags https://github.com/programmeruser2/subleq-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/630710054
git clone --depth 1 --no-tags https://github.com/maryamaltawil4/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/630547842
git clone --depth 1 --no-tags https://github.com/Co1dmountain/VGA_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/630842642
git clone --depth 1 --no-tags https://github.com/Poorva-jog/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/629953879
git clone --depth 1 --no-tags https://github.com/mmonden/CA_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/630372851
git clone --depth 1 --no-tags https://github.com/sakshamssy/MIPS_PipelinedDatapath_withHazards.git f:/verilog_sva_gh_scraper/data/full_repos/633707892
git clone --depth 1 --no-tags https://github.com/mojtabahadei81/CLA-64-bit-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/633599111
git clone --depth 1 --no-tags https://github.com/LucasBissonho/sapzinho.git f:/verilog_sva_gh_scraper/data/full_repos/633033696
git clone --depth 1 --no-tags https://github.com/skynatepro/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/633125673
git clone --depth 1 --no-tags https://github.com/mucorleone/chip.git f:/verilog_sva_gh_scraper/data/full_repos/633476040
git clone --depth 1 --no-tags https://github.com/May-Tesla/ahb_lite.git f:/verilog_sva_gh_scraper/data/full_repos/632790622
git clone --depth 1 --no-tags https://github.com/dmaldo19/ProyectoFinalArquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/633002438
git clone --depth 1 --no-tags https://github.com/DiasGomes/Cache-2vias.git f:/verilog_sva_gh_scraper/data/full_repos/631632754
git clone --depth 1 --no-tags https://github.com/sumanthbs17/name.git f:/verilog_sva_gh_scraper/data/full_repos/632759760
git clone --depth 1 --no-tags https://github.com/FerdousALgorbeye/Digital.git f:/verilog_sva_gh_scraper/data/full_repos/633957593
git clone --depth 1 --no-tags https://github.com/xzljq/Simple-Computer-System-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/634090708
git clone --depth 1 --no-tags https://github.com/Sephry/Gomulu-Sistemler.git f:/verilog_sva_gh_scraper/data/full_repos/634610369
git clone --depth 1 --no-tags https://github.com/Kaigard/ISP.git f:/verilog_sva_gh_scraper/data/full_repos/634599217
git clone --depth 1 --no-tags https://github.com/ilydaYildiiz/memory.git f:/verilog_sva_gh_scraper/data/full_repos/634638507
git clone --depth 1 --no-tags https://github.com/dsa-shua/amba-xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/634557687
git clone --depth 1 --no-tags https://github.com/christianreivan/OTA.git f:/verilog_sva_gh_scraper/data/full_repos/634678878
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/Binary-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/629103897
git clone --depth 1 --no-tags https://github.com/yueyeweiliang/pre8051.git f:/verilog_sva_gh_scraper/data/full_repos/629057897
git clone --depth 1 --no-tags https://github.com/chelyfern/PlantsvsZombies.git f:/verilog_sva_gh_scraper/data/full_repos/629230037
git clone --depth 1 --no-tags https://github.com/shubham23082002/Cache-Coherence-MESI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/628265984
git clone --depth 1 --no-tags https://github.com/WassuhJ/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/627697747
git clone --depth 1 --no-tags https://github.com/Build-A-Moat/IC_Contest_2018_CELL_BASED_Undergraduate.git f:/verilog_sva_gh_scraper/data/full_repos/629368657
git clone --depth 1 --no-tags https://github.com/Invisiphantom/RISC-V-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/634244778
git clone --depth 1 --no-tags https://github.com/darklyght/SoCKat.git f:/verilog_sva_gh_scraper/data/full_repos/628156080
git clone --depth 1 --no-tags https://github.com/himanshu1308/BAS.git f:/verilog_sva_gh_scraper/data/full_repos/630083950
git clone --depth 1 --no-tags https://github.com/JerryLingjieMei/ece475-proj.git f:/verilog_sva_gh_scraper/data/full_repos/629274875
git clone --depth 1 --no-tags https://github.com/Bryanskiy/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/630851824
git clone --depth 1 --no-tags https://github.com/hellopuza/Verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/631337872
git clone --depth 1 --no-tags https://github.com/jtzhangLogan/dvrk-velocity-control.git f:/verilog_sva_gh_scraper/data/full_repos/630743654
git clone --depth 1 --no-tags https://github.com/TimKraemer1/Frog-Jump-Structural-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/630744553
git clone --depth 1 --no-tags https://github.com/CherrySprings/CherrySprings-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629704425
git clone --depth 1 --no-tags https://github.com/MarcelPratikto/ECEN-240-02-Fundamentals-of-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/629707107
git clone --depth 1 --no-tags https://github.com/denizcanyildizj/FBU-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/632797556
git clone --depth 1 --no-tags https://github.com/kojonbaidoo/VLSI_Project_2023.git f:/verilog_sva_gh_scraper/data/full_repos/632201256
git clone --depth 1 --no-tags https://github.com/Colgate-3v1/aps.git f:/verilog_sva_gh_scraper/data/full_repos/632067083
git clone --depth 1 --no-tags https://github.com/AdeAdeRH/FPGA-game.git f:/verilog_sva_gh_scraper/data/full_repos/633970781
git clone --depth 1 --no-tags https://github.com/Bun-chan/FPGA_NIOS_II_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/634091440
git clone --depth 1 --no-tags https://github.com/ppqppl/FPGA_PRJ.git f:/verilog_sva_gh_scraper/data/full_repos/633651952
git clone --depth 1 --no-tags https://github.com/Quarol/Modular_Adder_And_Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/629141795
git clone --depth 1 --no-tags https://github.com/YBatuhan07/Trafik-Sinyalizasyonu.git f:/verilog_sva_gh_scraper/data/full_repos/628717983
git clone --depth 1 --no-tags https://github.com/Lgdavis/16-Bit-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/631007851
git clone --depth 1 --no-tags https://github.com/jeffdi/test.git f:/verilog_sva_gh_scraper/data/full_repos/631023293
git clone --depth 1 --no-tags https://github.com/Shruti-Mahato/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/627974443
git clone --depth 1 --no-tags https://github.com/Ahmed-Waseem77/digital_clock_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/632131799
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_manchester.git f:/verilog_sva_gh_scraper/data/full_repos/632397958
git clone --depth 1 --no-tags https://github.com/ridvikpal/enhanced_processor.git f:/verilog_sva_gh_scraper/data/full_repos/634539492
git clone --depth 1 --no-tags https://github.com/ArpitNITC/100_days_of_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/632823784
git clone --depth 1 --no-tags https://github.com/GYHuang111/IC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/634495141
git clone --depth 1 --no-tags https://github.com/dila128/Gomulu_S-stemler_traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/628092300
git clone --depth 1 --no-tags https://github.com/yelbuod/brent-kung-adder.git f:/verilog_sva_gh_scraper/data/full_repos/628622298
git clone --depth 1 --no-tags https://github.com/Dhanush-04/UART-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629406473
git clone --depth 1 --no-tags https://github.com/mary-k99/photo_disdrometer.git f:/verilog_sva_gh_scraper/data/full_repos/634560662
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/ROUTER_1-3.git f:/verilog_sva_gh_scraper/data/full_repos/631788080
git clone --depth 1 --no-tags https://github.com/Sivaprakasam-741/VGA_interface-with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/630958174
git clone --depth 1 --no-tags https://github.com/mireavmis/PS2.git f:/verilog_sva_gh_scraper/data/full_repos/629508425
git clone --depth 1 --no-tags https://github.com/ponderingm/carevel.git f:/verilog_sva_gh_scraper/data/full_repos/630363084
git clone --depth 1 --no-tags https://github.com/cowboy35927/SOM-Processing-System.git f:/verilog_sva_gh_scraper/data/full_repos/627704147
git clone --depth 1 --no-tags https://github.com/tugce90karakaya/TekPortRAM.git f:/verilog_sva_gh_scraper/data/full_repos/628297897
git clone --depth 1 --no-tags https://github.com/sontung1010/MacOS-FPGA-Toolchain.git f:/verilog_sva_gh_scraper/data/full_repos/628523415
git clone --depth 1 --no-tags https://github.com/mikebayth/GRAND.git f:/verilog_sva_gh_scraper/data/full_repos/629548233
git clone --depth 1 --no-tags https://github.com/TonyRangel/pipeline-riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/629792027
git clone --depth 1 --no-tags https://github.com/RaimeSong/VerilogStudy.git f:/verilog_sva_gh_scraper/data/full_repos/629777071
git clone --depth 1 --no-tags https://github.com/bogdan-krstic/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/628011925
git clone --depth 1 --no-tags https://github.com/manhcuong1502/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/630309292
git clone --depth 1 --no-tags https://github.com/pragati21code/Combinational-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/630605134
git clone --depth 1 --no-tags https://github.com/SahaDipto/Efabless_CU.git f:/verilog_sva_gh_scraper/data/full_repos/632553799
git clone --depth 1 --no-tags https://github.com/SalahAbotaleb/Advanced-Encryption-System.git f:/verilog_sva_gh_scraper/data/full_repos/632007877
git clone --depth 1 --no-tags https://github.com/sivananthampalaniappan/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/631821312
git clone --depth 1 --no-tags https://github.com/TnTsukasa/evo_ap_mult_github.git f:/verilog_sva_gh_scraper/data/full_repos/633485734
git clone --depth 1 --no-tags https://github.com/yggycs/Montgomery_multiply.git f:/verilog_sva_gh_scraper/data/full_repos/631262617
git clone --depth 1 --no-tags https://github.com/liaoyige/FPGA_project.git f:/verilog_sva_gh_scraper/data/full_repos/631157378
git clone --depth 1 --no-tags https://github.com/J-Bhavana/RISC_V_RP.git f:/verilog_sva_gh_scraper/data/full_repos/634170965
git clone --depth 1 --no-tags https://github.com/Snigdha2005/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/634286481
git clone --depth 1 --no-tags https://github.com/itsnishit/AxPPA-Approximate-Parallel-Prefix-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/627932465
git clone --depth 1 --no-tags https://github.com/OguzKahramn/FPGA_examples.git f:/verilog_sva_gh_scraper/data/full_repos/629347855
git clone --depth 1 --no-tags https://github.com/AaronPacheco24/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/629354640
git clone --depth 1 --no-tags https://github.com/ThomasLuchies/Tetris-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/629062399
git clone --depth 1 --no-tags https://github.com/sail-Yang/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/628815367
git clone --depth 1 --no-tags https://github.com/Hao7un/ComputerOrganization-BUAA-2022.git f:/verilog_sva_gh_scraper/data/full_repos/633838845
git clone --depth 1 --no-tags https://github.com/Thaylor-Hugo/SD2.git f:/verilog_sva_gh_scraper/data/full_repos/632233855
git clone --depth 1 --no-tags https://github.com/luke-igaw/SNU-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/629936705
git clone --depth 1 --no-tags https://github.com/KULeuven-Diepenbeek/course_hwswcodesign.git f:/verilog_sva_gh_scraper/data/full_repos/631848333
git clone --depth 1 --no-tags https://github.com/ftppz/phase-3.git f:/verilog_sva_gh_scraper/data/full_repos/632463752
git clone --depth 1 --no-tags https://github.com/zjw2020EE/Design-of-a-CPU-by-Gated-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/632975904
git clone --depth 1 --no-tags https://github.com/kilka-rav/simulatorRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/631488085
git clone --depth 1 --no-tags https://github.com/AnanyaVaibhavi/Y86-64-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/631033662
git clone --depth 1 --no-tags https://github.com/KriiFT/IA_TP_Damien_TRAN.git f:/verilog_sva_gh_scraper/data/full_repos/627823647
