{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_ADDRB",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[31]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[30]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[29]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[28]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[27]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[26]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[25]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[24]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[23]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[22]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[21]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[20]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[19]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[18]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[17]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[16]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[15]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[14]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[13]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[12]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[11]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[10]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[9]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[8]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[7]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[6]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[5]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[4]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[3]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[2]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[1]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_ADDRB[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_WEB",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/signal_controller_0_WEB[3]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_WEB[2]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_WEB[1]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_WEB[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_DINB",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[31]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[30]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[29]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[28]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[27]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[26]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[25]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[24]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[23]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[22]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[21]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[20]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[19]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[18]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[17]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[16]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[15]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[14]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[13]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[12]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[11]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[10]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[9]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[8]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[7]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[6]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[5]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[4]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[3]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[2]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[1]"
                                            },
                                            {
                                                "name": "design_1_i/signal_controller_0_DINB[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/blk_mem_gen_0_doutb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[31]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[30]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[29]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[28]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[27]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[26]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[25]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[24]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[23]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[22]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[21]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[20]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[19]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[18]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[17]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[16]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[15]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[14]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[13]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[12]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[11]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[10]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[9]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[8]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[7]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[6]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[5]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[4]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[3]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[2]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[1]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_CLKB",
                                        "isBus": false,
                                        "parentNetId": 99
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_ENB",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/signal_controller_0_RSTB",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 99,
                        "name": "design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0",
                        "state_reg": [
                            {
                                "name": "u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]",
                                "states": [
                                    {
                                        "name": "RESET_ADDR",
                                        "val": "0000001"
                                    },
                                    {
                                        "name": "REQUEST_READ",
                                        "val": "0000010"
                                    },
                                    {
                                        "name": "WAIT_READ_ACK",
                                        "val": "0000100"
                                    },
                                    {
                                        "name": "OUTPUT_DATA",
                                        "val": "0001000"
                                    },
                                    {
                                        "name": "IDLE",
                                        "val": "0010000"
                                    },
                                    {
                                        "name": "INCREMENT_ADDRESS",
                                        "val": "1000000"
                                    },
                                    {
                                        "name": "INCREMENT_BLOCK",
                                        "val": "0100000"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}