{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695738597453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695738597453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:29:57 2023 " "Processing started: Tue Sep 26 11:29:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695738597453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738597453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738597453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695738597577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695738597577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT11_Made_in_china.v(229) " "Verilog HDL information at DHT11_Made_in_china.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DHT11_Made_in_china.v 2 2 " "Found 2 design units, including 2 entities, in source file DHT11_Made_in_china.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_Made_in_china " "Found entity 1: DHT11_Made_in_china" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602507 ""} { "Info" "ISGN_ENTITY_NAME" "2 generate_clock_1MHZ " "Found entity 2: generate_clock_1MHZ" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "o general_MEF.v(127) " "Unrecognized synthesis attribute \"o\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "seletor general_MEF.v(127) " "Unrecognized synthesis attribute \"seletor\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "do general_MEF.v(127) " "Unrecognized synthesis attribute \"do\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "buffer general_MEF.v(127) " "Unrecognized synthesis attribute \"buffer\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "para general_MEF.v(127) " "Unrecognized synthesis attribute \"para\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(108) " "Verilog HDL information at general_MEF.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(285) " "Verilog HDL Expression warning at general_MEF.v(285): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(292) " "Verilog HDL Expression warning at general_MEF.v(292): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(316) " "Verilog HDL Expression warning at general_MEF.v(316): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 316 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(322) " "Verilog HDL Expression warning at general_MEF.v(322): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(343) " "Verilog HDL Expression warning at general_MEF.v(343): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(349) " "Verilog HDL Expression warning at general_MEF.v(349): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 349 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(371) " "Verilog HDL Expression warning at general_MEF.v(371): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(400) " "Verilog HDL Expression warning at general_MEF.v(400): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 400 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(446) " "Verilog HDL Expression warning at general_MEF.v(446): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 446 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(463) " "Verilog HDL Expression warning at general_MEF.v(463): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 463 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(497) " "Verilog HDL Expression warning at general_MEF.v(497): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 497 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(523) " "Verilog HDL Expression warning at general_MEF.v(523): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 523 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(611) " "Verilog HDL Expression warning at general_MEF.v(611): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 611 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695738602508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(216) " "Verilog HDL information at general_MEF.v(216): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_MEF.v 1 1 " "Found 1 design units, including 1 entities, in source file general_MEF.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_MEF " "Found entity 1: general_MEF" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_01_MEF.v(84) " "Verilog HDL information at sensor_01_MEF.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_01_MEF.v(229) " "Verilog HDL information at sensor_01_MEF.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_01_MEF.v 2 2 " "Found 2 design units, including 2 entities, in source file sensor_01_MEF.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_01_MEF " "Found entity 1: sensor_01_MEF" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602509 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_pulso_reset " "Found entity 2: timer_pulso_reset" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer_continuous.v(10) " "Verilog HDL information at timer_continuous.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "timer_continuous.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_continuous.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_continuous.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_continuous.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_continuous " "Found entity 1: timer_continuous" {  } { { "timer_continuous.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_continuous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer_pulso_mudar_estado.v(8) " "Verilog HDL information at timer_pulso_mudar_estado.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "timer_pulso_mudar_estado.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_pulso_mudar_estado.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_pulso_mudar_estado.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_pulso_mudar_estado.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_pulso_mudar_estado " "Found entity 1: timer_pulso_mudar_estado" {  } { { "timer_pulso_mudar_estado.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_pulso_mudar_estado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(26) " "Verilog HDL information at uart_tx.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_tx.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695738602511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695738602511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738602511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "general_MEF " "Elaborating entity \"general_MEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695738602549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter general_MEF.v(65) " "Verilog HDL or VHDL warning at general_MEF.v(65): object \"counter\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695738602550 "|general_MEF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt general_MEF.v(66) " "Verilog HDL or VHDL warning at general_MEF.v(66): object \"cnt\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695738602550 "|general_MEF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_continuous general_MEF.v(67) " "Verilog HDL or VHDL warning at general_MEF.v(67): object \"counter_continuous\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695738602550 "|general_MEF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver_uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver_uart\"" {  } { { "general_MEF.v" "receiver_uart" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmiter_data " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmiter_data\"" {  } { { "general_MEF.v" "transmiter_data" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_pulso_mudar_estado timer_pulso_mudar_estado:temp_mandar_info " "Elaborating entity \"timer_pulso_mudar_estado\" for hierarchy \"timer_pulso_mudar_estado:temp_mandar_info\"" {  } { { "general_MEF.v" "temp_mandar_info" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_continuous timer_continuous:contador_continuo " "Elaborating entity \"timer_continuous\" for hierarchy \"timer_continuous:contador_continuo\"" {  } { { "general_MEF.v" "contador_continuo" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_01_MEF sensor_01_MEF:sensor01 " "Elaborating entity \"sensor_01_MEF\" for hierarchy \"sensor_01_MEF:sensor01\"" {  } { { "general_MEF.v" "sensor01" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_pulso_reset sensor_01_MEF:sensor01\|timer_pulso_reset:reset_pulse_timer " "Elaborating entity \"timer_pulso_reset\" for hierarchy \"sensor_01_MEF:sensor01\|timer_pulso_reset:reset_pulse_timer\"" {  } { { "sensor_01_MEF.v" "reset_pulse_timer" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_Made_in_china sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor " "Elaborating entity \"DHT11_Made_in_china\" for hierarchy \"sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\"" {  } { { "sensor_01_MEF.v" "dht11_sensor" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(170) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(170): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695738602577 "|general_MEF|sensor_01_MEF:sensor01|DHT11_Made_in_china:dht11_sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(173) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(173): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695738602577 "|general_MEF|sensor_01_MEF:sensor01|DHT11_Made_in_china:dht11_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clock_1MHZ sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz " "Elaborating entity \"generate_clock_1MHZ\" for hierarchy \"sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\"" {  } { { "DHT11_Made_in_china.v" "clock_1MHz" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738602577 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 20 -1 0 } } { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695738603218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695738603218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[1\] GND " "Pin \"seven_segmentos0\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|seven_segmentos0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[2\] GND " "Pin \"seven_segmentos0\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|seven_segmentos0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[6\] GND " "Pin \"seven_segmentos0\[6\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|seven_segmentos0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[1\] GND " "Pin \"seven_segmentos1\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|seven_segmentos1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[2\] GND " "Pin \"seven_segmentos1\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|seven_segmentos1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[0\] GND " "Pin \"coluna\[0\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|coluna[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[1\] GND " "Pin \"coluna\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|coluna[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[2\] GND " "Pin \"coluna\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|coluna[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[3\] GND " "Pin \"coluna\[3\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|coluna[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[4\] GND " "Pin \"coluna\[4\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695738603362 "|general_MEF|coluna[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695738603362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695738603456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695738604158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738604177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695738604248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695738604248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "685 " "Implemented 685 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695738604299 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695738604299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695738604299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "651 " "Implemented 651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695738604299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695738604299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695738604304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:30:04 2023 " "Processing ended: Tue Sep 26 11:30:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695738604304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695738604304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695738604304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695738604304 ""}
