
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/server_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 4040879 heartbeat IPC: 2.47471 cumulative IPC: 2.47471 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8195351 heartbeat IPC: 2.40704 cumulative IPC: 2.44041 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 10229308 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16420414 heartbeat IPC: 1.2158 cumulative IPC: 0.80761 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 30773479 heartbeat IPC: 0.696715 cumulative IPC: 0.730134 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 44281543 heartbeat IPC: 0.740299 cumulative IPC: 0.734166 (Simulation time: 0 hr 1 min 5 sec) 
Finished CPU 0 instructions: 25000001 cycles: 34052236 cumulative IPC: 0.734166 (Simulation time: 0 hr 1 min 5 sec) 

CPU 0 Branch Prediction Accuracy: 95.5367% MPKI: 7.61556

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.734166 instructions: 25000001 cycles: 34052236
L1D TOTAL     ACCESS:    6410897  HIT:    6200816  MISS:     210081
L1D LOAD      ACCESS:    3782022  HIT:    3624206  MISS:     157816
L1D RFO       ACCESS:    2628875  HIT:    2576610  MISS:      52265
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5467693  HIT:    5366806  MISS:     100887
L1I LOAD      ACCESS:    5467693  HIT:    5366806  MISS:     100887
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     525643  HIT:     407377  MISS:     118266
LLC LOAD      ACCESS:     258702  HIT:     193430  MISS:      65272
LLC RFO       ACCESS:      52264  HIT:      11699  MISS:      40565
LLC PREFETCH  ACCESS:     110499  HIT:      98070  MISS:      12429
LLC WRITEBACK ACCESS:     104178  HIT:     104178  MISS:          0
LLC PREFETCH  REQUESTED:     216625  ISSUED:     189464  USEFUL:      20180  USELESS:        214
Major fault: 0 Minor fault: 10188

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 258703
* CPU 0 Total Misses: 65273
* CPU 0 Total Prefetches: 12429
* CPU 0 Total Prefetch Hits: 12156
* CPU 0 Total Non-useful Prefetches: 138
* CPU 0 Total Undecided Prefetches: 135

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 258703
* CPU 0 ROI Misses: 65273
* CPU 0 ROI Prefetches: 12429
* CPU 0 ROI Prefetch Hits: 12156
* CPU 0 ROI Non-useful Prefetches: 138
* CPU 0 ROI Undecided Prefetches: 135

