Simulator report for Pro1
Sun Dec 31 00:21:34 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ALTSYNCRAM
  6. |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 111 nodes    ;
; Simulation Coverage         ;      55.86 % ;
; Total Number of Transitions ; 2710         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Pro3_2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------+
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------+
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      55.86 % ;
; Total nodes checked                                 ; 111          ;
; Total output ports checked                          ; 111          ;
; Total output ports with complete 1/0-value coverage ; 62           ;
; Total output ports with no 1/0-value coverage       ; 36           ;
; Total output ports with no 1-value coverage         ; 45           ;
; Total output ports with no 0-value coverage         ; 40           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |Pro3_2|CRT[7]                                                                                                 ; |Pro3_2|CRT[7]                                                                                           ; pin_out          ;
; |Pro3_2|CRT[6]                                                                                                 ; |Pro3_2|CRT[6]                                                                                           ; pin_out          ;
; |Pro3_2|CRT[4]                                                                                                 ; |Pro3_2|CRT[4]                                                                                           ; pin_out          ;
; |Pro3_2|CRT[3]                                                                                                 ; |Pro3_2|CRT[3]                                                                                           ; pin_out          ;
; |Pro3_2|CRT[2]                                                                                                 ; |Pro3_2|CRT[2]                                                                                           ; pin_out          ;
; |Pro3_2|CRT[1]                                                                                                 ; |Pro3_2|CRT[1]                                                                                           ; pin_out          ;
; |Pro3_2|gdfx_temp0[7]                                                                                          ; |Pro3_2|gdfx_temp0[7]                                                                                    ; out0             ;
; |Pro3_2|gdfx_temp0[6]                                                                                          ; |Pro3_2|gdfx_temp0[6]                                                                                    ; out0             ;
; |Pro3_2|gdfx_temp0[4]                                                                                          ; |Pro3_2|gdfx_temp0[4]                                                                                    ; out0             ;
; |Pro3_2|gdfx_temp0[3]                                                                                          ; |Pro3_2|gdfx_temp0[3]                                                                                    ; out0             ;
; |Pro3_2|gdfx_temp0[2]                                                                                          ; |Pro3_2|gdfx_temp0[2]                                                                                    ; out0             ;
; |Pro3_2|gdfx_temp0[1]                                                                                          ; |Pro3_2|gdfx_temp0[1]                                                                                    ; out0             ;
; |Pro3_2|G_KEY                                                                                                  ; |Pro3_2|G_KEY                                                                                            ; out              ;
; |Pro3_2|KEY[7]                                                                                                 ; |Pro3_2|KEY[7]                                                                                           ; out              ;
; |Pro3_2|KEY[6]                                                                                                 ; |Pro3_2|KEY[6]                                                                                           ; out              ;
; |Pro3_2|KEY[4]                                                                                                 ; |Pro3_2|KEY[4]                                                                                           ; out              ;
; |Pro3_2|KEY[3]                                                                                                 ; |Pro3_2|KEY[3]                                                                                           ; out              ;
; |Pro3_2|KEY[2]                                                                                                 ; |Pro3_2|KEY[2]                                                                                           ; out              ;
; |Pro3_2|KEY[1]                                                                                                 ; |Pro3_2|KEY[1]                                                                                           ; out              ;
; |Pro3_2|G_MEM                                                                                                  ; |Pro3_2|G_MEM                                                                                            ; out              ;
; |Pro3_2|wen_MEM                                                                                                ; |Pro3_2|wen_MEM                                                                                          ; out              ;
; |Pro3_2|CLK                                                                                                    ; |Pro3_2|CLK                                                                                              ; out              ;
; |Pro3_2|wen_LA                                                                                                 ; |Pro3_2|wen_LA                                                                                           ; out              ;
; |Pro3_2|MA[6]                                                                                                  ; |Pro3_2|MA[6]                                                                                            ; pin_out          ;
; |Pro3_2|MA[4]                                                                                                  ; |Pro3_2|MA[4]                                                                                            ; pin_out          ;
; |Pro3_2|MA[3]                                                                                                  ; |Pro3_2|MA[3]                                                                                            ; pin_out          ;
; |Pro3_2|MA[1]                                                                                                  ; |Pro3_2|MA[1]                                                                                            ; pin_out          ;
; |Pro3_2|MOD[7]                                                                                                 ; |Pro3_2|MOD[7]                                                                                           ; pin_out          ;
; |Pro3_2|MOD[4]                                                                                                 ; |Pro3_2|MOD[4]                                                                                           ; pin_out          ;
; |Pro3_2|MOD[3]                                                                                                 ; |Pro3_2|MOD[3]                                                                                           ; pin_out          ;
; |Pro3_2|MOD[2]                                                                                                 ; |Pro3_2|MOD[2]                                                                                           ; pin_out          ;
; |Pro3_2|MOD[1]                                                                                                 ; |Pro3_2|MOD[1]                                                                                           ; pin_out          ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                         ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                         ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                         ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                         ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |Pro3_2|Pro3_1:inst|inst7                                                                                      ; |Pro3_2|Pro3_1:inst|inst7                                                                                ; out0             ;
; |Pro3_2|Pro3_1:inst|inst6                                                                                      ; |Pro3_2|Pro3_1:inst|inst6                                                                                ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a3 ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[3] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a4 ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[4] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~0           ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~0     ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~7           ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~7     ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]~8           ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]~8     ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]~9           ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]~9     ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~10          ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~10    ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~12          ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~12    ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]       ; out0             ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                        ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                        ; out              ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |Pro3_2|CRT[5]                                                                                                   ; |Pro3_2|CRT[5]                                                                                             ; pin_out          ;
; |Pro3_2|CRT[0]                                                                                                   ; |Pro3_2|CRT[0]                                                                                             ; pin_out          ;
; |Pro3_2|gdfx_temp0[5]                                                                                            ; |Pro3_2|gdfx_temp0[5]                                                                                      ; out0             ;
; |Pro3_2|gdfx_temp0[0]                                                                                            ; |Pro3_2|gdfx_temp0[0]                                                                                      ; out0             ;
; |Pro3_2|KEY[5]                                                                                                   ; |Pro3_2|KEY[5]                                                                                             ; out              ;
; |Pro3_2|KEY[0]                                                                                                   ; |Pro3_2|KEY[0]                                                                                             ; out              ;
; |Pro3_2|MA[7]                                                                                                    ; |Pro3_2|MA[7]                                                                                              ; pin_out          ;
; |Pro3_2|MA[5]                                                                                                    ; |Pro3_2|MA[5]                                                                                              ; pin_out          ;
; |Pro3_2|MA[2]                                                                                                    ; |Pro3_2|MA[2]                                                                                              ; pin_out          ;
; |Pro3_2|MA[0]                                                                                                    ; |Pro3_2|MA[0]                                                                                              ; pin_out          ;
; |Pro3_2|MOD[6]                                                                                                   ; |Pro3_2|MOD[6]                                                                                             ; pin_out          ;
; |Pro3_2|MOD[5]                                                                                                   ; |Pro3_2|MOD[5]                                                                                             ; pin_out          ;
; |Pro3_2|MOD[0]                                                                                                   ; |Pro3_2|MOD[0]                                                                                             ; pin_out          ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[0] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a4 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[4] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a5 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[5] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a6 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[6] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a0   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[0]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a1   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[1]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a2   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[2]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a5   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[5]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a6   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[6]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a7   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[7]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~1             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~1       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~2             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~2       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~3             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~3       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]         ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~4             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~4       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~5             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~5       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]         ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~6             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~6       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~11            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~11      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~13            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~13      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~14            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~14      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~15            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~15      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]         ; out0             ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                ; |Pro3_2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                ; |Pro3_2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |Pro3_2|KEY[5]                                                                                                   ; |Pro3_2|KEY[5]                                                                                             ; out              ;
; |Pro3_2|KEY[0]                                                                                                   ; |Pro3_2|KEY[0]                                                                                             ; out              ;
; |Pro3_2|MA[7]                                                                                                    ; |Pro3_2|MA[7]                                                                                              ; pin_out          ;
; |Pro3_2|MA[5]                                                                                                    ; |Pro3_2|MA[5]                                                                                              ; pin_out          ;
; |Pro3_2|MA[2]                                                                                                    ; |Pro3_2|MA[2]                                                                                              ; pin_out          ;
; |Pro3_2|MA[0]                                                                                                    ; |Pro3_2|MA[0]                                                                                              ; pin_out          ;
; |Pro3_2|MOD[6]                                                                                                   ; |Pro3_2|MOD[6]                                                                                             ; pin_out          ;
; |Pro3_2|MOD[5]                                                                                                   ; |Pro3_2|MOD[5]                                                                                             ; pin_out          ;
; |Pro3_2|MOD[0]                                                                                                   ; |Pro3_2|MOD[0]                                                                                             ; pin_out          ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |Pro3_2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[0] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a1 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[1] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a2 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[2] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a3 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[3] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a4 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[4] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a5 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[5] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a6 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[6] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a7 ; |Pro3_2|Pro3_1:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|q_a[7] ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a0   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[0]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a1   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[1]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a2   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[2]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a5   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[5]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a6   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[6]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|ram_block1a7   ; |Pro3_2|Pro3_1:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_hha1:auto_generated|q_a[7]   ; portadataout0    ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~1             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~1       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~2             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~2       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~3             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~3       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]         ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~4             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~4       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~5             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~5       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]         ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~6             ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~6       ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~11            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~11      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~13            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~13      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~14            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~14      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~15            ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~15      ; out0             ;
; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]               ; |Pro3_2|Pro3_1:inst|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]         ; out0             ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 31 00:21:34 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Pro1 -c Pro1
Info: Using vector source file "D:/quartusPro/Pro3_2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found logic contention at time 50.02 ns on bus node "|Pro3_2|gdfx_temp0[7]"
    Info: Node "lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]" has logic level of 0
    Info: Node "lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]" has logic level of 1
Warning: Found logic contention at time 50.02 ns on bus node "|Pro3_2|gdfx_temp0[3]"
    Info: Node "lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 50.02 ns on bus node "|Pro3_2|gdfx_temp0[2]"
    Info: Node "lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 50.02 ns on bus node "|Pro3_2|gdfx_temp0[1]"
    Info: Node "lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      55.86 %
Info: Number of transitions in simulation is 2710
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Sun Dec 31 00:21:34 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


