#ifndef MDT_CHIPS_H_INCLUDED
#define MDT_CHIPS_H_INCLUDED

#define YM2612REG_GLOBAL_LFO    0x22
#define YM2612REG_TIMER_A_MSB   0x24
#define YM2612REG_TIMER_A_LSB   0x25
#define YM2612REG_TIMER_B       0x26
#define YM2612REG_CH3_TIMERS    0x27
#define YM2612REG_KEY           0x28
#define YM2612REG_DAC           0x2A

#define YM2612REG_CH1_FREQ_MSB  0xA4
#define YM2612REG_CH1_FREQ_LSB  0xA0
#define YM2612REG_CH2_FREQ_MSB  0xA5
#define YM2612REG_CH2_FREQ_LSB  0xA1
#define YM2612REG_CH3_FREQ_MSB  0xA6
#define YM2612REG_CH3_FREQ_LSB  0xA2

#define YM2612REG_CH3SP_FREQ_OP3_MSB  0xAE
#define YM2612REG_CH3SP_FREQ_OP3_LSB  0xAA
#define YM2612REG_CH3SP_FREQ_OP2_MSB  0xAC
#define YM2612REG_CH3SP_FREQ_OP2_LSB  0xA8
#define YM2612REG_CH3SP_FREQ_OP1_MSB  0xAD
#define YM2612REG_CH3SP_FREQ_OP1_LSB  0xA9

// TL
#define YM2612REG_OP1_TL_CH0    0x40
#define YM2612REG_OP2_TL_CH0    0x44
#define YM2612REG_OP3_TL_CH0    0x48
#define YM2612REG_OP4_TL_CH0    0x4C

#define YM2612REG_OP1_TL_CH1    0x41
#define YM2612REG_OP2_TL_CH1    0x45
#define YM2612REG_OP3_TL_CH1    0x49
#define YM2612REG_OP4_TL_CH1    0x4D

#define YM2612REG_OP1_TL_CH2    0x42
#define YM2612REG_OP2_TL_CH2    0x46
#define YM2612REG_OP3_TL_CH2    0x4A
#define YM2612REG_OP4_TL_CH2    0x4E

// ALG
#define YM2612REG_FB_ALG_CH0    0xB0
#define YM2612REG_FB_ALG_CH1    0xB1
#define YM2612REG_FB_ALG_CH2    0xB2

// PAN AMS FMS
#define YM2612REG_PAN_AMS_FMS_CH0   0xB4
#define YM2612REG_PAN_AMS_FMS_CH1   0xB5
#define YM2612REG_PAN_AMS_FMS_CH2   0xB6

// DT MUL
#define YM2612REG_OP1_DT_MUL_CH0    0x30
#define YM2612REG_OP2_DT_MUL_CH0    0x34
#define YM2612REG_OP3_DT_MUL_CH0    0x38
#define YM2612REG_OP4_DT_MUL_CH0    0x3C

#define YM2612REG_OP1_DT_MUL_CH1    0x31
#define YM2612REG_OP2_DT_MUL_CH1    0x35
#define YM2612REG_OP3_DT_MUL_CH1    0x39
#define YM2612REG_OP4_DT_MUL_CH1    0x3D

#define YM2612REG_OP1_DT_MUL_CH2    0x32
#define YM2612REG_OP2_DT_MUL_CH2    0x36
#define YM2612REG_OP3_DT_MUL_CH2    0x3A
#define YM2612REG_OP4_DT_MUL_CH2    0x3E

// RS AR
#define YM2612REG_OP1_RS_AR_CH0 0x50
#define YM2612REG_OP2_RS_AR_CH0 0x54
#define YM2612REG_OP3_RS_AR_CH0 0x58
#define YM2612REG_OP4_RS_AR_CH0 0x5C

#define YM2612REG_OP1_RS_AR_CH1 0x51
#define YM2612REG_OP2_RS_AR_CH1 0x55
#define YM2612REG_OP3_RS_AR_CH1 0x59
#define YM2612REG_OP4_RS_AR_CH1 0x5D

#define YM2612REG_OP1_RS_AR_CH2 0x52
#define YM2612REG_OP2_RS_AR_CH2 0x56
#define YM2612REG_OP3_RS_AR_CH2 0x5A
#define YM2612REG_OP4_RS_AR_CH2 0x5E

// AM D1R
#define YM2612REG_OP1_AM_D1R_CH0    0x60
#define YM2612REG_OP2_AM_D1R_CH0    0x64
#define YM2612REG_OP3_AM_D1R_CH0    0x68
#define YM2612REG_OP4_AM_D1R_CH0    0x6C

#define YM2612REG_OP1_AM_D1R_CH1    0x61
#define YM2612REG_OP2_AM_D1R_CH1    0x65
#define YM2612REG_OP3_AM_D1R_CH1    0x69
#define YM2612REG_OP4_AM_D1R_CH1    0x6D

#define YM2612REG_OP1_AM_D1R_CH2    0x62
#define YM2612REG_OP2_AM_D1R_CH2    0x66
#define YM2612REG_OP3_AM_D1R_CH2    0x6A
#define YM2612REG_OP4_AM_D1R_CH2    0x6E

// D2R
#define YM2612REG_OP1_D2R_CH0   0x70
#define YM2612REG_OP2_D2R_CH0   0x74
#define YM2612REG_OP3_D2R_CH0   0x78
#define YM2612REG_OP4_D2R_CH0   0x7C

#define YM2612REG_OP1_D2R_CH1   0x71
#define YM2612REG_OP2_D2R_CH1   0x75
#define YM2612REG_OP3_D2R_CH1   0x79
#define YM2612REG_OP4_D2R_CH1   0x7D

#define YM2612REG_OP1_D2R_CH2   0x72
#define YM2612REG_OP2_D2R_CH2   0x76
#define YM2612REG_OP3_D2R_CH2   0x7A
#define YM2612REG_OP4_D2R_CH2   0x7E

// D1L RR
#define YM2612REG_OP1_D1L_RR_CH0    0x80
#define YM2612REG_OP2_D1L_RR_CH0    0x84
#define YM2612REG_OP3_D1L_RR_CH0    0x88
#define YM2612REG_OP4_D1L_RR_CH0    0x8C

#define YM2612REG_OP1_D1L_RR_CH1    0x81
#define YM2612REG_OP2_D1L_RR_CH1    0x85
#define YM2612REG_OP3_D1L_RR_CH1    0x89
#define YM2612REG_OP4_D1L_RR_CH1    0x8D

#define YM2612REG_OP1_D1L_RR_CH2    0x82
#define YM2612REG_OP2_D1L_RR_CH2    0x86
#define YM2612REG_OP3_D1L_RR_CH2    0x8A
#define YM2612REG_OP4_D1L_RR_CH2    0x8E

// SSGEG
#define YM2612REG_OP1_SSGEG_CH0 0x90
#define YM2612REG_OP2_SSGEG_CH0 0x94
#define YM2612REG_OP3_SSGEG_CH0 0x98
#define YM2612REG_OP4_SSGEG_CH0 0x9C

#define YM2612REG_OP1_SSGEG_CH1 0x91
#define YM2612REG_OP2_SSGEG_CH1 0x95
#define YM2612REG_OP3_SSGEG_CH1 0x99
#define YM2612REG_OP4_SSGEG_CH1 0x9D

#define YM2612REG_OP1_SSGEG_CH2 0x92
#define YM2612REG_OP2_SSGEG_CH2 0x96
#define YM2612REG_OP3_SSGEG_CH2 0x9A
#define YM2612REG_OP4_SSGEG_CH2 0x9E

#endif // MDT_CHIPS_H_INCLUDED
