-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111000110000", 1 => "00000000101001010", 
    2 => "00001000010110110", 3 => "00000010101001101", 
    4 => "11111010100101011", 5 => "11111110110011010", 
    6 => "00001011001101001", 7 => "00000000100110000", 
    8 => "00000000000100000", 9 => "11010111100011110", 
    10 => "00000000100010000", 11 => "00000100100001100", 
    12 => "00001011110000001", 13 => "11110100010011100", 
    14 => "11111111111011111", 15 => "11111111000110100", 
    16 => "00000011010111011", 17 => "00000001010000000", 
    18 => "11111110011000110", 19 => "11111111110010001", 
    20 => "11111001111010101", 21 => "11111111100000000", 
    22 => "11111110110001110", 23 => "11111110111010100", 
    24 => "00001000010001000", 25 => "00001001111000010", 
    26 => "11111100111010001", 27 => "01111110000000001", 
    28 => "11111111001100000", 29 => "00000001001100011", 
    30 => "00000010100101001", 31 => "00001000110010000", 
    32 => "11111011000000111", 33 => "11110001110101001", 
    34 => "11111110101110101", 35 => "00000001000100010", 
    36 => "00000010110111111", 37 => "00000001011010011", 
    38 => "00010101000101001", 39 => "00000000000101100", 
    40 => "00000011100111000", 41 => "11111000001011110", 
    42 => "11111000011011100", 43 => "11111111111101100", 
    44 => "00000111001001000", 45 => "00000000110010000", 
    46 => "11111101110000100", 47 => "00000111001011101", 
    48 => "11111111011000100", 49 => "00000001110010100", 
    50 => "00100000000110010", 51 => "01101101100000110", 
    52 => "00000000000011100", 53 => "00000110111110011", 
    54 => "11111111000110110", 55 => "00000000001001010", 
    56 => "00001101000100110", 57 => "00001011110011000", 
    58 => "11111100111110010", 59 => "11111111101111111", 
    60 => "11111100101100100", 61 => "11111111010001011", 
    62 => "11111001001100000", 63 => "00000000101011011", 
    64 => "00000100110000011", 65 => "11110100011111010", 
    66 => "00000000101011101", 67 => "11111100110110011", 
    68 => "11111110110100101", 69 => "11111001100001101", 
    70 => "00000000000100110", 71 => "00000000001001000", 
    72 => "00000001110011001", 73 => "00000101000111010", 
    74 => "00000000010000101", 75 => "11111101100000111", 
    76 => "11111110001111100", 77 => "11111111010001001", 
    78 => "00000000001011001", 79 => "11100011010010110", 
    80 => "00000001000010001", 81 => "00000000011010000", 
    82 => "11111111011110101", 83 => "11111101101001111", 
    84 => "11111111111011110", 85 => "11110010100010101", 
    86 => "11110100000010100", 87 => "00000100010010111", 
    88 => "00000100101001000", 89 => "11111110110100001", 
    90 => "11111110001011111", 91 => "00000001010010111", 
    92 => "11111110000101101", 93 => "11111110101001100", 
    94 => "00000111011010001", 95 => "11111110110001011", 
    96 => "11111111101010111", 97 => "11111111010011001", 
    98 => "00000001011110011", 99 => "11110110010000100", 
    100 => "11111000110101111", 101 => "11111110111011111", 
    102 => "11111111010011111", 103 => "00001001011010100", 
    104 => "00000010001010011", 105 => "11110111110100000", 
    106 => "11111110101111000", 107 => "11001001100001101", 
    108 => "00000011010010010", 109 => "11111001001011110", 
    110 => "11111111001111111", 111 => "00000001000100001", 
    112 => "00000000101001001", 113 => "11110000011010110", 
    114 => "00000000000000101", 115 => "00000000100000001", 
    116 => "11111111110011110", 117 => "11111111101111111", 
    118 => "11110010110001100", 119 => "00000000011001100", 
    120 => "11111100100010000", 121 => "00000000001011011", 
    122 => "00001101000110001", 123 => "00001001000001100", 
    124 => "00000000000100011", 125 => "11111111110010010", 
    126 => "11111111100001011", 127 => "11111110110110000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy is
    component StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


