
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001651                       # Number of seconds simulated (Second)
simTicks                                   1650778000                       # Number of ticks simulated (Tick)
finalTick                                  1650778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     68.98                       # Real time elapsed on the host (Second)
hostTickRate                                 23929701                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     686968                       # Number of bytes of host memory used (Byte)
simInsts                                      1557935                       # Number of instructions simulated (Count)
simOps                                        2392055                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    22583                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      34674                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1650779                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.059594                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.943757                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2624126                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    19120                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2531679                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    115                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               251188                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            510852                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6790                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1635903                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.547573                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.573654                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    496531     30.35%     30.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    514206     31.43%     61.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    222091     13.58%     75.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    168934     10.33%     85.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    159956      9.78%     95.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     27426      1.68%     97.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     38321      2.34%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      7895      0.48%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       543      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1635903                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::ZeroMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    2303      4.65%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      8      0.02%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      4.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  41023     82.86%     87.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6151     12.42%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 4      0.01%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               18      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::ZeroMult            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::No_OpClass          104      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1444255     57.05%     57.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       173303      6.85%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            36      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          160      0.01%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          122      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          209      0.01%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       810246     32.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       101865      4.02%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          187      0.01%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1144      0.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2531679                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.533627                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49509                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019556                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6744812                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2894130                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2526864                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4073                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2381                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1965                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2579038                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2046                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1118                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             388                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           14876                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         835245                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        110072                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       229896                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        95967                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         13110     11.72%     11.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        13249     11.84%     23.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          137      0.12%     23.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        79537     71.11%     94.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         5710      5.10%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          115      0.10%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         111858                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         6777     16.96%     16.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         6940     17.37%     34.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          108      0.27%     34.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        23545     58.92%     93.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         2504      6.27%     99.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           89      0.22%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         39963                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          168      8.30%      8.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           31      1.53%      9.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         1691     83.51%     93.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          107      5.28%     98.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           28      1.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2025                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         6333      8.81%      8.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         6309      8.78%     17.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           29      0.04%     17.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        55992     77.88%     95.50% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         3206      4.46%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           26      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        71895                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           88      4.73%      4.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           29      1.56%      6.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         1656     88.94%     95.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           64      3.44%     98.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           25      1.34%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1862                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        29071     25.99%     25.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        69666     62.28%     88.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        13110     11.72%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           11      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       111858                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          783     38.70%     38.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         1240     61.30%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2023                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             79537                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        51584                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2025                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            347                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          790                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          1235                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               111858                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  731                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   74626                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.667149                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             517                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             252                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              241                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        13110     11.72%     11.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        13249     11.84%     23.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          137      0.12%     23.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        79537     71.11%     94.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         5710      5.10%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          115      0.10%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       111858                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        13110     35.21%     35.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          339      0.91%     36.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          137      0.37%     36.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        23386     62.81%     99.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          145      0.39%     99.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          115      0.31%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         37232                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          168     22.98%     22.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          456     62.38%     85.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          107     14.64%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          731                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          168     22.98%     22.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          456     62.38%     85.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          107     14.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          731                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          252                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           11                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          241                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           59                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          311                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                20163                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  20158                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              13825                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   6333                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                6333                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          250887                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1775                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1602147                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.493031                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.199244                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          746747     46.61%     46.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          296310     18.49%     65.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          305460     19.07%     84.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           48906      3.05%     87.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           43756      2.73%     89.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           36882      2.30%     92.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            4372      0.27%     92.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            5271      0.33%     92.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          114443      7.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1602147                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        8220                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  6338                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::ZeroMult            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1348319     56.37%     56.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       170150      7.11%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          147      0.01%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          100      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          202      0.01%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       777235     32.49%     96.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        94594      3.95%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          104      0.00%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1094      0.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2392055                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        114443                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1557935                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2392055                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1557935                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2392055                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.059594                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.943757                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             873027                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1829                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2383238                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           777339                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           95688                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::ZeroMult            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           49      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1348319     56.37%     56.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       170150      7.11%     63.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           21      0.00%     63.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          147      0.01%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          100      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           38      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          202      0.01%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       777235     32.49%     96.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        94594      3.95%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          104      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1094      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2392055                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        71895                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        65507                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         6388                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        55992                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        15903                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         6338                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         6333                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    99269                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1187956                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    157997                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                186813                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   3868                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                68488                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   283                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2711211                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1409                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             2530561                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            81455                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          810181                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         102838                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.532950                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         342921                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1046541                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2053                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           792                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3846075                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2280409                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            913019                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1090882                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              82787                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1609030                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8290                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           175                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    198465                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   438                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1635903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.724147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.990451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1162521     71.06%     71.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    31344      1.92%     72.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    27923      1.71%     74.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    41286      2.52%     77.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24564      1.50%     78.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    53031      3.24%     81.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    50537      3.09%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    14719      0.90%     85.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   229978     14.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1635903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               1790836                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.084843                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             111858                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.067761                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        22523                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      3868                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      58271                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   274749                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2643246                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   61                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   835245                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  110072                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6374                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       297                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   272388                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2089                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1243                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          625                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1868                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2529289                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2528829                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2083535                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3218477                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.531900                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.647367                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            748720                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               748720                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           748720                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              748720                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           38983                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              38983                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          38983                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             38983                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    584868000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     584868000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    584868000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    584868000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        787703                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           787703                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       787703                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          787703                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.049489                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.049489                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.049489                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.049489                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 15003.155222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 15003.155222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 15003.155222                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 15003.155222                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           38458                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                38458                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           292                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              292                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          292                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             292                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        38691                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          38691                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        38691                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         38691                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    533986000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    533986000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    533986000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    533986000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.049119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.049119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.049119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.049119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 13801.297459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 13801.297459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 13801.297459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 13801.297459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     38681                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         4104                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         4104                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       261000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       261000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         4110                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         4110                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.001460                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.001460                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data        43500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total        43500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     27227000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     27227000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.001460                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.001460                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 4537833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 4537833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         4110                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         4110                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         4110                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         4110                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          659474                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             659474                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         36650                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            36650                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    532630000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    532630000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       696124                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         696124                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.052649                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.052649                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 14532.878581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 14532.878581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data          292                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total            292                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        36358                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        36358                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    484081000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    484081000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.052229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.052229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 13314.291215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 13314.291215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          89246                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             89246                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         2333                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            2333                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     52238000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     52238000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        91579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         91579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.025475                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.025475                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 22390.912988                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 22390.912988                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         2333                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         2333                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     49905000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     49905000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.025475                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.025475                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 21390.912988                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 21390.912988                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               15.993253                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  795631                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 38697                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 20.560534                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 163000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    15.993253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               6406081                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              6406081                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            197325                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               197325                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           197325                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              197325                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1140                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1140                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1140                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1140                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst     54154000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total      54154000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst     54154000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total     54154000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        198465                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           198465                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       198465                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          198465                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.005744                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.005744                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.005744                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.005744                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 47503.508772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 47503.508772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 47503.508772                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 47503.508772                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          209                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             209                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst          931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total            931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst          931                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total           931                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst     45837000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total     45837000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst     45837000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     45837000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.004691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.004691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.004691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.004691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 49234.156821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 49234.156821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 49234.156821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 49234.156821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                       914                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          197325                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             197325                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1140                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1140                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst     54154000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total     54154000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       198465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         198465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.005744                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.005744                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 47503.508772                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 47503.508772                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          209                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            209                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst          931                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total          931                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst     45837000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total     45837000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.004691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.004691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 49234.156821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 49234.156821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               15.993383                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  198255                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                   930                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                213.177419                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                  79000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    15.993383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               1588650                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              1588650                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      109861                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   57906                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2089                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  14384                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             777339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.909809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.001248                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 740960     95.32%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                36146      4.65%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   12      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   20      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   99      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   40      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               777339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  810185                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  102841                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       105                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        26                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  198498                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        79                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   3868                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   177060                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  368213                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            972                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    264990                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                820800                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2681107                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 419661                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 602936                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   8016                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             5355337                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9502611                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4095990                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2191                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4850578                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   504752                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      58                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1114968                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4130399                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5319647                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1557935                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2392055                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l1_to_l2.transDist::ReadResp             37288                       # Transaction distribution (Count)
system.l1_to_l2.transDist::WritebackDirty        38670                       # Transaction distribution (Count)
system.l1_to_l2.transDist::CleanEvict            1791                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadExReq             2339                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadExResp            2339                       # Transaction distribution (Count)
system.l1_to_l2.transDist::ReadSharedReq        37289                       # Transaction distribution (Count)
system.l1_to_l2.pktCount_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       116075                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktCount_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         2775                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktCount::total                118850                       # Packet count per connected requestor and responder (Count)
system.l1_to_l2.pktSize_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      4937920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.pktSize_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        59520                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.pktSize::total                4997440                       # Cumulative packet size per connected requestor and responder (Byte)
system.l1_to_l2.snoops                            866                       # Total snoops (Count)
system.l1_to_l2.snoopTraffic                    13568                       # Total snoop traffic (Byte)
system.l1_to_l2.snoopFanout::samples            40494                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::mean            0.000074                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::stdev           0.008607                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::0                  40491     99.99%     99.99% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::1                      3      0.01%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.l1_to_l2.snoopFanout::total              40494                       # Request fanout histogram (Count)
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_to_l2.reqLayer0.occupancy         156139000                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.reqLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.l1_to_l2.respLayer0.occupancy        116092998                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.respLayer0.utilization            0.1                       # Layer utilization (Ratio)
system.l1_to_l2.respLayer1.occupancy          2792997                       # Layer occupancy (ticks) (Tick)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.l1_to_l2.snoop_filter.totRequests        79223                       # Total number of requests made to the snoop filter. (Count)
system.l1_to_l2.snoop_filter.hitSingleRequests        39595                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l1_to_l2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l1_to_l2.snoop_filter.totSnoops              3                       # Total number of snoops made to the snoop filter. (Count)
system.l1_to_l2.snoop_filter.hitSingleSnoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l1_to_l2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               355                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             38152                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                38507                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              355                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            38152                       # number of overall hits (Count)
system.l2cache.overallHits::total               38507                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             576                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             545                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1121                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            576                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            545                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1121                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     40038000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     36855000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      76893000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     40038000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     36855000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     76893000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           931                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         38697                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            39628                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          931                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        38697                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           39628                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.618690                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.014084                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.028288                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.618690                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.014084                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.028288                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 69510.416667                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 67623.853211                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 68593.220339                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 69510.416667                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 67623.853211                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 68593.220339                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             212                       # number of writebacks (Count)
system.l2cache.writebacks::total                  212                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          576                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          545                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1121                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          576                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          545                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1121                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     39462000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     36310000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     75772000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     39462000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     36310000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     75772000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.618690                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.014084                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.028288                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.618690                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.014084                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.028288                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 68510.416667                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 66623.853211                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 67593.220339                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 68510.416667                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 66623.853211                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 67593.220339                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       866                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          1986                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1986                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          353                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            353                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     23574000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     23574000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2339                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2339                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.150919                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.150919                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 66781.869688                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 66781.869688                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          353                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          353                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     23221000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     23221000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.150919                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.150919                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65781.869688                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 65781.869688                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          355                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        36166                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        36521                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          576                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          192                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          768                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     40038000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     13281000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     53319000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          931                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        36358                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        37289                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.618690                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.005281                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.020596                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 69510.416667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 69171.875000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 69425.781250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          576                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          192                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          768                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     39462000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     13089000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     52551000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.618690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.005281                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.020596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 68510.416667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68171.875000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 68425.781250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        38458                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        38458                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        38458                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        38458                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.008551                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   79221                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  1122                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 70.606952                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.000536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    54.089203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   200.918812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.211286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.784839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.996127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              78                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             178                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1268690                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1268690                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       212.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       576.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       528.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003213882500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2813                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 175                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1121                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         212                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1121                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       212                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1121                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   212                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      776                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      244                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       60                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       99.363636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      68.872500                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     122.780514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31              1      9.09%      9.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47              1      9.09%     18.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63              4     36.36%     54.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              1      9.09%     63.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              2     18.18%     81.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            1      9.09%     90.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-463            1      9.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.909091                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.875206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.136182                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6     54.55%     54.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      9.09%     63.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3     27.27%     90.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      9.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    71744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 13568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               43460719.73336209                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8219154.84698730                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1650718000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1238348.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        36864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        33792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        11904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 22331288.640871152282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 20470347.920798555017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 7211145.290281309746                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          576                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          545                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          212                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15655000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     13945750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  48938381000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27178.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25588.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 230841419.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        36864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        34880                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           71744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        36864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        36864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        13568                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        13568                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          212                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             212                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        22331289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        21129431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           43460720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     22331289                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       22331289                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8219155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8219155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8219155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       22331289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       21129431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          51679875                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1104                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  186                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           62                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  8900750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                5520000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            29600750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8062.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26812.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  909                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 170                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          211                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   391.279621                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   247.287870                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   347.560440                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           52     24.64%     24.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           48     22.75%     47.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           29     13.74%     61.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           16      7.58%     68.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            8      3.79%     72.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           11      5.21%     77.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      4.27%     81.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            8      3.79%     85.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           30     14.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          211                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead              70656                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           11904                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                42.801637                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.211145                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           835380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           444015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3791340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         647280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 130303680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     51454470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    590632800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      778108965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.358938                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1535050500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     54939250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     60788250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           671160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           356730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         4091220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         323640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 130303680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     64770810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    579419040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      779936280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    472.465880                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1505708000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     54939250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     90130750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 768                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           212                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               653                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                353                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               353                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            768                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         3107                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         3107                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3107                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port        85312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total        85312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    85312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1121                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1121    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1121                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1650778000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2834000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            5923750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1986                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          865                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
