# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Radar_FPGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Radar_FPGA {C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:20 on Apr 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Radar_FPGA" C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v 
# -- Compiling module bin2bcd_sequential
# 
# Top level modules:
# 	bin2bcd_sequential
# End time: 19:39:20 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Radar_FPGA {C:/AlteraPrj/Radar_FPGA/ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:20 on Apr 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Radar_FPGA" C:/AlteraPrj/Radar_FPGA/ip.v 
# -- Compiling module ip
# 
# Top level modules:
# 	ip
# End time: 19:39:20 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Radar_FPGA {C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:20 on Apr 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Radar_FPGA" C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v 
# -- Compiling module SONAR_DISPLAY
# 
# Top level modules:
# 	SONAR_DISPLAY
# End time: 19:39:20 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Radar_FPGA {C:/AlteraPrj/Radar_FPGA/servoControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Radar_FPGA" C:/AlteraPrj/Radar_FPGA/servoControl.v 
# -- Compiling module ServoControl
# 
# Top level modules:
# 	ServoControl
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Radar_FPGA/db {C:/AlteraPrj/Radar_FPGA/db/ip_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Radar_FPGA/db" C:/AlteraPrj/Radar_FPGA/db/ip_altpll.v 
# -- Compiling module ip_altpll
# 
# Top level modules:
# 	ip_altpll
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity toBDC_DotON
# -- Compiling architecture rtl of toBDC_DotON
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity toBDC_DotOFF
# -- Compiling architecture rtl of toBDC_DotOFF
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/expandInput.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/Radar_FPGA/expandInput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity expandInput
# -- Compiling architecture rtl of expandInput
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/Radar_FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture RTL of Counter
# End time: 19:39:21 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:21 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Distance_Calculation
# -- Compiling architecture RTL of Distance_Calculation
# ** Error: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd(25): (vcom-1436) Actual expression (prefix expression) of formal "reset" is not globally static.
# ** Error: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd(58): VHDL Compiler exiting
# End time: 19:39:22 on Apr 11,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Radar_FPGA_run_msim_rtl_verilog.do line 17
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd}"
