[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20257       tick        342349         15144          2821        342349 
      2  20257       tick        171760           511           106        171760 
      3  20257       tick        174117           416            80        174117 
      4  20257       tick        175220           468            71        175220 
      5  20257       tick        173991           468            69        173991 
      6  20257       tick        175876           445            82        175876 
      7  20257       tick        174405           403            64        174405 
      8  20257       tick        174704           517            99        174704 
      9  20257       tick        174891           436            72        174891 
     10  20257       tick        174283           452            64        174283 
     11  20257       tick        173970           452            71        173970 
     12  20257       tick        172742           431            94        172742 
     13  20257       tick        196312           892           158        196312 
     14  20257       tick        173942           479            86        173942 
     15  20257       tick        174008           448            84        174008 
     16  20257       tick        173277           379            69        173277 
     17  20257       tick        172945           447            79        172945 
     18  20257       tick        174380           484            73        174380 
     19  20257       tick        175216           397            63        175216 
     20  20257       tick        173494           447            93        173494 
     21  20257       tick        173298           433            79        173298 
     22  20257       exit         66151          2559           353         66151 
