timestamp 0
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters ppolyf_u l=r_length w=r_width
parameters cap_mim_2f0_m4m5_noshield l=c_length w=c_width
port "OUT" 38 48004 888 48004 888 m1
port "OUTB" 37 48168 1912 48168 1912 m1
port "VCTRL2" 39 32279 5743 32279 5743 m1
port "VCTRL_IN" 42 42870 4240 42870 4240 m1
port "S4" 43 43370 4280 43370 4280 m1
port "DIV_OUT" 30 18872 6250 18872 6250 m1
port "ITAIL1" 33 33398 13080 33398 13080 m1
port "DN_INPUT" 26 21858 13460 21858 13460 m1
port "S6" 24 17670 6747 17670 6747 m1
port "S3" 19 22036 6756 22036 6756 m1
port "DN" 32 30955 6730 30955 6730 m1
port "UP_INPUT" 25 21995 13993 21995 13993 m1
port "ITAIL" 14 30954 13379 30954 13379 m1
port "F_IN" 29 18022 14399 18022 14399 m1
port "UP" 31 29437 13558 29437 13558 m1
port "S2" 20 21788 13047 21788 13047 m1
port "PRE_SCALAR" 28 19504 14129 19504 14129 m1
port "S1" 23 18804 14117 18804 14117 m1
port "VDD" 41 30024 14122 30024 14122 m1
port "VSS" 40 33470 8331 33470 8331 m1
node "m1_33892_1807#" 0 22.4766 33892 1807 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_30034_1474#" 0 26.075 30034 1474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_53234_16109#" 0 12.3717 53234 16109 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 0 0 44697 -131 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.OUT"
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 0 338.696 41791 -152 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.IN"
node "a_44716_n517#" 0 0 44716 -517 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41879_n196#" 0 0 41879 -196 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44716_1837#" 0 0 44716 1837 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41879_1284#" 0 0 41879 1284 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 0 0 43305 -705 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.IN"
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.IN"
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 0 0 44716 -821 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.OUT"
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.IN"
node "OUT" 0 0 48004 888 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.IN"
equiv "OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.IN"
equiv "OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.OUT"
equiv "OUT" "VCO_DFF_C_0.DFF_3_mag_0.Q"
equiv "OUT" "VCO_DFF_C_0.OUT"
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 0 0 41979 -152 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.OUT"
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.OUT"
node "OUTB" 0 0 48168 1912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.OUT"
equiv "OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.IN"
equiv "OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Q-"
equiv "OUTB" "VCO_DFF_C_0.DFF_3_mag_0.D"
equiv "OUTB" "VCO_DFF_C_0.OUTB"
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 0 0 41879 894 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.CLK"
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.OUT"
node "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 0 0 31389 -924 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_1.IN"
node "VCO_DFF_C_0.VCO_C_0.OUTB" 0 0 28855 -1039 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.IN"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM9"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.INB"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_1.OUT"
node "a_25706_n567#" 0 0 25706 -567 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.VCO_C_0.OUT" 0 0 28855 -659 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM8"
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.IN"
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_4.OUT"
node "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 0 0 31350 440 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.OUT"
node "VCTRL2" 0 0 32279 5743 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCTRL2"
node "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 0 0 25563 2195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M4"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUT"
node "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 0 0 25563 2605 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M2"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUTB"
node "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 0 0 32559 401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M4"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUT"
node "a_34443_2598#" 0 0 34443 2598 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 0 0 32585 -882 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M2"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUTB"
node "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 0 0 31485 2359 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.IN"
node "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 0 0 31485 3421 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.INB"
node "VCO_DFF_C_0.VCTRL" 0 0 28867 2743 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCTRL" "A_MUX_0.Tr_Gate_0.OUT"
equiv "VCO_DFF_C_0.VCTRL" "A_MUX_0.Tr_Gate_1.OUT"
equiv "VCO_DFF_C_0.VCTRL" "A_MUX_0.OUT"
equiv "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.VCTRL"
equiv "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL"
equiv "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.VCTRL"
equiv "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL"
equiv "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.VCTRL"
node "VCTRL_IN" 0 0 42870 4240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VCTRL_IN" "A_MUX_0.Tr_Gate_0.IN"
equiv "VCTRL_IN" "A_MUX_0.IN2"
node "a_45158_5339#" 0 0 45158 5339 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42763_5679#" 0 0 42763 5679 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A_MUX_0.Tr_Gate_1.CLK" 0 0 44101 4993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "A_MUX_0.Tr_Gate_1.CLK" "A_MUX_0.INV_2_0.OUT"
node "S4" 0 0 43370 4280 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "S4" "A_MUX_0.INV_2_0.IN"
equiv "S4" "A_MUX_0.Tr_Gate_0.CLK"
equiv "S4" "A_MUX_0.SEL"
node "a_47128_7422#" 0 0 47128 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_7422#" 0 0 46828 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_7422#" 0 0 46528 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_7422#" 0 0 46228 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_7422#" 0 0 45928 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_7422#" 0 0 45628 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_7422#" 0 0 45328 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_7422#" 0 0 45028 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_7422#" 0 0 44728 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_7422#" 0 0 44428 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_7422#" 0 0 44128 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_7422#" 0 0 43828 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_7422#" 0 0 43528 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_7422#" 0 0 43228 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_7422#" 0 0 42928 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_7422#" 0 0 42628 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_7422#" 0 0 42328 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_8250#" 0 0 47128 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_8250#" 0 0 46828 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8250#" 0 0 46528 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8770#" 0 0 46528 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_8148#" 0 0 46228 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_8250#" 0 0 46228 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_8250#" 0 0 45928 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_8770#" 0 0 45928 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_8148#" 0 0 45628 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_8250#" 0 0 45628 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_8250#" 0 0 45328 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_8770#" 0 0 45328 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_8148#" 0 0 45028 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_8250#" 0 0 45028 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_8250#" 0 0 44728 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_8770#" 0 0 44728 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_8148#" 0 0 44428 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_8250#" 0 0 44428 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_8250#" 0 0 44128 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_8770#" 0 0 44128 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_8148#" 0 0 43828 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_8250#" 0 0 43828 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_8250#" 0 0 43528 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_8770#" 0 0 43528 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_8148#" 0 0 43228 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_8250#" 0 0 43228 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_8250#" 0 0 42928 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_8770#" 0 0 42928 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_8148#" 0 0 42628 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_8250#" 0 0 42628 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_9078#" 0 0 47128 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_9078#" 0 0 46828 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_9906#" 0 0 47128 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8976#" 0 0 46528 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_9078#" 0 0 46528 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9078#" 0 0 46228 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9598#" 0 0 46228 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_8976#" 0 0 45928 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_9078#" 0 0 45928 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9078#" 0 0 45628 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9598#" 0 0 45628 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_8976#" 0 0 45328 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_9078#" 0 0 45328 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9078#" 0 0 45028 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9598#" 0 0 45028 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_8976#" 0 0 44728 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_9078#" 0 0 44728 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9078#" 0 0 44428 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9598#" 0 0 44428 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_8976#" 0 0 44128 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_9078#" 0 0 44128 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9078#" 0 0 43828 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9598#" 0 0 43828 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_8976#" 0 0 43528 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_9078#" 0 0 43528 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9078#" 0 0 43228 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9598#" 0 0 43228 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_8976#" 0 0 42928 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_9078#" 0 0 42928 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_8250#" 0 0 42328 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_8770#" 0 0 42628 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_9078#" 0 0 42628 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_9598#" 0 0 42628 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_9078#" 0 0 42328 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_9598#" 0 0 46828 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_9906#" 0 0 46828 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_9906#" 0 0 46528 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_10426#" 0 0 46528 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9804#" 0 0 46228 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9906#" 0 0 46228 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_9906#" 0 0 45928 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_10426#" 0 0 45928 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9804#" 0 0 45628 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9906#" 0 0 45628 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_9906#" 0 0 45328 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_10426#" 0 0 45328 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9804#" 0 0 45028 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9906#" 0 0 45028 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_9906#" 0 0 44728 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_10426#" 0 0 44728 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9804#" 0 0 44428 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9906#" 0 0 44428 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_9906#" 0 0 44128 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_10426#" 0 0 44128 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9804#" 0 0 43828 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9906#" 0 0 43828 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_9906#" 0 0 43528 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_10426#" 0 0 43528 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9804#" 0 0 43228 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9906#" 0 0 43228 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_9906#" 0 0 42928 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_10426#" 0 0 42928 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_9804#" 0 0 42628 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_9906#" 0 0 42628 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_10734#" 0 0 47128 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_10734#" 0 0 46828 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_11562#" 0 0 47128 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_10632#" 0 0 46528 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_10734#" 0 0 46528 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_10734#" 0 0 46228 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_11254#" 0 0 46228 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_10632#" 0 0 45928 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_10734#" 0 0 45928 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_10734#" 0 0 45628 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_11254#" 0 0 45628 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_10632#" 0 0 45328 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_10734#" 0 0 45328 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_10734#" 0 0 45028 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_11254#" 0 0 45028 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_10632#" 0 0 44728 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_10734#" 0 0 44728 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_10734#" 0 0 44428 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_11254#" 0 0 44428 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_10632#" 0 0 44128 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_10734#" 0 0 44128 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_10734#" 0 0 43828 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_11254#" 0 0 43828 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_10632#" 0 0 43528 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_10734#" 0 0 43528 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_10734#" 0 0 43228 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_11254#" 0 0 43228 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_10632#" 0 0 42928 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_10734#" 0 0 42928 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_9906#" 0 0 42328 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_10426#" 0 0 42628 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_10734#" 0 0 42628 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_11254#" 0 0 42628 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_10734#" 0 0 42328 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_11254#" 0 0 46828 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_11562#" 0 0 46828 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_11562#" 0 0 46528 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_12082#" 0 0 46528 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_11460#" 0 0 46228 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_11562#" 0 0 46228 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_11562#" 0 0 45928 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_12082#" 0 0 45928 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_11460#" 0 0 45628 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_11562#" 0 0 45628 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_11562#" 0 0 45328 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_12082#" 0 0 45328 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_11460#" 0 0 45028 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_11562#" 0 0 45028 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_11562#" 0 0 44728 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_12082#" 0 0 44728 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_11460#" 0 0 44428 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_11562#" 0 0 44428 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_11562#" 0 0 44128 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_12082#" 0 0 44128 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_11460#" 0 0 43828 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_11562#" 0 0 43828 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_11562#" 0 0 43528 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_12082#" 0 0 43528 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_11460#" 0 0 43228 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_11562#" 0 0 43228 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_11562#" 0 0 42928 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_12082#" 0 0 42928 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_11460#" 0 0 42628 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_11562#" 0 0 42628 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "RES_74k_1.M" 0 0 42628 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "RES_74k_1.M" "cap_240p_0.P"
node "a_42328_11562#" 0 0 42328 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_12390#" 0 0 47128 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_12390#" 0 0 46828 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_12390#" 0 0 46528 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_12390#" 0 0 46228 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_12390#" 0 0 45928 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_12390#" 0 0 45628 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_12390#" 0 0 45328 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_12390#" 0 0 45028 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_12390#" 0 0 44728 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_12390#" 0 0 44428 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_12390#" 0 0 44128 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_12390#" 0 0 43828 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_12390#" 0 0 43528 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_12390#" 0 0 43228 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_12390#" 0 0 42928 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_12390#" 0 0 42628 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_12390#" 0 0 42328 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28075_8520#" 0 0 28075 8520 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27875_8520#" 0 0 27875 8520 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20103_8443#" 0 0 20103 8443 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19903_8443#" 0 0 19903 8443 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29415_8145#" 0 0 29415 8145 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_1.AND2_magic_0.A" 0 0 27183 8101 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DIV_OUT" 0 0 18872 6250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "DIV_OUT" "mux_magic_3.AND2_magic_0.B"
equiv "DIV_OUT" "mux_magic_3.IN1"
node "PFD_T2_0.DOWN" 0 0 25965 8739 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "PFD_T2_0.DOWN" "mux_magic_1.AND2_magic_0.B"
equiv "PFD_T2_0.DOWN" "mux_magic_1.IN1"
equiv "PFD_T2_0.DOWN" "PFD_T2_0.Buffer_V_2_0.out"
node "a_25557_8739#" 0 0 25557 8739 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24437_9224#" 0 0 24437 9224 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21443_8068#" 0 0 21443 8068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_3.AND2_magic_0.A" 0 0 19211 8024 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ITAIL1" 0 0 33398 13080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "ITAIL1" "CP_1_0.ITAIL1"
node "PFD_T2_0.Buffer_V_2_0.IN" 0 0 23477 9226 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29415_9553#" 0 0 29415 9553 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_1.OR_magic_0.A" 0 0 28939 8080 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_1.OR_magic_0.A" "mux_magic_1.AND2_magic_0.OUT"
node "a_31940_9626#" 0 1519.73 31940 9626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_1.OR_magic_0.B" 0 0 28939 9274 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_1.OR_magic_0.B" "mux_magic_1.AND2_magic_1.OUT"
node "a_28075_9714#" 0 0 28075 9714 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22881_9554#" 0 0 22881 9554 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.FDIV" 0 0 22291 8552 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "PFD_T2_0.FDIV" "mux_magic_3.OR_magic_0.VOUT"
equiv "PFD_T2_0.FDIV" "mux_magic_3.VOUT"
node "a_27875_9714#" 0 0 27875 9714 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DN_INPUT" 0 0 21858 13460 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "DN_INPUT" "mux_magic_1.AND2_magic_1.B"
equiv "DN_INPUT" "mux_magic_1.IN2"
node "a_21443_9476#" 0 0 21443 9476 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_3.OR_magic_0.A" 0 0 20967 8003 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_3.OR_magic_0.A" "mux_magic_3.AND2_magic_0.OUT"
node "a_23837_9553#" 0 0 23837 9553 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22967_8787#" 0 0 22967 8787 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22880_9797#" 0 0 22880 9797 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_3.OR_magic_0.B" 0 0 20967 9197 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_3.OR_magic_0.B" "mux_magic_3.AND2_magic_1.OUT"
node "a_20103_9637#" 0 0 20103 9637 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19903_9637#" 0 0 19903 9637 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S6" 0 0 17670 6747 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "S6" "mux_magic_3.AND2_magic_1.A"
equiv "S6" "mux_magic_3.SEL"
node "S3" 0 0 22036 6756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "S3" "mux_magic_1.AND2_magic_1.A"
equiv "S3" "mux_magic_1.SEL"
node "a_27922_10564#" 0 0 27922 10564 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22879_10704#" 0 0 22879 10704 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.INV_mag_0.OUT" 0 0 22967 10588 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20097_10547#" 0 0 20097 10547 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "RES_74k_1.P" 0 0 32396 10595 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "RES_74k_1.P" "cap_11p_0.P"
equiv "RES_74k_1.P" "A_MUX_0.Tr_Gate_1.IN"
equiv "RES_74k_1.P" "A_MUX_0.IN1"
equiv "RES_74k_1.P" "CP_1_0.VCTRL"
node "a_31732_10267#" 0 0 31732 10267 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31468_10271#" 0 0 31468 10271 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DN" 0 0 30955 6730 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "DN" "CP_1_0.UP"
equiv "DN" "mux_magic_1.OR_magic_0.VOUT"
equiv "DN" "mux_magic_1.VOUT"
node "a_23836_10693#" 0 0 23836 10693 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22880_10947#" 0 0 22880 10947 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.INV_mag_1.OUT" 0 0 24536 10845 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27722_10564#" 0 0 27722 10564 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "UP_INPUT" 0 0 21995 13993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "UP_INPUT" "mux_magic_0.AND2_magic_1.B"
equiv "UP_INPUT" "mux_magic_0.IN2"
node "ITAIL" 0 0 30954 13379 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "ITAIL" "CP_1_0.ITAIL"
node "a_24436_11277#" 0 0 24436 11277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19897_10547#" 0 0 19897 10547 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "F_IN" 0 0 18022 14399 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "F_IN" "mux_magic_2.AND2_magic_1.B"
equiv "F_IN" "mux_magic_2.IN2"
node "PFD_T2_0.INV_mag_1.IN" 0 0 23069 8866 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "UP" 0 0 29437 13558 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "UP" "CP_1_0.down"
equiv "UP" "mux_magic_0.OR_magic_0.VOUT"
equiv "UP" "mux_magic_0.VOUT"
node "PFD_T2_0.INV_mag_0.IN" 0 0 23068 10947 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27922_11758#" 0 0 27922 11758 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25556_11637#" 0 0 25556 11637 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.Buffer_V_2_1.IN" 0 0 23476 11275 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29262_10725#" 0 0 29262 10725 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22966_11778#" 0 0 22966 11778 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.FIN" 0 0 22285 10708 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "PFD_T2_0.FIN" "mux_magic_2.OR_magic_0.VOUT"
equiv "PFD_T2_0.FIN" "mux_magic_2.VOUT"
node "a_20097_11741#" 0 0 20097 11741 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29262_12133#" 0 0 29262 12133 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux_magic_0.OR_magic_0.B" 0 0 28786 11004 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_0.OR_magic_0.B" "mux_magic_0.AND2_magic_1.OUT"
node "mux_magic_0.OR_magic_0.A" 0 0 28786 12198 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_0.OR_magic_0.A" "mux_magic_0.AND2_magic_0.OUT"
node "a_21437_10708#" 0 0 21437 10708 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21437_12116#" 0 0 21437 12116 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27722_11758#" 0 0 27722 11758 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_T2_0.UP" 0 0 25964 11321 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "PFD_T2_0.UP" "mux_magic_0.AND2_magic_0.B"
equiv "PFD_T2_0.UP" "mux_magic_0.IN1"
equiv "PFD_T2_0.UP" "PFD_T2_0.Buffer_V_2_1.out"
node "S2" 0 0 21788 13047 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "S2" "mux_magic_0.AND2_magic_1.A"
equiv "S2" "mux_magic_0.SEL"
node "mux_magic_2.OR_magic_0.B" 0 0 20961 10987 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_2.OR_magic_0.B" "mux_magic_2.AND2_magic_1.OUT"
node "mux_magic_2.OR_magic_0.A" 0 0 20961 12181 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "mux_magic_2.OR_magic_0.A" "mux_magic_2.AND2_magic_0.OUT"
node "mux_magic_0.AND2_magic_0.A" 0 0 27030 11377 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19897_11741#" 0 0 19897 11741 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRE_SCALAR" 0 0 19504 14129 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "PRE_SCALAR" "mux_magic_2.AND2_magic_0.B"
equiv "PRE_SCALAR" "mux_magic_2.IN1"
node "S1" 0 0 18804 14117 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "S1" "mux_magic_2.AND2_magic_1.A"
equiv "S1" "mux_magic_2.SEL"
node "mux_magic_2.AND2_magic_0.A" 0 0 19205 11360 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 30024 14122 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VDD" "A_MUX_0.INV_2_0.VDD"
equiv "VDD" "A_MUX_0.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_0.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_0.VDD"
equiv "VDD" "CP_1_0.VDD"
equiv "VDD" "mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "mux_magic_0.VDD"
equiv "VDD" "mux_magic_1.AND2_magic_0.VDD"
equiv "VDD" "mux_magic_1.AND2_magic_1.VDD"
equiv "VDD" "mux_magic_1.OR_magic_0.VDD"
equiv "VDD" "mux_magic_1.VDD"
equiv "VDD" "mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "mux_magic_2.VDD"
equiv "VDD" "mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "mux_magic_3.VDD"
equiv "VDD" "PFD_T2_0.Buffer_V_2_0.VDD"
equiv "VDD" "PFD_T2_0.Buffer_V_2_1.VDD"
equiv "VDD" "PFD_T2_0.INV_mag_0.VDD"
equiv "VDD" "PFD_T2_0.INV_mag_1.VDD"
equiv "VDD" "PFD_T2_0.VDD"
equiv "VDD" "RES_74k_1.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_1.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VDD"
substrate "VSS" 0 0 33470 8331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "VSS" "cap_240p_0.M"
equiv "VSS" "cap_11p_0.M"
equiv "VSS" "A_MUX_0.INV_2_0.VSS"
equiv "VSS" "A_MUX_0.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_0.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_0.VSS"
equiv "VSS" "CP_1_0.VSS"
equiv "VSS" "mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "mux_magic_0.VSS"
equiv "VSS" "mux_magic_1.AND2_magic_0.VSS"
equiv "VSS" "mux_magic_1.AND2_magic_1.VSS"
equiv "VSS" "mux_magic_1.OR_magic_0.VSS"
equiv "VSS" "mux_magic_1.VSS"
equiv "VSS" "mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "mux_magic_2.VSS"
equiv "VSS" "mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "mux_magic_3.AND2_magic_1.B"
equiv "VSS" "mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "mux_magic_3.IN2"
equiv "VSS" "mux_magic_3.VSS"
equiv "VSS" "PFD_T2_0.Buffer_V_2_0.VSS"
equiv "VSS" "PFD_T2_0.Buffer_V_2_1.VSS"
equiv "VSS" "PFD_T2_0.INV_mag_0.VSS"
equiv "VSS" "PFD_T2_0.INV_mag_1.VSS"
equiv "VSS" "PFD_T2_0.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_1.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VSS"
cap "a_42628_9804#" "a_42928_10426#" 14.855
cap "a_28075_8520#" "S3" 3.28691
cap "VDD" "a_28075_9714#" 13.3266
cap "PFD_T2_0.UP" "PFD_T2_0.INV_mag_1.OUT" 22.2263
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VDD" 2158.52
cap "ITAIL" "mux_magic_0.OR_magic_0.B" 0.571343
cap "VDD" "mux_magic_2.AND2_magic_0.A" 1273.09
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VDD" 2590.71
cap "a_45158_5339#" "VCTRL_IN" 0.000340461
cap "VDD" "a_45928_12082#" 256.893
cap "DN" "a_29415_9553#" 127.177
cap "S6" "VDD" 1986.57
cap "a_25556_11637#" "PFD_T2_0.INV_mag_1.OUT" 9.8619
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 14940.1
cap "mux_magic_3.AND2_magic_0.A" "S6" 589.034
cap "a_22880_9797#" "VDD" 47.9702
cap "VDD" "OUTB" 781.257
cap "PFD_T2_0.Buffer_V_2_1.IN" "VDD" 1182.08
cap "VDD" "PFD_T2_0.FIN" 801.515
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.DOWN" 0.795113
cap "PFD_T2_0.DOWN" "DN_INPUT" 32.1684
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_44716_n517#" 0.0256711
cap "a_23837_9553#" "PFD_T2_0.INV_mag_1.OUT" 0.0134897
cap "a_22966_11778#" "PFD_T2_0.FIN" 175.237
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_22966_11778#" 27.8321
cap "a_22880_9797#" "a_22966_11778#" 0.324569
cap "a_27922_11758#" "UP_INPUT" 6.92635
cap "a_45028_9598#" "a_44428_9598#" 41.4735
cap "a_27875_8520#" "a_28075_8520#" 296.452
cap "PFD_T2_0.INV_mag_1.OUT" "PFD_T2_0.Buffer_V_2_0.IN" 18.3189
cap "a_44728_8976#" "VDD" 256.893
cap "DN" "a_31732_10267#" 2.25968
cap "DN" "a_29262_10725#" 1.33169
cap "a_45028_8148#" "a_44728_8770#" 14.855
cap "a_43228_8148#" "a_43528_8770#" 14.855
cap "a_44728_10632#" "a_45028_9804#" 0.00832975
cap "a_43528_10632#" "a_43228_11254#" 14.855
cap "a_43828_9804#" "a_43828_11254#" 2.39464
cap "DN" "a_31940_9626#" 0.0233245
cap "a_41879_n196#" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 277.136
cap "VDD" "a_27722_10564#" 870.712
cap "a_27922_10564#" "a_28075_9714#" 19.5905
cap "a_28075_8520#" "PFD_T2_0.DOWN" 119.965
cap "a_42928_10426#" "a_43228_9598#" 0.00832975
cap "a_42928_10426#" "a_42928_10632#" 226.83
cap "VDD" "a_22881_9554#" 31.5171
cap "a_27875_9714#" "S2" 0.370981
cap "PFD_T2_0.UP" "UP_INPUT" 126.857
cap "a_22966_11778#" "a_22881_9554#" 0.00043989
cap "a_45928_10632#" "VDD" 256.893
cap "PFD_T2_0.INV_mag_1.OUT" "DN_INPUT" 216.004
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.INV_mag_1.OUT" 478.923
cap "a_22879_10704#" "PFD_T2_0.INV_mag_1.OUT" 50.1606
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 1191.37
cap "a_22967_8787#" "a_23837_9553#" 32.4136
cap "a_25556_11637#" "UP_INPUT" 0.413527
cap "S4" "A_MUX_0.Tr_Gate_1.CLK" 403.059
cap "a_25706_n567#" "VDD" 0.37374
cap "a_45028_9598#" "RES_74k_1.P" 30.9176
cap "a_22967_8787#" "PFD_T2_0.Buffer_V_2_0.IN" 31.1411
cap "a_29415_8145#" "a_27875_9714#" 0.114283
cap "mux_magic_1.OR_magic_0.A" "mux_magic_0.OR_magic_0.B" 0.813275
cap "a_42928_10632#" "a_43228_11460#" 0.00832975
cap "VDD" "a_24437_9224#" 271.668
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VDD" 2871.67
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 10384.5
cap "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCTRL2" 107.806
cap "DN" "VCO_DFF_C_0.VCTRL" 109.261
cap "PFD_T2_0.Buffer_V_2_0.IN" "PFD_T2_0.FDIV" 9.28915
cap "a_46228_11254#" "a_46228_11460#" 226.83
cap "a_42928_8770#" "a_42928_8976#" 226.83
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 0.222887
cap "m1_30034_1474#" "VDD" 16.2801
cap "VDD" "mux_magic_0.OR_magic_0.B" 1195.04
cap "DN" "mux_magic_1.AND2_magic_0.A" 0.00878202
cap "a_27922_10564#" "a_27722_10564#" 297.874
cap "a_43528_10426#" "a_43528_10632#" 226.83
cap "UP" "a_27722_11758#" 0.0162546
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 10347.1
cap "A_MUX_0.Tr_Gate_1.CLK" "VDD" 1933.87
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 0.346265
cap "a_46228_11254#" "RES_74k_1.P" 1.37558
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "a_44716_n517#" 269.228
cap "a_22967_8787#" "PFD_T2_0.INV_mag_0.OUT" 70.3551
cap "a_22879_10704#" "a_22967_8787#" 0.324308
cap "m1_33892_1807#" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 105.8
cap "a_42628_9804#" "RES_74k_1.P" 56.3146
cap "a_19897_10547#" "a_20103_9637#" 0.0467594
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCTRL" 130.214
cap "PFD_T2_0.INV_mag_0.OUT" "UP_INPUT" 0.805137
cap "UP_INPUT" "DN_INPUT" 949.895
cap "a_29262_10725#" "a_27722_10564#" 1.13879
cap "a_44128_8770#" "a_44128_8976#" 226.83
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.FDIV" 51.4192
cap "a_45328_10632#" "a_45028_9804#" 0.00832975
cap "a_22879_10704#" "PFD_T2_0.FDIV" 0.0553119
cap "a_45328_10426#" "a_44728_10426#" 41.4735
cap "mux_magic_2.AND2_magic_0.A" "a_20097_11741#" 29.0101
cap "mux_magic_2.OR_magic_0.B" "S2" 8.63339
cap "mux_magic_1.AND2_magic_0.A" "a_28075_9714#" 1.03371
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 1627.53
cap "VDD" "a_42928_8976#" 256.893
cap "a_21437_10708#" "mux_magic_3.OR_magic_0.B" 0.71153
cap "a_45628_9598#" "a_45328_10426#" 0.00832975
cap "VCO_DFF_C_0.VCTRL" "OUTB" 29.3752
cap "a_21437_12116#" "VDD" 1598.48
cap "a_42628_11460#" "a_42928_10632#" 0.00832975
cap "mux_magic_0.OR_magic_0.B" "a_29415_9553#" 0.505708
cap "a_25706_n567#" "VCTRL2" 5691.09
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 915.41
cap "VDD" "a_43528_10632#" 256.893
cap "VDD" "a_41879_n196#" 1166.09
cap "a_21437_12116#" "a_22966_11778#" 0.818723
cap "S2" "mux_magic_2.OR_magic_0.A" 1.63061
cap "a_27875_9714#" "mux_magic_1.OR_magic_0.B" 124.825
cap "a_44728_12082#" "RES_74k_1.P" 227.01
cap "a_19903_9637#" "mux_magic_3.OR_magic_0.A" 1.84418
cap "a_44428_9598#" "a_44728_10426#" 0.00832975
cap "mux_magic_2.OR_magic_0.B" "a_21437_10708#" 410.867
cap "a_29262_10725#" "mux_magic_0.OR_magic_0.B" 410.867
cap "mux_magic_0.AND2_magic_0.A" "UP" 0.00878202
cap "PFD_T2_0.INV_mag_1.IN" "S2" 1.19305
cap "a_43828_8148#" "RES_74k_1.P" 228.656
cap "RES_74k_1.P" "a_43228_9598#" 31.6146
cap "PRE_SCALAR" "a_20097_10547#" 2.00497
cap "a_43828_9804#" "RES_74k_1.P" 10.7591
cap "RES_74k_1.P" "a_42928_10632#" 2.9144
cap "a_44128_10632#" "a_43828_9804#" 0.00832975
cap "a_44128_10426#" "a_44128_8976#" 2.39464
cap "a_43228_8148#" "a_42628_8148#" 41.4735
cap "a_44728_8976#" "a_45028_8148#" 0.00832975
cap "RES_74k_1.P" "a_43828_11254#" 0.160861
cap "a_44128_10632#" "a_43828_11254#" 14.855
cap "a_45328_8976#" "VDD" 256.893
cap "a_21437_10708#" "mux_magic_2.OR_magic_0.A" 33.4062
cap "PFD_T2_0.INV_mag_1.OUT" "PFD_T2_0.INV_mag_0.IN" 404.528
cap "a_42628_11460#" "a_43228_11460#" 41.4735
cap "a_43828_8148#" "a_43828_9598#" 2.39464
cap "a_44428_8148#" "a_44128_8770#" 14.855
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 0.0361399
cap "a_42628_9804#" "a_43228_9804#" 41.4735
cap "a_43828_9804#" "a_43828_9598#" 226.83
cap "a_43228_9598#" "a_43828_9598#" 41.4735
cap "VCTRL_IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 2.72087
cap "VCO_DFF_C_0.VCTRL" "a_25706_n567#" 0.609967
cap "a_43828_11254#" "a_43528_12082#" 0.00832975
cap "a_42928_10426#" "RES_74k_1.P" 3.83744
cap "PRE_SCALAR" "F_IN" 24.8663
cap "a_45628_11254#" "a_45028_11254#" 41.4735
cap "VDD" "a_46528_8770#" 255.107
cap "a_27875_9714#" "DN_INPUT" 222.898
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "a_34443_2598#" 1534.37
cap "a_27875_8520#" "S3" 0.66669
cap "VCO_DFF_C_0.VCTRL" "m1_30034_1474#" 16.8368
cap "RES_74k_1.P" "a_44728_10426#" 2.41001
cap "DN" "a_31468_10271#" 1401.22
cap "VCO_DFF_C_0.VCTRL" "A_MUX_0.Tr_Gate_1.CLK" 422.473
cap "VCTRL_IN" "a_42763_5679#" 269.28
cap "a_45628_9598#" "RES_74k_1.P" 31.3205
cap "VDD" "a_27722_11758#" 995.986
cap "RES_74k_1.P" "a_43228_11460#" 5.11545
cap "VDD" "a_46828_11254#" 289.464
cap "VDD" "a_44128_8976#" 256.893
cap "RES_74k_1.P" "a_45328_10426#" 2.56686
cap "a_45628_9598#" "a_45628_9804#" 226.83
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_24436_11277#" 618.569
cap "a_21437_10708#" "a_23836_10693#" 0.0163689
cap "a_46228_9598#" "a_46528_8770#" 0.00832975
cap "a_22967_8787#" "PFD_T2_0.INV_mag_0.IN" 25.897
cap "S3" "PFD_T2_0.DOWN" 247.606
cap "a_27875_9714#" "a_28075_8520#" 3.08302
cap "a_20103_8443#" "VDD" 57.6805
cap "a_21437_10708#" "a_21443_9476#" 20.2248
cap "a_20103_8443#" "mux_magic_3.AND2_magic_0.A" 29.0101
cap "a_45328_10426#" "a_45628_9804#" 14.855
cap "a_43528_12082#" "a_43228_11460#" 14.855
cap "RES_74k_1.P" "a_46828_9598#" 116.651
cap "VDD" "a_46228_9804#" 256.893
cap "a_19897_10547#" "a_20097_10547#" 297.874
cap "UP_INPUT" "PFD_T2_0.INV_mag_0.IN" 0.405641
cap "PFD_T2_0.INV_mag_0.IN" "PFD_T2_0.FDIV" 0.00036047
cap "a_43528_10426#" "a_43528_8976#" 2.39464
cap "S6" "mux_magic_3.OR_magic_0.A" 0.0109723
cap "a_45628_9598#" "a_45928_8770#" 0.00832975
cap "a_43228_9804#" "a_42928_10632#" 0.00832975
cap "a_43228_9804#" "a_43228_9598#" 226.83
cap "a_43828_9804#" "a_43228_9804#" 41.4735
cap "a_46528_12082#" "a_46528_10632#" 2.39464
cap "mux_magic_0.OR_magic_0.A" "UP" 9.73283
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.UP" 0.411596
cap "a_29262_12133#" "UP" 9.82185
cap "a_27875_8520#" "PFD_T2_0.DOWN" 222.898
cap "a_44728_8976#" "a_44728_8770#" 226.83
cap "PFD_T2_0.INV_mag_1.IN" "a_25556_11637#" 2.54801
cap "F_IN" "a_19897_10547#" 319.599
cap "a_43528_8770#" "a_43828_8148#" 14.855
cap "RES_74k_1.P" "a_44428_9598#" 30.9176
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_22880_10947#" 36.7982
cap "a_22880_10947#" "PFD_T2_0.FIN" 85.5368
cap "a_43528_8770#" "a_43228_9598#" 0.00832975
cap "PRE_SCALAR" "S1" 455.148
cap "a_43228_9804#" "a_42928_10426#" 14.855
cap "a_46228_9598#" "a_46228_9804#" 226.83
cap "S6" "a_19903_9637#" 195.353
cap "PFD_T2_0.INV_mag_1.IN" "a_23837_9553#" 154.518
cap "a_45328_8770#" "VDD" 255.107
cap "mux_magic_2.OR_magic_0.B" "a_22879_10704#" 0.109215
cap "mux_magic_2.OR_magic_0.B" "DN_INPUT" 0.71737
cap "PRE_SCALAR" "mux_magic_2.OR_magic_0.A" 1.18243
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.Buffer_V_2_0.IN" 595.234
cap "a_46528_12082#" "a_45928_12082#" 41.4735
cap "UP" "mux_magic_1.OR_magic_0.B" 0.451931
cap "a_45028_9804#" "VDD" 256.893
cap "S3" "PFD_T2_0.INV_mag_1.OUT" 0.687359
cap "a_42628_11460#" "RES_74k_1.P" 50.1438
cap "a_44428_9804#" "a_43828_9804#" 41.4735
cap "a_44428_9598#" "a_43828_9598#" 41.4735
cap "mux_magic_2.OR_magic_0.A" "DN_INPUT" 0.0266436
cap "VDD" "a_43528_8976#" 256.893
cap "mux_magic_0.AND2_magic_0.A" "VDD" 1299.71
cap "a_44428_8148#" "VDD" 256.893
cap "a_29262_10725#" "a_27722_11758#" 0.0715921
cap "a_43828_11460#" "a_43528_10632#" 0.00832975
cap "RES_74k_1.P" "a_46228_11460#" 5.79405
cap "a_45628_8148#" "VDD" 256.988
cap "a_21443_9476#" "PFD_T2_0.Buffer_V_2_0.IN" 0.0214771
cap "a_44128_12082#" "a_44728_12082#" 41.4735
cap "a_46228_8148#" "RES_74k_1.P" 278.718
cap "VDD" "S2" 3193.27
cap "a_44428_9804#" "a_44728_10426#" 14.855
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.INV_mag_0.OUT" 217.6
cap "PFD_T2_0.INV_mag_1.IN" "DN_INPUT" 15.3713
cap "a_44128_10632#" "RES_74k_1.P" 1.48696
cap "PFD_T2_0.INV_mag_1.IN" "a_22879_10704#" 58.8382
cap "a_45628_11254#" "a_45928_12082#" 0.00832975
cap "a_29415_8145#" "mux_magic_1.OR_magic_0.A" 397.486
cap "a_43228_8148#" "a_42928_8770#" 14.855
cap "S2" "a_22966_11778#" 7.06274
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VDD" 795.083
cap "RES_74k_1.P" "a_45628_9804#" 11.0012
cap "a_45158_5339#" "S4" 14.7749
cap "a_45328_8976#" "a_45028_8148#" 0.00832975
cap "mux_magic_2.OR_magic_0.B" "a_19897_10547#" 124.825
cap "RES_74k_1.P" "a_43528_12082#" 227.186
cap "RES_74k_1.P" "a_43828_9598#" 31.0785
cap "PFD_T2_0.INV_mag_1.OUT" "PFD_T2_0.DOWN" 18.4382
cap "a_29415_8145#" "VDD" 1598.48
cap "a_46528_10426#" "VDD" 256.879
cap "a_19897_10547#" "S1" 195.353
cap "a_45928_8770#" "a_46228_8148#" 14.855
cap "a_44728_10632#" "a_44728_12082#" 2.39464
cap "a_44128_12082#" "a_43828_11254#" 0.00832975
cap "S3" "UP_INPUT" 0.811723
cap "a_23836_10693#" "PFD_T2_0.INV_mag_0.OUT" 0.071877
cap "a_45928_8770#" "RES_74k_1.P" 9.67843
cap "a_22879_10704#" "a_23836_10693#" 42.7678
cap "mux_magic_0.AND2_magic_0.A" "a_27922_10564#" 1.03371
cap "a_19897_10547#" "mux_magic_2.OR_magic_0.A" 1.84418
cap "a_21437_10708#" "VDD" 930.924
cap "a_46528_8976#" "VDD" 256.879
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 399.696
cap "a_45158_5339#" "VDD" 1369.68
cap "a_21437_10708#" "a_22966_11778#" 16.4669
cap "a_45328_8976#" "a_45928_8976#" 41.4735
cap "a_42628_9598#" "a_42928_8976#" 14.855
cap "mux_magic_2.AND2_magic_0.A" "PFD_T2_0.FIN" 0.00936036
cap "VDD" "a_27922_11758#" 67.0695
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "OUTB" 23.3741
cap "a_27922_10564#" "S2" 29.2303
cap "RES_74k_1.P" "ITAIL1" 1673.83
cap "a_46228_9598#" "a_46528_10426#" 0.00832975
cap "a_19897_11741#" "S1" 0.395954
cap "a_29262_10725#" "mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_29262_12133#" "mux_magic_1.OR_magic_0.A" 0.0437594
cap "a_43228_8148#" "VDD" 256.893
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.FIN" 9.13543
cap "a_22880_9797#" "PFD_T2_0.FIN" 0.0377678
cap "a_44428_9804#" "a_44428_9598#" 226.83
cap "a_45628_11254#" "a_45928_10632#" 14.855
cap "mux_magic_0.OR_magic_0.A" "VDD" 1241.89
cap "a_19897_11741#" "mux_magic_2.OR_magic_0.A" 127.709
cap "a_46528_8976#" "a_46228_9598#" 14.855
cap "a_29415_8145#" "a_29415_9553#" 475.1
cap "a_22967_8787#" "PFD_T2_0.DOWN" 0.0330966
cap "a_45928_10632#" "a_46528_10632#" 41.4735
cap "a_29262_12133#" "VDD" 1598.48
cap "a_27722_10564#" "a_28075_9714#" 0.595485
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_44716_1837#" 709.804
cap "mux_magic_1.OR_magic_0.A" "mux_magic_1.OR_magic_0.B" 178.133
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCTRL2" 197.838
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 387.723
cap "a_43228_9804#" "RES_74k_1.P" 11.2952
cap "PFD_T2_0.DOWN" "UP_INPUT" 7.3896
cap "a_42928_12082#" "a_42928_10632#" 2.39464
cap "PFD_T2_0.UP" "VDD" 981.038
cap "a_44728_10632#" "a_44728_10426#" 226.83
cap "VCTRL_IN" "RES_74k_1.P" 0.0483829
cap "mux_magic_2.OR_magic_0.B" "PFD_T2_0.INV_mag_0.IN" 0.392107
cap "PFD_T2_0.UP" "a_22966_11778#" 0.0803834
cap "VDD" "mux_magic_1.OR_magic_0.B" 1193.37
cap "a_45928_10426#" "VDD" 256.893
cap "a_25556_11637#" "VDD" 500.557
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 673.517
cap "a_27922_10564#" "a_27922_11758#" 20.6349
cap "a_45928_10632#" "a_45928_12082#" 2.39464
cap "a_43528_8770#" "RES_74k_1.P" 9.13921
cap "PFD_T2_0.FIN" "a_22881_9554#" 0.0224319
cap "PFD_T2_0.INV_mag_0.IN" "mux_magic_2.OR_magic_0.A" 0.20679
cap "a_22880_9797#" "a_22881_9554#" 145.11
cap "a_45928_8976#" "a_46228_9804#" 0.00832975
cap "S3" "a_21443_8068#" 0.800553
cap "a_44428_8148#" "VCO_DFF_C_0.VCTRL" 2.30953
cap "a_23837_9553#" "VDD" 1.09779
cap "OUT" "VCO_DFF_C_0.VCO_C_0.OUTB" 7.03066
cap "a_27875_9714#" "S3" 195.353
cap "a_44428_9804#" "RES_74k_1.P" 10.5982
cap "a_45028_8148#" "a_45328_8770#" 14.855
cap "VDD" "PFD_T2_0.Buffer_V_2_0.IN" 1299.36
cap "a_45628_8148#" "VCO_DFF_C_0.VCTRL" 0.782501
cap "a_44128_10632#" "a_44428_9804#" 0.00832975
cap "mux_magic_0.OR_magic_0.A" "a_29415_9553#" 0.344179
cap "mux_magic_0.OR_magic_0.A" "a_27922_10564#" 0.177344
cap "a_22967_8787#" "PFD_T2_0.INV_mag_1.OUT" 0.592205
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 1206.93
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_44716_1837#" 3.27687
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 702.94
cap "a_43528_8770#" "a_43828_9598#" 0.00832975
cap "a_22880_9797#" "a_24437_9224#" 3.15412
cap "PFD_T2_0.INV_mag_1.OUT" "UP_INPUT" 19.6685
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "OUTB" 8.51854
cap "a_41879_1284#" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 708.494
cap "a_46228_9598#" "a_45928_10426#" 0.00832975
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.INV_mag_0.IN" 1325.66
cap "DIV_OUT" "a_20103_9637#" 2.00497
cap "a_44428_8148#" "a_45028_8148#" 41.4735
cap "a_42928_12082#" "a_43228_11460#" 14.855
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 9.12069
cap "PFD_T2_0.UP" "a_27922_10564#" 2.00497
cap "a_27875_8520#" "a_27875_9714#" 6.3841
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 764.769
cap "PRE_SCALAR" "VDD" 897.82
cap "a_45628_8148#" "a_45028_8148#" 41.4735
cap "a_29262_10725#" "mux_magic_0.OR_magic_0.A" 33.4062
cap "a_29415_9553#" "mux_magic_1.OR_magic_0.B" 410.867
cap "a_44716_1837#" "a_44716_n517#" 0.0760205
cap "A_MUX_0.Tr_Gate_1.CLK" "OUTB" 1.88488
cap "a_29262_10725#" "a_29262_12133#" 475.1
cap "VDD" "DN_INPUT" 852.759
cap "VDD" "PFD_T2_0.INV_mag_0.OUT" 674.307
cap "mux_magic_3.OR_magic_0.B" "S3" 1.68421
cap "a_22879_10704#" "VDD" 50.045
cap "a_23836_10693#" "PFD_T2_0.INV_mag_0.IN" 144.69
cap "a_22966_11778#" "DN_INPUT" 3.18596
cap "a_22966_11778#" "PFD_T2_0.INV_mag_0.OUT" 61.3252
cap "a_19903_8443#" "PFD_T2_0.FDIV" 0.035075
cap "a_22879_10704#" "a_22966_11778#" 371.971
cap "a_19903_8443#" "DIV_OUT" 325.488
cap "a_29415_8145#" "mux_magic_1.AND2_magic_0.A" 0.0357662
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 546.189
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VDD" 723.147
cap "a_20103_8443#" "mux_magic_3.OR_magic_0.A" 0.926961
cap "a_44128_12082#" "RES_74k_1.P" 227.01
cap "a_45628_11460#" "a_46228_11460#" 41.4735
cap "a_44128_12082#" "a_44128_10632#" 2.39464
cap "a_45628_8148#" "a_45928_8976#" 0.00832975
cap "a_27722_10564#" "mux_magic_0.OR_magic_0.B" 124.825
cap "a_45158_5339#" "VCO_DFF_C_0.VCTRL" 938.71
cap "a_29262_10725#" "mux_magic_1.OR_magic_0.B" 0.491349
cap "a_28075_8520#" "mux_magic_1.OR_magic_0.A" 0.926961
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 12526.3
cap "a_21437_12116#" "mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_44728_12082#" "a_45328_12082#" 41.4735
cap "OUT" "a_44716_n517#" 2.45436
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 1213.65
cap "a_22967_8787#" "PFD_T2_0.FDIV" 174.098
cap "a_44128_12082#" "a_43528_12082#" 41.4735
cap "a_43228_8148#" "VCO_DFF_C_0.VCTRL" 3.6774
cap "a_45628_11460#" "RES_74k_1.P" 4.82139
cap "a_21437_12116#" "PFD_T2_0.FIN" 0.0398587
cap "a_43828_8148#" "a_44128_8770#" 14.855
cap "a_46528_12082#" "a_46828_11254#" 14.86
cap "a_28075_8520#" "VDD" 61.1342
cap "a_20103_8443#" "a_19903_9637#" 3.08302
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "a_44716_n517#" 736.731
cap "a_42928_12082#" "a_42628_11460#" 14.855
cap "a_45028_9598#" "VDD" 256.893
cap "a_44728_10632#" "RES_74k_1.P" 1.48696
cap "a_42928_10632#" "a_43228_11254#" 14.855
cap "a_45328_10632#" "a_45328_10426#" 226.83
cap "a_25557_8739#" "PFD_T2_0.Buffer_V_2_0.IN" 182.366
cap "a_44728_10632#" "a_44128_10632#" 41.4735
cap "a_20103_9637#" "a_20097_10547#" 26.0007
cap "a_45028_11254#" "a_45028_9804#" 2.39464
cap "a_45328_8770#" "a_44728_8770#" 41.4735
cap "a_43828_11254#" "a_43228_11254#" 41.4735
cap "a_27922_10564#" "DN_INPUT" 2.8894
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "a_44716_1837#" 0.0105899
cap "S4" "VCO_DFF_C_0.VCO_C_0.OUTB" 15.1807
cap "a_19897_10547#" "VDD" 870.531
cap "a_27875_9714#" "PFD_T2_0.INV_mag_1.OUT" 0.36729
cap "a_44716_n517#" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 2.76111
cap "a_19897_10547#" "a_22966_11778#" 0.0173576
cap "a_42928_10426#" "a_43228_11254#" 0.00832975
cap "a_44428_8148#" "a_44728_8770#" 14.855
cap "a_46528_8976#" "a_45928_8976#" 41.4735
cap "F_IN" "a_20103_9637#" 2.96176
cap "a_46228_11254#" "VDD" 256.893
cap "a_24436_11277#" "S2" 0.177732
cap "a_42628_11254#" "a_42628_9804#" 2.39464
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCTRL2" 14.4767
cap "a_42928_12082#" "RES_74k_1.P" 227.622
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VDD" 5934.68
cap "S4" "a_42763_5679#" 719.47
cap "PFD_T2_0.INV_mag_0.OUT" "a_25557_8739#" 3.04455
cap "a_25557_8739#" "DN_INPUT" 0.660295
cap "a_19903_8443#" "a_21443_8068#" 0.798276
cap "a_46828_11254#" "a_46528_10632#" 14.86
cap "a_44728_12082#" "a_44428_11460#" 14.855
cap "OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 381.965
cap "a_42628_9804#" "VDD" 256.879
cap "a_19897_11741#" "VDD" 986.456
cap "a_41879_1284#" "VDD" 1339.16
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCTRL2" 344.103
cap "a_43228_11254#" "a_43228_11460#" 226.83
cap "a_42628_8770#" "RES_74k_1.P" 104.877
cap "RES_74k_1.P" "a_42628_8148#" 274.212
cap "a_42928_12082#" "a_43528_12082#" 41.4735
cap "a_42928_8770#" "a_43228_9598#" 0.00832975
cap "a_43828_9804#" "a_44128_10426#" 14.855
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 488.123
cap "a_44728_8976#" "a_45328_8976#" 41.4735
cap "a_43528_10426#" "a_43228_9598#" 0.00832975
cap "a_43828_9804#" "a_43528_10426#" 14.855
cap "a_46228_9804#" "a_46528_10632#" 0.00832975
cap "a_44128_10426#" "a_43828_11254#" 0.00832975
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_41879_n196#" 13.5786
cap "a_21443_9476#" "S3" 0.648993
cap "a_43528_10426#" "a_43828_11254#" 0.00832975
cap "a_22967_8787#" "a_21443_8068#" 0.0990809
cap "a_42763_5679#" "VDD" 1202.51
cap "PRE_SCALAR" "a_20097_11741#" 120.014
cap "PFD_T2_0.FDIV" "a_21443_8068#" 0.0135382
cap "a_43528_10426#" "a_42928_10426#" 41.4735
cap "a_45928_8976#" "a_45928_10426#" 2.39464
cap "VDD" "PFD_T2_0.INV_mag_0.IN" 4747.3
cap "a_44728_12082#" "VDD" 256.893
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VDD" 2742.82
cap "a_22966_11778#" "PFD_T2_0.INV_mag_0.IN" 806.271
cap "a_21437_10708#" "mux_magic_3.OR_magic_0.A" 0.700353
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.DOWN" 2.8003
cap "a_20103_8443#" "S6" 3.28691
cap "a_45328_10632#" "RES_74k_1.P" 1.64382
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCTRL" 47.0749
cap "a_44128_8770#" "a_44428_9598#" 0.00832975
cap "a_44128_10426#" "a_44728_10426#" 41.4735
cap "a_42628_11254#" "a_42928_10632#" 14.855
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 2152.79
cap "mux_magic_1.AND2_magic_0.A" "DN_INPUT" 17.3912
cap "a_45328_10632#" "a_45628_9804#" 0.00832975
cap "a_20103_9637#" "S1" 1.47164
cap "a_43828_8148#" "VDD" 256.893
cap "a_44728_8976#" "a_44128_8976#" 41.4735
cap "RES_74k_1.M" "a_42628_11460#" 16.6945
cap "VDD" "a_43228_9598#" 256.893
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 3311.9
cap "VDD" "a_42928_10632#" 256.893
cap "a_43828_9804#" "VDD" 256.893
cap "a_21437_10708#" "a_22880_10947#" 0.636603
cap "a_44728_10632#" "a_44428_9804#" 0.00832975
cap "mux_magic_3.OR_magic_0.B" "a_22967_8787#" 3.06338
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCTRL2" 4.07393
cap "VDD" "a_43828_11254#" 256.893
cap "VDD" "a_44716_n517#" 1244.16
cap "a_27722_10564#" "a_27722_11758#" 6.3841
cap "a_42628_11254#" "a_42928_10426#" 0.00832975
cap "mux_magic_3.OR_magic_0.B" "PFD_T2_0.FDIV" 0.0124321
cap "RES_74k_1.P" "UP" 2.76025
cap "a_44728_12082#" "a_44428_11254#" 0.00832975
cap "a_45028_11460#" "a_44728_12082#" 14.855
cap "OUT" "RES_74k_1.P" 21.7195
cap "a_25556_11637#" "a_24436_11277#" 8.052
cap "a_42928_10426#" "VDD" 256.893
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 348.304
cap "a_28075_8520#" "mux_magic_1.AND2_magic_0.A" 29.0418
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.INV_mag_1.OUT" 228.999
cap "RES_74k_1.M" "RES_74k_1.P" 231.266
cap "a_19897_10547#" "a_20097_11741#" 3.08302
cap "a_44128_8770#" "RES_74k_1.P" 8.72693
cap "VDD" "a_44728_10426#" 256.893
cap "a_45928_10632#" "a_46228_9804#" 0.00832975
cap "RES_74k_1.P" "a_43228_11254#" 0.696983
cap "a_44128_10426#" "a_44428_9598#" 0.00832975
cap "a_45028_9598#" "a_45028_8148#" 2.39464
cap "RES_74k_1.P" "a_45328_12082#" 227.167
cap "a_44428_11254#" "a_43828_11254#" 41.4735
cap "PFD_T2_0.Buffer_V_2_1.IN" "mux_magic_0.AND2_magic_0.A" 0.0276208
cap "VDD" "a_43228_11460#" 255.107
cap "a_45628_9598#" "VDD" 256.893
cap "mux_magic_2.OR_magic_0.B" "UP_INPUT" 0.146809
cap "a_44728_8976#" "a_45028_9804#" 0.00832975
cap "RES_74k_1.M" "a_43528_12082#" 1.7642
cap "F_IN" "a_20097_10547#" 122.548
cap "S2" "a_28075_9714#" 4.78364
cap "a_46528_10426#" "a_46528_10632#" 226.83
cap "a_44128_8770#" "a_43828_9598#" 0.00832975
cap "ITAIL" "RES_74k_1.P" 1826.08
cap "a_43228_11254#" "a_43528_12082#" 0.00832975
cap "VDD" "a_45328_10426#" 256.893
cap "a_23836_10693#" "PFD_T2_0.INV_mag_1.OUT" 3.3097
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.OUTB" 22.2203
cap "mux_magic_1.OR_magic_0.A" "S3" 0.0109723
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "VDD" 920.686
cap "a_44728_8976#" "a_44428_8148#" 0.00832975
cap "VDD" "a_46828_9598#" 289.464
cap "UP" "ITAIL1" 78.9795
cap "S2" "PFD_T2_0.FIN" 0.936341
cap "PFD_T2_0.Buffer_V_2_1.IN" "S2" 20.5002
cap "a_19897_11741#" "a_20097_11741#" 296.452
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 915.41
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "a_34443_2598#" 938.713
cap "a_24436_11277#" "DN_INPUT" 2.18972
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 388.95
cap "S3" "VDD" 2583.04
cap "a_22879_10704#" "a_24436_11277#" 3.39133
cap "a_44428_11254#" "a_44728_10426#" 0.00832975
cap "mux_magic_0.AND2_magic_0.A" "a_27722_10564#" 0.102929
cap "PFD_T2_0.INV_mag_1.IN" "a_22967_8787#" 855.041
cap "a_45628_9598#" "a_46228_9598#" 41.4735
cap "a_19903_8443#" "a_21443_9476#" 0.0715921
cap "a_27875_8520#" "mux_magic_1.OR_magic_0.A" 127.709
cap "VCO_DFF_C_0.VCTRL" "a_42763_5679#" 930.044
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.FDIV" 149.274
cap "RES_74k_1.P" "a_42928_8770#" 10.1544
cap "a_44128_10426#" "RES_74k_1.P" 2.41001
cap "VDD" "a_44428_9598#" 256.893
cap "a_21437_10708#" "mux_magic_2.AND2_magic_0.A" 0.0240125
cap "mux_magic_3.OR_magic_0.B" "a_21443_8068#" 172.782
cap "a_44128_10632#" "a_44128_10426#" 226.83
cap "a_42628_11460#" "a_42628_11254#" 226.83
cap "a_46228_9598#" "a_46828_9598#" 41.4735
cap "a_43528_10426#" "RES_74k_1.P" 2.82229
cap "a_27722_10564#" "S2" 195.353
cap "a_42628_10426#" "a_42628_9804#" 14.86
cap "a_27875_8520#" "VDD" 993.743
cap "ITAIL" "ITAIL1" 17.6396
cap "DN" "mux_magic_1.OR_magic_0.B" 1.06084
cap "a_21437_10708#" "PFD_T2_0.FIN" 171.387
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_21437_10708#" 0.000322859
cap "a_44128_10632#" "a_44428_11460#" 0.00832975
cap "RES_74k_1.P" "a_44428_11460#" 4.41847
cap "a_42628_11460#" "VDD" 255.107
cap "a_22967_8787#" "a_21443_9476#" 16.2748
cap "a_44128_10426#" "a_43828_9598#" 0.00832975
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 10.7449
cap "a_22880_10947#" "PFD_T2_0.INV_mag_0.OUT" 1.44753
cap "a_22879_10704#" "a_22880_10947#" 145.11
cap "mux_magic_1.OR_magic_0.A" "PFD_T2_0.DOWN" 1.18243
cap "S4" "RES_74k_1.P" 11.1729
cap "a_43528_10426#" "a_43828_9598#" 0.00832975
cap "a_43228_9804#" "a_43228_11254#" 2.39464
cap "a_45628_11254#" "a_45928_10426#" 0.00832975
cap "a_43828_8148#" "VCO_DFF_C_0.VCTRL" 3.69264
cap "S1" "a_20097_10547#" 29.2303
cap "a_21443_9476#" "PFD_T2_0.FDIV" 133.338
cap "a_27922_10564#" "S3" 5.62117
cap "a_46228_11460#" "VDD" 255.107
cap "VDD" "PFD_T2_0.DOWN" 1071.69
cap "a_45028_9598#" "a_44728_8770#" 0.00832975
cap "a_20097_10547#" "mux_magic_2.OR_magic_0.A" 0.177344
cap "a_42628_11254#" "RES_74k_1.P" 45.7221
cap "a_43528_8770#" "a_44128_8770#" 41.4735
cap "mux_magic_2.OR_magic_0.B" "F_IN" 1.18243
cap "a_46228_8148#" "VDD" 260.543
cap "RES_74k_1.P" "VDD" 23086.7
cap "a_44128_10632#" "VDD" 256.893
cap "a_27722_10564#" "a_27922_11758#" 3.08302
cap "F_IN" "S1" 526.018
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.UP" 9.13007
cap "a_27875_8520#" "a_29415_9553#" 0.0715921
cap "VDD" "a_45628_9804#" 256.893
cap "S3" "a_25557_8739#" 4.2951
cap "VDD" "a_43528_12082#" 256.893
cap "VDD" "a_43828_9598#" 256.893
cap "mux_magic_0.OR_magic_0.A" "a_27722_10564#" 1.84418
cap "a_42628_10426#" "a_42928_10632#" 41.4735
cap "a_45328_10632#" "a_45628_11460#" 0.00832975
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_25556_11637#" 172.077
cap "a_29415_8145#" "mux_magic_0.OR_magic_0.B" 0.0437594
cap "a_42928_8976#" "a_43528_8976#" 41.4735
cap "a_43828_11460#" "a_43828_11254#" 226.83
cap "PFD_T2_0.INV_mag_1.IN" "a_21443_8068#" 0.156226
cap "a_42628_9804#" "a_42628_9598#" 226.83
cap "a_45928_8770#" "VDD" 255.107
cap "a_29262_12133#" "a_27722_10564#" 0.114283
cap "a_46228_9598#" "a_46228_8148#" 2.39464
cap "a_23837_9553#" "a_22880_9797#" 42.7678
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 14841.3
cap "mux_magic_2.OR_magic_0.B" "mux_magic_3.OR_magic_0.B" 1.42139
cap "a_43528_10426#" "a_43228_9804#" 14.855
cap "a_45328_10632#" "a_44728_10632#" 41.4735
cap "VDD" "PFD_T2_0.INV_mag_1.OUT" 707.57
cap "a_19897_10547#" "a_19903_9637#" 4.01773
cap "a_20103_9637#" "VDD" 12.4161
cap "a_46228_9598#" "RES_74k_1.P" 32.2932
cap "a_22880_9797#" "PFD_T2_0.Buffer_V_2_0.IN" 37.9636
cap "mux_magic_3.AND2_magic_0.A" "a_20103_9637#" 1.03371
cap "a_22966_11778#" "PFD_T2_0.INV_mag_1.OUT" 2.24633
cap "a_42628_8770#" "a_42628_8148#" 14.86
cap "a_42628_10426#" "a_42928_10426#" 41.4735
cap "a_45028_11460#" "RES_74k_1.P" 4.41847
cap "mux_magic_3.OR_magic_0.B" "mux_magic_2.OR_magic_0.A" 0.00355481
cap "a_44128_10632#" "a_44428_11254#" 14.855
cap "a_27875_9714#" "UP" 0.0103688
cap "a_21437_12116#" "S2" 4.68135
cap "PRE_SCALAR" "mux_magic_2.AND2_magic_0.A" 545.41
cap "a_43528_8770#" "a_42928_8770#" 41.4735
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VDD" 892.936
cap "VDD" "ITAIL1" 774.66
cap "RES_74k_1.M" "a_44128_12082#" 0.398568
cap "a_45158_5339#" "A_MUX_0.Tr_Gate_1.CLK" 706.297
cap "VCTRL_IN" "S4" 548.226
cap "a_45328_8976#" "a_45328_8770#" 226.83
cap "a_21443_9476#" "a_21443_8068#" 475.1
cap "a_24436_11277#" "PFD_T2_0.INV_mag_0.IN" 341.538
cap "a_44428_9804#" "a_44128_10426#" 14.855
cap "DN_INPUT" "a_28075_9714#" 119.965
cap "a_46528_12082#" "a_46228_11254#" 0.00832975
cap "a_45328_8976#" "a_45028_9804#" 0.00832975
cap "a_45928_8770#" "a_46228_9598#" 0.00832975
cap "a_19903_8443#" "VDD" 986.109
cap "a_19903_8443#" "mux_magic_3.AND2_magic_0.A" 227.174
cap "a_45028_11254#" "a_44728_12082#" 0.00832975
cap "mux_magic_0.OR_magic_0.A" "mux_magic_0.OR_magic_0.B" 178.133
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.OUT" 385.495
cap "a_45928_10632#" "a_45928_10426#" 226.83
cap "mux_magic_1.AND2_magic_0.A" "S3" 589.922
cap "a_43828_11460#" "a_43228_11460#" 41.4735
cap "a_23837_9553#" "a_22881_9554#" 51.4087
cap "PFD_T2_0.DOWN" "a_25557_8739#" 137.079
cap "PFD_T2_0.INV_mag_1.IN" "mux_magic_3.OR_magic_0.B" 0.41044
cap "a_29262_12133#" "mux_magic_0.OR_magic_0.B" 172.782
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_0.OUT" 1.84397
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_22879_10704#" 32.4987
cap "PFD_T2_0.Buffer_V_2_1.IN" "DN_INPUT" 13.5648
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.FIN" 51.5074
cap "a_22879_10704#" "PFD_T2_0.FIN" 57.7642
cap "a_22880_9797#" "PFD_T2_0.INV_mag_0.OUT" 303.711
cap "a_31732_10267#" "RES_74k_1.P" 478.476
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_22881_9554#" 36.9183
cap "a_43228_9804#" "VDD" 256.893
cap "mux_magic_2.OR_magic_0.B" "mux_magic_2.OR_magic_0.A" 178.133
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 0.922456
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 3.41905
cap "a_27922_10564#" "PFD_T2_0.INV_mag_1.OUT" 2.78819
cap "a_45328_8976#" "a_45628_8148#" 0.00832975
cap "a_45628_9598#" "a_45928_8976#" 14.855
cap "a_45628_11460#" "a_45328_12082#" 14.855
cap "VCTRL_IN" "VDD" 111.991
cap "a_22967_8787#" "VDD" 2839.89
cap "a_31940_9626#" "RES_74k_1.P" 511.397
cap "a_21437_12116#" "a_21437_10708#" 475.1
cap "S1" "mux_magic_2.OR_magic_0.A" 0.0109723
cap "a_42628_9598#" "a_43228_9598#" 41.4735
cap "a_22967_8787#" "a_22966_11778#" 25.3292
cap "a_28075_8520#" "a_28075_9714#" 20.6349
cap "VDD" "UP_INPUT" 693.145
cap "a_22880_10947#" "PFD_T2_0.INV_mag_0.IN" 220.05
cap "mux_magic_0.OR_magic_0.B" "mux_magic_1.OR_magic_0.B" 0.0413965
cap "VDD" "PFD_T2_0.FDIV" 825.142
cap "DIV_OUT" "VDD" 899.402
cap "a_27875_8520#" "mux_magic_1.AND2_magic_0.A" 250.568
cap "mux_magic_3.AND2_magic_0.A" "PFD_T2_0.FDIV" 0.00878202
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCTRL2" 321.383
cap "a_43528_8770#" "VDD" 255.107
cap "DIV_OUT" "mux_magic_3.AND2_magic_0.A" 508.054
cap "a_24437_9224#" "PFD_T2_0.Buffer_V_2_0.IN" 602.863
cap "mux_magic_3.OR_magic_0.B" "a_21443_9476#" 410.867
cap "a_22966_11778#" "PFD_T2_0.FDIV" 0.188299
cap "a_45628_11254#" "a_46228_11254#" 41.4735
cap "a_43228_8148#" "a_42928_8976#" 0.00832975
cap "a_27722_10564#" "DN_INPUT" 1.68529
cap "a_42928_10426#" "a_42628_9598#" 0.00832975
cap "a_46228_11254#" "a_46528_10632#" 14.855
cap "a_44428_9804#" "VDD" 256.893
cap "PFD_T2_0.INV_mag_0.OUT" "a_22881_9554#" 2.18898
cap "a_42928_12082#" "RES_74k_1.M" 50.4276
cap "mux_magic_0.AND2_magic_0.A" "a_27722_11758#" 250.568
cap "a_19897_10547#" "mux_magic_2.AND2_magic_0.A" 0.102929
cap "PFD_T2_0.INV_mag_1.OUT" "a_25557_8739#" 0.60699
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCTRL2" 27.2508
cap "a_44128_8976#" "a_43528_8976#" 41.4735
cap "a_44428_8148#" "a_44128_8976#" 0.00832975
cap "a_42928_12082#" "a_43228_11254#" 0.00832975
cap "mux_magic_1.AND2_magic_0.A" "PFD_T2_0.DOWN" 406.062
cap "a_44128_12082#" "a_44428_11460#" 14.855
cap "a_19897_10547#" "S6" 0.107994
cap "VCO_DFF_C_0.VCTRL" "RES_74k_1.P" 1410.75
cap "a_45028_11254#" "a_44728_10426#" 0.00832975
cap "a_31732_10267#" "ITAIL1" 37.0838
cap "a_19897_10547#" "PFD_T2_0.FIN" 0.184287
cap "a_44728_8976#" "a_45028_9598#" 14.855
cap "a_31940_9626#" "ITAIL1" 655.334
cap "mux_magic_2.OR_magic_0.B" "a_21443_9476#" 0.705512
cap "S2" "a_27722_11758#" 0.66669
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 809.113
cap "a_46228_11254#" "a_45928_12082#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 2.03825
cap "VCO_DFF_C_0.VCO_C_0.OUT" "a_25706_n567#" 938.713
cap "PFD_T2_0.INV_mag_0.OUT" "a_24437_9224#" 371.1
cap "a_45028_11254#" "a_45328_10426#" 0.00832975
cap "a_27922_10564#" "UP_INPUT" 122.626
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.VCO_C_0.OUTB" 402.538
cap "a_19897_11741#" "mux_magic_2.AND2_magic_0.A" 228.252
cap "a_21443_9476#" "mux_magic_2.OR_magic_0.A" 0.701131
cap "a_44428_11254#" "a_44428_9804#" 2.39464
cap "a_45028_8148#" "RES_74k_1.P" 228.832
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 1572.12
cap "a_44728_10632#" "a_44428_11460#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 17.8893
cap "a_46528_8976#" "a_46528_8770#" 226.83
cap "a_25706_n567#" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 756.281
cap "OUT" "a_44716_1837#" 8.01265
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "OUTB" 724.502
cap "VDD" "a_20097_10547#" 12.4159
cap "a_19897_11741#" "PFD_T2_0.FIN" 0.0269442
cap "a_27875_9714#" "mux_magic_1.OR_magic_0.A" 1.84418
cap "a_44128_12082#" "VDD" 256.893
cap "a_44716_1837#" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 1.70115
cap "a_43828_11460#" "RES_74k_1.P" 4.57933
cap "a_41879_1284#" "OUTB" 269.762
cap "a_42628_10426#" "RES_74k_1.P" 99.0353
cap "a_43828_11460#" "a_44128_10632#" 0.00832975
cap "a_22967_8787#" "a_25557_8739#" 0.440175
cap "m1_30034_1474#" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 1.12305
cap "VDD" "a_21443_8068#" 1598.48
cap "PFD_T2_0.INV_mag_1.IN" "a_23836_10693#" 17.0454
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 20.0211
cap "a_27875_9714#" "VDD" 871.276
cap "mux_magic_3.AND2_magic_0.A" "a_21443_8068#" 0.0357662
cap "a_45928_8976#" "a_46228_8148#" 0.00832975
cap "a_46528_10426#" "a_46228_9804#" 14.855
cap "PFD_T2_0.INV_mag_1.IN" "a_21443_9476#" 1.8012
cap "a_45628_8148#" "a_45328_8770#" 14.855
cap "a_45928_8976#" "RES_74k_1.P" 10.3237
cap "a_43828_11460#" "a_43528_12082#" 14.855
cap "a_45328_10632#" "a_45328_12082#" 2.39464
cap "a_45628_11460#" "VDD" 255.107
cap "a_27922_11758#" "a_27722_11758#" 296.452
cap "F_IN" "VDD" 363.894
cap "F_IN" "mux_magic_3.AND2_magic_0.A" 0.543629
cap "a_44728_8770#" "a_44428_9598#" 0.00832975
cap "a_42628_8148#" "a_42928_8770#" 14.855
cap "a_45928_8976#" "a_45628_9804#" 0.00832975
cap "a_42628_8770#" "a_42928_8770#" 41.4735
cap "a_44728_10632#" "VDD" 256.893
cap "a_46528_8976#" "a_46228_9804#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 10.8058
cap "a_45928_10632#" "a_46228_11254#" 14.855
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "OUTB" 1268.98
cap "OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 1.0161
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_0.IN" 427.892
cap "PFD_T2_0.FIN" "PFD_T2_0.INV_mag_0.IN" 143.816
cap "a_22880_9797#" "PFD_T2_0.INV_mag_0.IN" 93.9324
cap "mux_magic_0.OR_magic_0.A" "a_27722_11758#" 127.709
cap "a_44128_12082#" "a_44428_11254#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 0.74986
cap "VCTRL_IN" "VCO_DFF_C_0.VCTRL" 1250.58
cap "a_29262_12133#" "a_27722_11758#" 0.798276
cap "a_45928_8770#" "a_45928_8976#" 226.83
cap "mux_magic_0.AND2_magic_0.A" "S2" 593.049
cap "a_25706_n567#" "VCO_DFF_C_0.VCO_C_0.OUTB" 1535.14
cap "a_42928_12082#" "a_42628_11254#" 0.00832975
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "a_44716_n517#" 854.681
cap "mux_magic_3.OR_magic_0.B" "VDD" 1191.48
cap "PFD_T2_0.UP" "a_27722_11758#" 222.898
cap "ITAIL" "UP" 634.477
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 652.154
cap "a_27875_9714#" "a_29415_9553#" 1.13879
cap "a_27875_9714#" "a_27922_10564#" 0.759218
cap "a_45028_11460#" "a_45628_11460#" 41.4735
cap "a_42928_12082#" "VDD" 256.893
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 9.77356
cap "mux_magic_1.AND2_magic_0.A" "UP_INPUT" 0.078899
cap "RES_74k_1.P" "a_42628_9598#" 76.6347
cap "a_45628_11254#" "a_45328_10426#" 0.00832975
cap "a_45028_11460#" "a_44728_10632#" 0.00832975
cap "a_44728_10632#" "a_44428_11254#" 14.855
cap "a_44728_8770#" "RES_74k_1.P" 8.72693
cap "a_42628_8770#" "VDD" 289.464
cap "a_42628_8148#" "VDD" 256.879
cap "PFD_T2_0.INV_mag_0.IN" "a_22881_9554#" 0.157148
cap "a_45928_10426#" "a_46228_9804#" 14.855
cap "mux_magic_2.OR_magic_0.B" "VDD" 1193.73
cap "a_19897_10547#" "a_21437_12116#" 0.114283
cap "a_24436_11277#" "PFD_T2_0.INV_mag_1.OUT" 14.3393
cap "mux_magic_2.OR_magic_0.B" "a_22966_11778#" 3.81593
cap "S1" "VDD" 1971.51
cap "a_46528_12082#" "a_46228_11460#" 14.855
cap "mux_magic_0.AND2_magic_0.A" "a_27922_11758#" 29.0418
cap "a_31468_10271#" "RES_74k_1.P" 0.588024
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 403.288
cap "a_24437_9224#" "PFD_T2_0.INV_mag_0.IN" 71.8696
cap "a_43228_8148#" "a_43528_8976#" 0.00832975
cap "VDD" "mux_magic_2.OR_magic_0.A" 1234.66
cap "a_21437_10708#" "S2" 4.07483
cap "a_27875_8520#" "DN" 0.0162546
cap "A_MUX_0.Tr_Gate_1.CLK" "a_42763_5679#" 2.56685
cap "a_22966_11778#" "mux_magic_2.OR_magic_0.A" 1.96378
cap "mux_magic_0.OR_magic_0.A" "mux_magic_0.AND2_magic_0.A" 1.08097
cap "a_44728_8976#" "a_44728_10426#" 2.39464
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 1268.58
cap "a_20103_9637#" "mux_magic_3.OR_magic_0.A" 0.177344
cap "a_46528_12082#" "RES_74k_1.P" 272.488
cap "S2" "a_27922_11758#" 3.28691
cap "a_45328_10632#" "VDD" 256.893
cap "S3" "a_28075_9714#" 29.2303
cap "a_42628_9804#" "a_42928_8976#" 0.00832975
cap "a_44716_1837#" "VDD" 1261.65
cap "a_29262_12133#" "mux_magic_0.AND2_magic_0.A" 0.0357662
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_41879_n196#" 720.282
cap "a_21437_12116#" "a_19897_11741#" 0.798276
cap "a_45028_9598#" "a_45328_8976#" 14.855
cap "a_46528_8976#" "a_46528_10426#" 2.39464
cap "a_43528_10426#" "a_43228_11254#" 0.00832975
cap "RES_74k_1.M" "m1_53234_16109#" 781.545
cap "a_22880_10947#" "PFD_T2_0.INV_mag_1.OUT" 0.764974
cap "a_20097_11741#" "a_20097_10547#" 20.6349
cap "PFD_T2_0.INV_mag_1.IN" "VDD" 4999
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_44716_n517#" 17.4691
cap "mux_magic_0.OR_magic_0.A" "S2" 0.0109723
cap "PFD_T2_0.UP" "mux_magic_0.AND2_magic_0.A" 374.203
cap "mux_magic_1.OR_magic_0.A" "UP" 0.302997
cap "PFD_T2_0.INV_mag_1.IN" "a_22966_11778#" 64.5309
cap "a_19903_9637#" "a_20103_9637#" 297.874
cap "a_19903_8443#" "mux_magic_3.OR_magic_0.A" 127.709
cap "a_25556_11637#" "mux_magic_0.AND2_magic_0.A" 0.123688
cap "a_31468_10271#" "ITAIL1" 0.244802
cap "a_46228_11460#" "a_46528_10632#" 0.00832975
cap "DN" "RES_74k_1.P" 0.106635
cap "VDD" "UP" 997.712
cap "a_27875_9714#" "mux_magic_1.AND2_magic_0.A" 0.102929
cap "F_IN" "a_20097_11741#" 4.48625
cap "OUT" "VDD" 4421.01
cap "PFD_T2_0.UP" "S2" 234.635
cap "RES_74k_1.M" "a_42628_11254#" 0.817688
cap "a_23836_10693#" "VDD" 1.09779
cap "a_45628_11254#" "RES_74k_1.P" 0.402923
cap "VDD" "a_34443_2598#" 0.37374
cap "a_21437_12116#" "PFD_T2_0.INV_mag_0.IN" 0.0469893
cap "a_45328_10632#" "a_45028_11460#" 0.00832975
cap "a_21443_9476#" "VDD" 933.172
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 3796.94
cap "a_23836_10693#" "a_22966_11778#" 32.4136
cap "a_42628_11254#" "a_43228_11254#" 41.4735
cap "a_22967_8787#" "mux_magic_3.OR_magic_0.A" 1.39871
cap "mux_magic_3.AND2_magic_0.A" "a_21443_9476#" 0.0240125
cap "a_43828_11460#" "a_44128_12082#" 14.855
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_41879_n196#" 902.378
cap "a_25556_11637#" "S2" 9.26252
cap "S3" "a_27722_10564#" 1.30009
cap "RES_74k_1.M" "VDD" 826.494
cap "a_19903_8443#" "a_19903_9637#" 6.3841
cap "RES_74k_1.P" "a_46528_10632#" 46.9663
cap "a_45628_11254#" "a_45628_9804#" 2.39464
cap "a_44728_8976#" "a_44428_9598#" 14.855
cap "a_44128_8770#" "VDD" 255.107
cap "PFD_T2_0.DOWN" "a_28075_9714#" 2.00497
cap "VDD" "a_43228_11254#" 256.893
cap "DIV_OUT" "mux_magic_3.OR_magic_0.A" 1.18243
cap "a_46228_11460#" "a_45928_12082#" 14.855
cap "a_42928_8976#" "a_43228_9598#" 14.855
cap "VDD" "a_45328_12082#" 256.893
cap "mux_magic_0.OR_magic_0.A" "a_27922_11758#" 0.926961
cap "a_22880_10947#" "a_22967_8787#" 0.000621981
cap "a_29415_8145#" "mux_magic_1.OR_magic_0.B" 172.782
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 957.604
cap "a_43528_10426#" "a_44128_10426#" 41.4735
cap "a_43828_9804#" "a_43528_10632#" 0.00832975
cap "a_43528_10632#" "a_42928_10632#" 41.4735
cap "a_46528_10426#" "a_45928_10426#" 41.4735
cap "ITAIL" "VDD" 6652.34
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 0.796858
cap "a_22967_8787#" "a_19903_9637#" 0.0158999
cap "a_43528_10632#" "a_43828_11254#" 14.855
cap "a_22880_10947#" "PFD_T2_0.FDIV" 0.0299864
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "RES_74k_1.P" 0.526804
cap "RES_74k_1.P" "a_45928_12082#" 227.689
cap "DN" "ITAIL1" 0.558937
cap "mux_magic_0.AND2_magic_0.A" "DN_INPUT" 0.20355
cap "UP" "a_29415_9553#" 1.80353
cap "a_46228_11254#" "a_46828_11254#" 41.4735
cap "PFD_T2_0.UP" "a_27922_11758#" 119.965
cap "VCO_DFF_C_0.VCTRL" "a_42628_8148#" 2.93176
cap "a_42928_10426#" "a_42928_8976#" 2.39464
cap "a_19903_9637#" "PFD_T2_0.FDIV" 0.183187
cap "RES_74k_1.P" "OUTB" 167.998
cap "a_29262_12133#" "mux_magic_0.OR_magic_0.A" 397.486
cap "a_46228_11254#" "a_46228_9804#" 2.39464
cap "PFD_T2_0.UP" "mux_magic_0.OR_magic_0.A" 1.18243
cap "PFD_T2_0.INV_mag_1.IN" "a_25557_8739#" 34.1282
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 7.5629
cap "PFD_T2_0.INV_mag_1.OUT" "a_28075_9714#" 2.3765
cap "S2" "PFD_T2_0.INV_mag_0.OUT" 0.0176896
cap "a_45028_9598#" "a_45328_8770#" 0.00832975
cap "S2" "DN_INPUT" 784.027
cap "a_44728_8976#" "RES_74k_1.P" 9.37217
cap "a_45028_11460#" "a_45328_12082#" 14.855
cap "mux_magic_0.OR_magic_0.A" "mux_magic_1.OR_magic_0.B" 0.0910856
cap "a_45028_9598#" "a_45028_9804#" 226.83
cap "S1" "a_20097_11741#" 3.28691
cap "a_31732_10267#" "UP" 18.894
cap "a_44128_10426#" "VDD" 256.893
cap "VDD" "a_42928_8770#" 255.107
cap "a_29262_10725#" "UP" 149.842
cap "a_34443_2598#" "VCTRL2" 6385.51
cap "a_43528_10426#" "VDD" 256.893
cap "S6" "a_20103_9637#" 29.2303
cap "a_45928_10632#" "a_46228_11460#" 0.00832975
cap "a_31940_9626#" "UP" 129.887
cap "a_43528_10632#" "a_43228_11460#" 0.00832975
cap "a_20097_11741#" "mux_magic_2.OR_magic_0.A" 0.926961
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_1.OUT" 135.176
cap "a_22880_9797#" "PFD_T2_0.INV_mag_1.OUT" 36.9509
cap "VDD" "a_44428_11460#" 255.107
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "a_34443_2598#" 756.281
cap "S4" "VDD" 2921.78
cap "a_25556_11637#" "PFD_T2_0.UP" 135.694
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 390.565
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 1195.45
cap "a_45928_10632#" "RES_74k_1.P" 2.16613
cap "mux_magic_3.OR_magic_0.A" "a_21443_8068#" 397.486
cap "a_21437_10708#" "PFD_T2_0.INV_mag_0.OUT" 0.729122
cap "a_22879_10704#" "a_21437_10708#" 0.340457
cap "a_44728_10632#" "a_45028_11254#" 14.855
cap "a_19903_8443#" "S6" 0.395954
cap "a_45928_10632#" "a_45628_9804#" 0.00832975
cap "ITAIL" "a_31732_10267#" 1521.1
cap "mux_magic_1.OR_magic_0.A" "VDD" 1239.96
cap "a_29262_10725#" "ITAIL" 1.32355
cap "a_27722_10564#" "PFD_T2_0.INV_mag_1.OUT" 0.807437
cap "a_19903_9637#" "a_20097_10547#" 0.0466357
cap "a_42628_11254#" "VDD" 256.879
cap "a_44428_11254#" "a_44128_10426#" 0.00832975
cap "a_43828_8148#" "a_44128_8976#" 0.00832975
cap "a_31940_9626#" "ITAIL" 1.2795
cap "a_43828_9804#" "a_44128_8976#" 0.00832975
cap "UP_INPUT" "a_28075_9714#" 3.40576
cap "a_45328_8976#" "a_45628_9598#" 14.855
cap "a_19903_9637#" "a_21443_8068#" 0.114283
cap "mux_magic_3.AND2_magic_0.A" "VDD" 1268.35
cap "a_23837_9553#" "PFD_T2_0.Buffer_V_2_0.IN" 262.131
cap "VCO_DFF_C_0.VCTRL" "a_34443_2598#" 0.609967
cap "VDD" "a_22966_11778#" 2849.87
cap "a_44428_11254#" "a_44428_11460#" 226.83
cap "a_45028_11460#" "a_44428_11460#" 41.4735
cap "a_45328_8976#" "a_45328_10426#" 2.39464
cap "VCTRL_IN" "OUTB" 23.3638
cap "a_22967_8787#" "PFD_T2_0.FIN" 0.203965
cap "a_22967_8787#" "a_22880_9797#" 372.041
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_22967_8787#" 7.0106e-05
cap "a_25706_n567#" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 854.466
cap "A_MUX_0.Tr_Gate_1.CLK" "RES_74k_1.P" 496.421
cap "DIV_OUT" "S6" 295.854
cap "PFD_T2_0.Buffer_V_2_1.IN" "UP_INPUT" 0.0153825
cap "PFD_T2_0.FIN" "PFD_T2_0.FDIV" 8.35223
cap "mux_magic_3.OR_magic_0.B" "mux_magic_3.OR_magic_0.A" 178.133
cap "a_22880_9797#" "PFD_T2_0.FDIV" 42.715
cap "PFD_T2_0.INV_mag_1.OUT" "a_24437_9224#" 0.479172
cap "PFD_T2_0.UP" "DN_INPUT" 33.4745
cap "m1_30034_1474#" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 103.452
cap "a_42628_8148#" "a_42628_9598#" 2.39464
cap "a_42628_8770#" "a_42628_9598#" 14.86
cap "DN_INPUT" "mux_magic_1.OR_magic_0.B" 1.18243
cap "a_46228_9598#" "VDD" 256.893
cap "a_19897_10547#" "a_21437_10708#" 1.13879
cap "a_46228_11254#" "a_46528_10426#" 0.00832975
cap "mux_magic_1.OR_magic_0.A" "a_29415_9553#" 33.4062
cap "a_25556_11637#" "PFD_T2_0.INV_mag_0.OUT" 0.566247
cap "a_25556_11637#" "DN_INPUT" 19.4664
cap "a_45028_11460#" "VDD" 255.107
cap "a_44428_11254#" "VDD" 256.893
cap "a_23837_9553#" "PFD_T2_0.INV_mag_0.OUT" 1.89739
cap "DN" "a_27875_9714#" 0.168336
cap "RES_74k_1.P" "a_42928_8976#" 10.7996
cap "mux_magic_3.OR_magic_0.B" "a_19903_9637#" 124.825
cap "VDD" "a_29415_9553#" 925.868
cap "a_27922_10564#" "VDD" 14.4041
cap "a_27722_10564#" "UP_INPUT" 230.308
cap "a_22967_8787#" "a_22881_9554#" 306.438
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.Buffer_V_2_0.IN" 187.172
cap "a_44728_8976#" "a_44428_9804#" 0.00832975
cap "RES_74k_1.M" "a_42628_10426#" 0.730134
cap "RES_74k_1.P" "a_43528_10632#" 1.89924
cap "mux_magic_2.OR_magic_0.B" "mux_magic_3.OR_magic_0.A" 0.00355481
cap "a_44128_10632#" "a_43528_10632#" 41.4735
cap "a_43828_8148#" "a_43528_8976#" 0.00832975
cap "a_22881_9554#" "PFD_T2_0.FDIV" 95.5089
cap "a_45628_11254#" "a_45628_11460#" 226.83
cap "a_29262_10725#" "mux_magic_1.OR_magic_0.A" 0.777336
cap "a_44428_8148#" "a_43828_8148#" 41.4735
cap "a_43828_9804#" "a_43528_8976#" 0.00832975
cap "a_43228_9598#" "a_43528_8976#" 14.855
cap "a_19897_11741#" "a_21437_10708#" 0.0715921
cap "S2" "PFD_T2_0.INV_mag_0.IN" 53.1201
cap "a_43528_10632#" "a_43528_12082#" 2.39464
cap "mux_magic_3.OR_magic_0.A" "mux_magic_2.OR_magic_0.A" 1.29273
cap "VDD" "VCTRL2" 1225.63
cap "a_45328_10632#" "a_45028_11254#" 14.855
cap "mux_magic_2.AND2_magic_0.A" "a_20097_10547#" 1.03371
cap "a_31732_10267#" "VDD" 5232.81
cap "PFD_T2_0.INV_mag_1.IN" "a_24436_11277#" 61.6047
cap "a_22967_8787#" "a_24437_9224#" 1.74799
cap "a_46228_9804#" "a_46828_9598#" 41.4735
cap "a_29262_10725#" "VDD" 929.248
cap "mux_magic_2.OR_magic_0.B" "a_19903_9637#" 0.0029895
cap "S6" "a_20097_10547#" 1.47791
cap "a_31940_9626#" "VDD" 8.33695
cap "a_27875_9714#" "a_28075_9714#" 297.874
cap "VDD" "a_25557_8739#" 507.436
cap "a_19903_9637#" "S1" 0.107544
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VDD" 12645.8
cap "a_45028_9804#" "a_44728_10426#" 14.855
cap "PFD_T2_0.INV_mag_0.OUT" "DN_INPUT" 141.829
cap "a_22879_10704#" "PFD_T2_0.INV_mag_0.OUT" 304.974
cap "a_22879_10704#" "DN_INPUT" 0.0615976
cap "a_44128_8976#" "a_44428_9598#" 14.855
cap "a_45158_5339#" "a_42763_5679#" 9.69791
cap "PFD_T2_0.INV_mag_1.IN" "mux_magic_3.OR_magic_0.A" 0.208047
cap "mux_magic_0.OR_magic_0.B" "UP_INPUT" 1.18243
cap "VCO_DFF_C_0.VCTRL" "S4" 523.14
cap "a_45328_8976#" "RES_74k_1.P" 9.52903
cap "a_45628_9598#" "a_45328_8770#" 0.00832975
cap "a_45628_11460#" "a_45928_12082#" 14.855
cap "F_IN" "mux_magic_2.AND2_magic_0.A" 18.8616
cap "a_21437_10708#" "PFD_T2_0.INV_mag_0.IN" 1.77391
cap "m1_33892_1807#" "VDD" 43.4355
cap "a_45328_8976#" "a_45628_9804#" 0.00832975
cap "F_IN" "S6" 8.90316
cap "a_45028_9804#" "a_45328_10426#" 14.855
cap "a_46228_11254#" "a_45928_10426#" 0.00832975
cap "a_46228_8148#" "a_46528_8770#" 14.855
cap "PFD_T2_0.INV_mag_1.IN" "a_22880_10947#" 9.27349
cap "RES_74k_1.P" "a_46528_8770#" 72.3816
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 791.066
cap "a_43228_9804#" "a_42928_8976#" 0.00832975
cap "mux_magic_1.OR_magic_0.A" "mux_magic_1.AND2_magic_0.A" 1.08097
cap "a_46228_11460#" "a_46828_11254#" 41.4735
cap "a_45628_9598#" "a_45628_8148#" 2.39464
cap "VCO_DFF_C_0.VCTRL" "VDD" 12839.8
cap "a_28075_8520#" "DN_INPUT" 4.48625
cap "a_29262_10725#" "a_29415_9553#" 8.50735
cap "a_43828_11460#" "a_44428_11460#" 41.4735
cap "a_21443_9476#" "mux_magic_3.OR_magic_0.A" 33.4062
cap "a_43228_9804#" "a_43528_10632#" 0.00832975
cap "VDD" "a_20097_11741#" 57.8055
cap "a_44128_8770#" "a_44728_8770#" 41.4735
cap "a_31468_10271#" "UP" 59.2726
cap "a_27875_9714#" "a_27722_10564#" 2.27609
cap "a_45028_11254#" "a_45328_12082#" 0.00832975
cap "mux_magic_1.AND2_magic_0.A" "VDD" 1292.56
cap "a_22880_10947#" "a_23836_10693#" 51.4087
cap "RES_74k_1.P" "a_46828_11254#" 95.9735
cap "RES_74k_1.P" "a_44128_8976#" 9.37217
cap "a_43228_8148#" "a_43828_8148#" 41.4735
cap "a_43228_8148#" "a_43228_9598#" 2.39464
cap "a_45928_8770#" "a_46528_8770#" 41.4735
cap "PFD_T2_0.UP" "PFD_T2_0.INV_mag_0.IN" 0.106071
cap "a_45028_8148#" "VDD" 256.893
cap "a_42628_10426#" "a_42628_11254#" 14.86
cap "a_19903_9637#" "a_21443_9476#" 1.13879
cap "a_45628_11460#" "a_45928_10632#" 0.00832975
cap "RES_74k_1.P" "a_46228_9804#" 11.9738
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCTRL2" 91.7275
cap "a_31940_9626#" "a_31732_10267#" 0.0466153
cap "a_44128_8976#" "a_43828_9598#" 14.855
cap "a_45328_10632#" "a_45628_11254#" 14.855
cap "a_44428_8148#" "a_44428_9598#" 2.39464
cap "a_25556_11637#" "PFD_T2_0.INV_mag_0.IN" 25.8378
cap "a_43828_11460#" "VDD" 255.107
cap "a_42628_10426#" "VDD" 289.464
cap "PRE_SCALAR" "a_19897_11741#" 322.932
cap "S3" "S2" 29.2995
cap "a_46228_9804#" "a_45628_9804#" 41.4735
cap "ITAIL" "a_31468_10271#" 36.8472
cap "a_23837_9553#" "PFD_T2_0.INV_mag_0.IN" 8.71612
cap "S1" "mux_magic_2.AND2_magic_0.A" 586.11
cap "a_46528_10426#" "a_46828_9598#" 14.86
cap "PFD_T2_0.INV_mag_0.IN" "PFD_T2_0.Buffer_V_2_0.IN" 41.2111
cap "mux_magic_2.OR_magic_0.B" "PFD_T2_0.FIN" 0.00302012
cap "a_27875_9714#" "mux_magic_0.OR_magic_0.B" 0.33073
cap "S6" "S1" 28.3254
cap "a_42928_8770#" "a_42628_9598#" 0.00832975
cap "a_45928_8976#" "VDD" 256.893
cap "mux_magic_2.AND2_magic_0.A" "mux_magic_2.OR_magic_0.A" 1.08097
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.OUTB" 1639.63
cap "DN" "UP" 546.994
cap "a_20103_8443#" "a_20103_9637#" 20.6349
cap "mux_magic_1.AND2_magic_0.A" "a_29415_9553#" 0.0240125
cap "a_46528_8976#" "a_46828_9598#" 14.86
cap "m1_33892_1807#" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 1.12305
cap "a_45328_8770#" "RES_74k_1.P" 8.88379
cap "VCO_DFF_C_0.VCTRL" "VCTRL2" 227.113
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 617.61
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "a_44716_1837#" 854.752
cap "a_45028_9804#" "RES_74k_1.P" 10.5982
cap "a_44716_1837#" "OUTB" 0.800527
cap "a_45028_9804#" "a_45628_9804#" 41.4735
cap "RES_74k_1.P" "a_43528_8976#" 9.78445
cap "a_19903_8443#" "a_20103_8443#" 296.452
cap "a_29415_8145#" "a_27875_8520#" 0.798276
cap "a_46228_9598#" "a_45928_8976#" 14.855
cap "a_44428_8148#" "RES_74k_1.P" 228.495
cap "VCO_DFF_C_0.VCTRL" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 3187.95
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.INV_mag_0.IN" 318.331
cap "PFD_T2_0.INV_mag_0.IN" "DN_INPUT" 49.4683
cap "a_45628_8148#" "a_46228_8148#" 41.4735
cap "a_22879_10704#" "PFD_T2_0.INV_mag_0.IN" 251.021
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.Buffer_V_2_1.IN" 38.8374
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.FIN" 9.09037
cap "PFD_T2_0.INV_mag_1.IN" "a_22880_9797#" 196.035
cap "DN" "ITAIL" 31.4507
cap "S2" "PFD_T2_0.DOWN" 0.0130708
cap "a_45928_8770#" "a_45328_8770#" 41.4735
cap "a_45628_8148#" "RES_74k_1.P" 230.249
cap "mux_magic_1.AND2_magic_0.A" "a_25557_8739#" 0.0585148
cap "a_45628_11254#" "a_45328_12082#" 0.00832975
cap "a_24436_11277#" "VDD" 275.159
cap "a_43528_8976#" "a_43828_9598#" 14.855
cap "VCO_DFF_C_0.VCTRL" "m1_33892_1807#" 0.0546272
cap "a_24436_11277#" "a_22966_11778#" 1.77191
cap "UP_INPUT" "a_27722_11758#" 6.35446
cap "a_45628_9598#" "a_45928_10426#" 0.00832975
cap "OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 577.27
cap "VDD" "a_42628_9598#" 256.879
cap "a_45028_11254#" "VDD" 256.893
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 0.590689
cap "a_19897_10547#" "a_19897_11741#" 6.3841
cap "a_45928_10426#" "a_45328_10426#" 41.4735
cap "a_44728_8770#" "VDD" 255.107
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 390.015
cap "OUT" "OUTB" 500.216
cap "VDD" "mux_magic_3.OR_magic_0.A" 1234.42
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_23836_10693#" 261.947
cap "a_34443_2598#" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 854.466
cap "mux_magic_3.AND2_magic_0.A" "mux_magic_3.OR_magic_0.A" 1.08097
cap "a_45628_8148#" "a_45928_8770#" 14.855
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 4.09366
cap "a_20103_8443#" "DIV_OUT" 120.014
cap "a_44428_9804#" "a_44128_8976#" 0.00832975
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "OUTB" 493.473
cap "a_22880_9797#" "a_21443_9476#" 0.538788
cap "a_45328_10632#" "a_45928_10632#" 41.4735
cap "a_46528_10426#" "RES_74k_1.P" 47.8886
cap "a_22880_10947#" "VDD" 32.9167
cap "a_31468_10271#" "VDD" 1100.65
cap "a_45328_12082#" "a_45928_12082#" 41.4735
cap "PFD_T2_0.INV_mag_1.IN" "a_22881_9554#" 230.833
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_41879_1284#" 121.43
cap "a_46528_8976#" "a_46228_8148#" 0.00832975
cap "a_22880_10947#" "a_22966_11778#" 306.438
cap "S2" "PFD_T2_0.INV_mag_1.OUT" 24.8123
cap "a_19903_9637#" "VDD" 870.575
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 0.346265
cap "a_27722_10564#" "UP" 0.0757386
cap "a_46528_8976#" "RES_74k_1.P" 57.2131
cap "mux_magic_3.AND2_magic_0.A" "a_19903_9637#" 0.102929
cap "S3" "PFD_T2_0.Buffer_V_2_0.IN" 1.11613
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_44716_1837#" 342.914
cap "VCO_DFF_C_0.VCTRL" "a_45028_8148#" 0.804404
cap "a_45028_11460#" "a_45028_11254#" 226.83
cap "a_45028_11254#" "a_44428_11254#" 41.4735
cap "a_45158_5339#" "RES_74k_1.P" 269.07
cap "a_46528_12082#" "VDD" 256.879
cap "PFD_T2_0.INV_mag_1.IN" "a_24437_9224#" 354.384
cap "a_42628_8148#" "a_42928_8976#" 0.00832975
cap "a_43228_9804#" "a_43528_8976#" 0.00832975
cap "a_42628_8770#" "a_42928_8976#" 41.4735
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 1645
cap "a_43228_8148#" "RES_74k_1.P" 229.192
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 623.691
cap "mux_magic_2.OR_magic_0.B" "a_21437_12116#" 172.782
cap "mux_magic_0.AND2_magic_0.A" "UP_INPUT" 75.7225
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_41879_1284#" 892.692
cap "OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 19.0847
cap "a_44428_9804#" "a_45028_9804#" 41.4735
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 419.48
cap "a_31468_10271#" "a_29415_9553#" 0.00105094
cap "a_43528_8770#" "a_43528_8976#" 226.83
cap "DN" "VDD" 2347.86
cap "S3" "DN_INPUT" 215.045
cap "UP" "mux_magic_0.OR_magic_0.B" 20.2239
cap "a_45028_9598#" "a_44728_10426#" 0.00832975
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 305.735
cap "a_21437_12116#" "mux_magic_2.OR_magic_0.A" 397.486
cap "a_45628_11254#" "VDD" 256.893
cap "a_42628_9804#" "a_42928_10632#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_44716_n517#" 0.0938577
cap "S2" "UP_INPUT" 436.832
cap "a_45928_10426#" "RES_74k_1.P" 3.08917
cap "PFD_T2_0.DOWN" "PFD_T2_0.Buffer_V_2_0.IN" 13.9555
cap "a_45028_9598#" "a_45628_9598#" 41.4735
cap "VDD" "a_46528_10632#" 256.879
cap "a_45928_10426#" "a_45628_9804#" 14.855
cap "a_45028_9598#" "a_45328_10426#" 0.00832975
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 380.655
cap "a_31468_10271#" "a_31732_10267#" 491.998
cap "mux_magic_1.OR_magic_0.A" "a_28075_9714#" 0.177344
cap "a_29262_10725#" "a_31468_10271#" 0.0993406
cap "S4" "OUTB" 28.6492
device csubckt cap_mim_2f0_m4m5_noshield 61615 313 61616 314 l=6000 w=6000 "None" "RES_74k_1.P" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55001 313 55002 314 l=6000 w=6000 "None" "RES_74k_1.P" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48387 313 48388 314 l=6000 w=6000 "None" "RES_74k_1.P" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 61615 6673 61616 6674 l=6000 w=6000 "None" "RES_74k_1.P" 556 0 "VSS" 24000 1482640,16520
device csubckt cap_mim_2f0_m4m5_noshield 55001 6673 55002 6674 l=6000 w=6000 "None" "RES_74k_1.P" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48387 6673 48388 6674 l=6000 w=6000 "None" "RES_74k_1.P" 556 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 18569 89705 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 18569 82891 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 18569 76077 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 18569 69263 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 18569 62449 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 18569 55635 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 18569 48821 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 18569 42007 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 18569 35193 18570 l=5800 w=6200 "None" "RES_74k_1.M" 1910 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 18569 28379 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 18569 21565 18570 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 24729 89705 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 24729 82891 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 24729 76077 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 24729 69263 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 24729 62449 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 24729 55635 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 24729 48821 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 24729 42007 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 24729 35193 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 24729 28379 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 24729 21565 24730 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 30889 89705 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 30889 82891 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 30889 76077 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 30889 69263 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 30889 62449 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 30889 55635 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 30889 48821 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 30889 42007 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 30889 35193 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 30889 28379 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 30889 21565 30890 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 37049 89705 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 37049 82891 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 37049 76077 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 37049 69263 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 37049 62449 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 37049 55635 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 37049 48821 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 37049 42007 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 37049 35193 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 37049 28379 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 37049 21565 37050 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 43209 89705 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 43209 82891 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 43209 76077 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 43209 69263 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 43209 62449 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 43209 55635 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 43209 48821 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 43209 42007 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 43209 35193 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 43209 28379 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 43209 21565 43210 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 49369 89705 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 49369 82891 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 49369 76077 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 49369 69263 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 49369 62449 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 49369 55635 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 49369 48821 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 49369 42007 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 49369 35193 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 49369 28379 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 49369 21565 49370 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 55529 89705 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 55529 82891 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 55529 76077 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 55529 69263 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 55529 62449 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 55529 55635 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 55529 48821 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 55529 42007 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 55529 35193 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 55529 28379 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 55529 21565 55530 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 61689 89705 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 61689 82891 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 61689 76077 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 61689 69263 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 61689 62449 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 61689 55635 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 61689 48821 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 61689 42007 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 61689 35193 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 61689 28379 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 61689 21565 61690 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 67849 89705 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 67849 82891 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 67849 76077 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 67849 69263 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 67849 62449 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 67849 55635 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 67849 48821 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 67849 42007 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 67849 35193 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 67849 28379 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 67849 21565 67850 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 74009 89705 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 74009 82891 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 74009 76077 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 74009 69263 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 74009 62449 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 74009 55635 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 74009 48821 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 74009 42007 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 74009 35193 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 74009 28379 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 74009 21565 74010 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 80169 89705 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 80169 82891 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 80169 76077 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 80169 69263 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 80169 62449 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 80169 55635 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 80169 48821 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 80169 42007 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 80169 35193 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 80169 28379 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 80169 21565 80170 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89704 86329 89705 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82890 86329 82891 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 76076 86329 76077 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69262 86329 69263 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62448 86329 62449 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55634 86329 55635 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48820 86329 48821 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 42006 86329 42007 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35192 86329 35193 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28378 86329 28379 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21564 86329 21565 86330 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device msubckt nfet_03v3 45343 -821 45344 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt nfet_03v3 45008 -821 45009 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512
device msubckt nfet_03v3 44804 -821 44805 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272
device msubckt pfet_03v3 46810 -597 46811 -596 l=100 w=100 "VDD" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 -597 46607 -596 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 46402 -597 46403 -596 l=100 w=100 "VDD" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 -597 46199 -596 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 42472 -842 42473 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt nfet_03v3 42268 -842 42269 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272
device msubckt nfet_03v3 41933 -842 41934 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 46810 -361 46811 -360 l=100 w=100 "VDD" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 -361 46607 -360 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 46402 -361 46403 -360 l=100 w=100 "VDD" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 -361 46199 -360 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 45343 -517 45344 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt nfet_03v3 45008 -517 45009 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VSS" 168 8736,272 "a_44716_n517#" 168 14784,512
device msubckt nfet_03v3 44804 -517 44805 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 43917 -605 43918 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 -605 43714 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 43509 -605 43510 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 -605 43306 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 42472 -538 42473 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 168 8736,272 "a_41879_n196#" 168 14784,512
device msubckt nfet_03v3 42268 -538 42269 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 41933 -538 41934 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 43917 -369 43918 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 -369 43714 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 43509 -369 43510 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 -369 43306 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 46810 -39 46811 -38 l=100 w=100 "VSS" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 -39 46607 -38 l=100 w=100 "VSS" "OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 46402 -39 46403 -38 l=100 w=100 "VSS" "OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 -39 46199 -38 l=100 w=100 "VSS" "OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 45397 -131 45398 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt pfet_03v3 45193 -131 45194 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 44989 -131 44990 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272
device msubckt pfet_03v3 44785 -131 44786 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt nfet_03v3 43917 -47 43918 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 -47 43714 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 43509 -47 43510 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 -47 43306 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 42491 -152 42492 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512
device msubckt pfet_03v3 42287 -152 42288 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 42083 -152 42084 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272
device msubckt pfet_03v3 41879 -152 41880 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 45397 291 45398 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45193 291 45194 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 8736,272 "a_44716_n517#" 168 8736,272
device msubckt pfet_03v3 44989 291 44990 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 44785 291 44786 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 14784,512 "a_44716_n517#" 168 8736,272
device msubckt nfet_03v3 46810 481 46811 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 481 46607 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VSS" 100 5200,204 "OUT" 100 5200,204
device msubckt nfet_03v3 46402 481 46403 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 481 46199 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VSS" 100 8800,376 "OUT" 100 5200,204
device msubckt pfet_03v3 42491 270 42492 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 42287 270 42288 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 8736,272 "a_41879_n196#" 168 8736,272
device msubckt pfet_03v3 42083 270 42084 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 41879 270 41880 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 14784,512 "a_41879_n196#" 168 8736,272
device msubckt nfet_03v3 43917 473 43918 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 473 43714 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt nfet_03v3 43509 473 43510 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 473 43306 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 46810 803 46811 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 803 46607 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 5200,204 "OUT" 100 5200,204
device msubckt pfet_03v3 46402 803 46403 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 803 46199 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 8800,376 "OUT" 100 5200,204
device msubckt pfet_03v3 43917 795 43918 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 795 43714 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 43509 795 43510 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 795 43306 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 46810 1039 46811 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1039 46607 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 5200,204 "OUT" 100 5200,204
device msubckt pfet_03v3 46402 1039 46403 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1039 46199 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 8800,376 "OUT" 100 5200,204
device msubckt pfet_03v3 45397 1029 45398 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45193 1029 45194 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 8736,272 "a_44716_1837#" 168 8736,272
device msubckt pfet_03v3 44989 1029 44990 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 44785 1029 44786 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 14784,512 "a_44716_1837#" 168 8736,272
device msubckt pfet_03v3 43917 1031 43918 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1031 43714 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 43509 1031 43510 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1031 43306 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 42491 990 42492 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 42287 990 42288 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 8736,272 "a_41879_1284#" 168 8736,272
device msubckt pfet_03v3 42083 990 42084 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 41879 990 41880 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 14784,512 "a_41879_1284#" 168 8736,272
device msubckt pfet_03v3 45397 1451 45398 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt pfet_03v3 45193 1451 45194 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 44989 1451 44990 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272
device msubckt pfet_03v3 44785 1451 44786 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 42491 1412 42492 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "OUTB" 168 14784,512
device msubckt pfet_03v3 42287 1412 42288 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "OUTB" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 42083 1412 42084 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "OUTB" 168 8736,272
device msubckt pfet_03v3 41879 1412 41880 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 46810 1669 46811 1670 l=100 w=100 "VDD" "OUT" 200 0 "OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1669 46607 1670 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 5200,204 "OUTB" 100 5200,204
device msubckt pfet_03v3 46402 1669 46403 1670 l=100 w=100 "VDD" "OUT" 200 0 "OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1669 46199 1670 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 8800,376 "OUTB" 100 5200,204
device msubckt pfet_03v3 43917 1661 43918 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1661 43714 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 43509 1661 43510 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1661 43306 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 46810 1905 46811 1906 l=100 w=100 "VDD" "OUT" 200 0 "OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1905 46607 1906 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 5200,204 "OUTB" 100 5200,204
device msubckt pfet_03v3 46402 1905 46403 1906 l=100 w=100 "VDD" "OUT" 200 0 "OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1905 46199 1906 l=100 w=100 "VDD" "OUT" 200 0 "VDD" 100 8800,376 "OUTB" 100 5200,204
device msubckt nfet_03v3 45343 1837 45344 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt nfet_03v3 45008 1837 45009 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 168 8736,272 "a_44716_1837#" 168 14784,512
device msubckt nfet_03v3 44804 1837 44805 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 43917 1897 43918 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1897 43714 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 43509 1897 43510 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1897 43306 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 42472 1798 42473 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VSS" 168 8736,272 "a_41879_1284#" 168 14784,512
device msubckt nfet_03v3 42268 1798 42269 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 41933 1798 41934 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt nfet_03v3 46810 2227 46811 2228 l=100 w=100 "VSS" "OUT" 200 0 "OUTB" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 2227 46607 2228 l=100 w=100 "VSS" "OUT" 200 0 "VSS" 100 5200,204 "OUTB" 100 5200,204
device msubckt nfet_03v3 46402 2227 46403 2228 l=100 w=100 "VSS" "OUT" 200 0 "OUTB" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 2227 46199 2228 l=100 w=100 "VSS" "OUT" 200 0 "VSS" 100 8800,376 "OUTB" 100 5200,204
device msubckt nfet_03v3 45343 2141 45344 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt nfet_03v3 45008 2141 45009 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512
device msubckt nfet_03v3 44804 2141 44805 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272
device msubckt nfet_03v3 43917 2219 43918 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 2219 43714 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 43509 2219 43510 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 2219 43306 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 42472 2102 42473 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "OUTB" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt nfet_03v3 42268 2102 42269 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512 "OUTB" 168 8736,272
device msubckt nfet_03v3 41933 2102 41934 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 35052 -689 35053 -688 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 34693 -689 34694 -688 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 33197 -782 33198 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32993 -782 32994 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32789 -782 32790 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32585 -782 32586 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32001 -824 32002 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31797 -824 31798 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 31593 -824 31594 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31389 -824 31390 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 30077 -875 30078 -874 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -875 29672 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 -875 29400 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -875 29128 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 -875 28856 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -875 28456 -874 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 33197 -546 33198 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32993 -546 32994 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32789 -546 32790 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32585 -546 32586 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32001 -588 32002 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31797 -588 31798 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 31593 -588 31594 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31389 -588 31390 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 38847 -60 38848 -59 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 -58 38296 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 38023 -58 38024 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 -58 37752 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 37479 -58 37480 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 -58 36964 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 36691 -58 36692 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 -58 36420 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 36147 -58 36148 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35631 -58 35632 -57 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 -260 35054 -259 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 34693 -260 34694 -259 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt nfet_03v3 30077 -499 30078 -498 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -499 29672 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt nfet_03v3 29399 -499 29400 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -499 29128 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt nfet_03v3 28855 -499 28856 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -499 28456 -498 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 33197 -224 33198 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 32993 -224 32994 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt nfet_03v3 32789 -224 32790 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 32585 -224 32586 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt nfet_03v3 32001 -266 32002 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31797 -266 31798 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 31593 -266 31594 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31389 -266 31390 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 27842 -567 27843 -566 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 -567 27443 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 -567 27171 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 -567 26899 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 -567 26627 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 -567 26355 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 -567 26083 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 -567 25811 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 -567 25539 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25137 -567 25138 -566 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 35053 12 35054 13 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 34693 12 34694 13 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 38847 350 38848 351 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 352 38296 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 38023 352 38024 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 352 37752 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 37479 352 37480 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 352 36964 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 36691 352 36692 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 352 36420 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 36147 352 36148 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35627 356 35628 357 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 284 35054 285 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 34693 284 34694 285 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt nfet_03v3 27842 -231 27843 -230 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 -231 27443 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 -231 27171 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 -231 26899 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 -231 26627 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 -231 26355 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 -231 26083 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 -231 25811 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 -231 25539 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25138 -231 25139 -230 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30075 -63 30076 -62 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -63 29672 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 -63 29400 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -63 29128 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 -63 28856 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -63 28456 -62 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27842 105 27843 106 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 105 27443 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 105 27171 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 105 26899 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 105 26627 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 105 26355 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 105 26083 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 105 25811 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 105 25539 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25136 105 25137 106 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30073 333 30074 334 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 333 29672 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 333 29400 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 333 29128 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 333 28856 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 333 28456 334 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 38847 762 38848 763 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 762 38296 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 38023 762 38024 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 762 37752 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 37479 762 37480 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 762 36964 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 36691 762 36692 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 762 36420 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 36147 762 36148 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35053 556 35054 557 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 34693 556 34694 557 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 33171 445 33172 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 32967 445 32968 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 32763 445 32764 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 32559 445 32560 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 31962 484 31963 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31758 484 31759 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 31554 484 31555 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31350 484 31351 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 35629 764 35630 765 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 33171 767 33172 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32967 767 32968 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 32763 767 32764 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32559 767 32560 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 38849 1172 38850 1173 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 1172 38296 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 38023 1172 38024 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 1172 37752 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 37479 1172 37480 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 1172 36964 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 36691 1172 36692 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 1172 36420 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 36147 1172 36148 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35631 1175 35632 1176 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 956 35054 957 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 34693 956 34694 957 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 31962 806 31963 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31758 806 31759 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 31554 806 31555 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31350 806 31351 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 27842 440 27843 441 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 441 27443 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 441 27171 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 441 26899 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 441 26627 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 441 26355 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 441 26083 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 441 25811 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 441 25539 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25137 441 25138 442 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30073 768 30074 769 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 33171 1003 33172 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32967 1003 32968 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 32763 1003 32764 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32559 1003 32560 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 29671 769 29672 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt nfet_03v3 29399 769 29400 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 769 29128 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt nfet_03v3 28855 769 28856 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28454 769 28455 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31962 1042 31963 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31758 1042 31759 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 31554 1042 31555 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31350 1042 31351 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 27842 769 27843 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 769 27443 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 769 27171 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 769 26899 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 769 26627 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 769 26355 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 769 26083 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 769 25811 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 769 25539 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25136 769 25137 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 35054 1446 35055 1447 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 34690 1442 34691 1443 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 29324 1857 29325 1858 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 28960 1853 28961 1854 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 38810 2598 38811 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 2598 38409 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 2598 38137 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 2598 37865 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 2598 37593 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 2598 37321 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 2598 37049 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 2598 36777 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 2598 36505 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 2598 36105 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35492 2598 35493 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 2598 35092 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 34819 2598 34820 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 2598 34548 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt nfet_03v3 34275 2598 34276 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt pfet_03v3 31997 2359 31998 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 2359 31794 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 31589 2359 31590 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 2359 31386 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt nfet_03v3 33873 2599 33874 2600 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 29321 2343 29322 2344 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 8800,376
device msubckt pfet_03v3 28961 2343 28962 2344 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 8800,376
device msubckt pfet_03v3 28315 2192 28316 2193 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 2195 27800 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 27527 2195 27528 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 2195 27256 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 26983 2195 26984 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 2195 26468 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 26195 2195 26196 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 2195 25924 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 25651 2195 25652 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25097 2195 25098 2196 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 38809 2926 38810 2927 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 2926 38409 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 2926 38137 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 2926 37865 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 2926 37593 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 2926 37321 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 2926 37049 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 2926 36777 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 2926 36505 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 2927 36105 2928 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31997 2595 31998 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 2595 31794 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 31589 2595 31590 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 2595 31386 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 28317 2603 28318 2604 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 31997 2917 31998 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31793 2917 31794 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt nfet_03v3 31589 2917 31590 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31385 2917 31386 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 29321 2743 29322 2744 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 28961 2743 28962 2744 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 27799 2605 27800 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 27527 2605 27528 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 2605 27256 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 26983 2605 26984 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 2605 26468 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 26195 2605 26196 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 2605 25924 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 25651 2605 25652 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 2605 25100 2606 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 35491 3034 35492 3035 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3034 35092 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 3034 34820 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3034 34548 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 3034 34276 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33873 3034 33874 3035 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38810 3262 38811 3263 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3262 38409 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3262 38137 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3262 37865 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3262 37593 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3262 37321 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3262 37049 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3262 36777 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3262 36505 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3262 36105 3263 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35491 3430 35492 3431 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3430 35092 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 3430 34820 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3430 34548 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 3430 34276 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33871 3430 33872 3431 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38808 3598 38809 3599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3598 38409 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3598 38137 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3598 37865 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3598 37593 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3598 37321 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3598 37049 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3598 36777 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3598 36505 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3598 36105 3599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 31997 3421 31998 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31793 3421 31794 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 31589 3421 31590 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31385 3421 31386 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 29321 3015 29322 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 28961 3015 28962 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 28319 3011 28320 3012 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 3015 27800 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 27527 3015 27528 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 3015 27256 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 26983 3015 26984 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 3015 26468 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 26195 3015 26196 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 3015 25924 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 25651 3015 25652 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 3017 25100 3018 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 29321 3287 29322 3288 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28961 3287 28962 3288 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt nfet_03v3 38809 3934 38810 3935 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3934 38409 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3934 38137 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3934 37865 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3934 37593 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3934 37321 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3934 37049 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3934 36777 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3934 36505 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3934 36105 3935 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35491 3866 35492 3867 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3866 35092 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 34819 3866 34820 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3866 34548 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt nfet_03v3 34275 3866 34276 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33869 3866 33870 3867 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31997 3743 31998 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 3743 31794 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 31589 3743 31590 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 3743 31386 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 29321 3559 29322 3560 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 28961 3559 28962 3560 l=168 w=100 "VDD" "VCO_DFF_C_0.VCTRL" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 28315 3425 28316 3426 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 3425 27800 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 27527 3425 27528 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 3425 27256 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 26983 3425 26984 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 3425 26468 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 26195 3425 26196 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 3425 25924 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 25651 3425 25652 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 3427 25100 3428 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 31997 3979 31998 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 3979 31794 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 31589 3979 31590 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 3979 31386 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 35491 4242 35492 4243 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 4242 35092 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 4242 34820 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 4242 34548 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 4242 34276 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33869 4242 33870 4243 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 45785 5035 45786 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCO_DFF_C_0.VCTRL" 168 14784,512 "RES_74k_1.P" 168 14784,512
device msubckt nfet_03v3 45450 5035 45451 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "RES_74k_1.P" 168 8736,272 "VCO_DFF_C_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 45246 5035 45247 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCO_DFF_C_0.VCTRL" 168 14784,512 "RES_74k_1.P" 168 8736,272
device msubckt nfet_03v3 44613 4993 44614 4994 l=100 w=100 "VSS" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 44409 4993 44410 4994 l=100 w=100 "VSS" "S4" 200 0 "VSS" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 44205 4993 44206 4994 l=100 w=100 "VSS" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 44001 4993 44002 4994 l=100 w=100 "VSS" "S4" 200 0 "VSS" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 43356 5033 43357 5034 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 8736,272 "VCO_DFF_C_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 43152 5033 43153 5034 l=100 w=168 "VSS" "S4" 200 0 "VCO_DFF_C_0.VCTRL" 168 14784,512 "VCTRL_IN" 168 8736,272
device msubckt nfet_03v3 42817 5033 42818 5034 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 14784,512 "VCO_DFF_C_0.VCTRL" 168 14784,512
device msubckt pfet_03v3 29321 3988 29322 3989 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 28962 3988 28963 3989 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 45785 5339 45786 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCO_DFF_C_0.VCTRL" 168 14784,512 "RES_74k_1.P" 168 14784,512
device msubckt nfet_03v3 45450 5339 45451 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_45158_5339#" 168 14784,512
device msubckt nfet_03v3 45246 5339 45247 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 44613 5315 44614 5316 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 44409 5315 44410 5316 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 44205 5315 44206 5316 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 44001 5315 44002 5316 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 43356 5337 43357 5338 l=100 w=168 "VSS" "S4" 200 0 "VSS" 168 8736,272 "a_42763_5679#" 168 14784,512
device msubckt nfet_03v3 43152 5337 43153 5338 l=100 w=168 "VSS" "S4" 200 0 "a_42763_5679#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 42817 5337 42818 5338 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 14784,512 "VCO_DFF_C_0.VCTRL" 168 14784,512
device msubckt pfet_03v3 44613 5551 44614 5552 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 44409 5551 44410 5552 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 44205 5551 44206 5552 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 44001 5551 44002 5552 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 45839 5725 45840 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "VCO_DFF_C_0.VCTRL" 168 8736,272 "RES_74k_1.P" 168 14784,512
device msubckt pfet_03v3 45635 5725 45636 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "RES_74k_1.P" 168 8736,272 "VCO_DFF_C_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 45431 5725 45432 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "VCO_DFF_C_0.VCTRL" 168 8736,272 "RES_74k_1.P" 168 8736,272
device msubckt pfet_03v3 45227 5725 45228 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "RES_74k_1.P" 168 14784,512 "VCO_DFF_C_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 43375 5723 43376 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCO_DFF_C_0.VCTRL" 168 8736,272 "VCTRL_IN" 168 14784,512
device msubckt pfet_03v3 43171 5723 43172 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_IN" 168 8736,272 "VCO_DFF_C_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 42967 5723 42968 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCO_DFF_C_0.VCTRL" 168 8736,272 "VCTRL_IN" 168 8736,272
device msubckt pfet_03v3 42763 5723 42764 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_IN" 168 14784,512 "VCO_DFF_C_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 45839 6147 45840 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45635 6147 45636 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_45158_5339#" 168 8736,272
device msubckt pfet_03v3 45431 6147 45432 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 45227 6147 45228 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_45158_5339#" 168 8736,272
device msubckt pfet_03v3 43375 6145 43376 6146 l=100 w=168 "VDD" "S4" 200 0 "a_42763_5679#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 43171 6145 43172 6146 l=100 w=168 "VDD" "S4" 200 0 "VDD" 168 8736,272 "a_42763_5679#" 168 8736,272
device msubckt pfet_03v3 42967 6145 42968 6146 l=100 w=168 "VDD" "S4" 200 0 "a_42763_5679#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 42763 6145 42764 6146 l=100 w=168 "VDD" "S4" 200 0 "VDD" 168 14784,512 "a_42763_5679#" 168 8736,272
device rsubckt ppolyf_u 47128 7422 47129 7423 l=520 w=220 "VDD" "a_47128_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 7422 46829 7423 l=520 w=220 "VDD" "a_46828_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46528 7422 46529 7423 l=520 w=220 "VDD" "a_46528_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46228 7422 46229 7423 l=520 w=220 "VDD" "a_46228_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45928 7422 45929 7423 l=520 w=220 "VDD" "a_45928_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45628 7422 45629 7423 l=520 w=220 "VDD" "a_45628_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45328 7422 45329 7423 l=520 w=220 "VDD" "a_45328_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45028 7422 45029 7423 l=520 w=220 "VDD" "a_45028_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44728 7422 44729 7423 l=520 w=220 "VDD" "a_44728_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44428 7422 44429 7423 l=520 w=220 "VDD" "a_44428_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44128 7422 44129 7423 l=520 w=220 "VDD" "a_44128_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43828 7422 43829 7423 l=520 w=220 "VDD" "a_43828_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43528 7422 43529 7423 l=520 w=220 "VDD" "a_43528_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43228 7422 43229 7423 l=520 w=220 "VDD" "a_43228_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42928 7422 42929 7423 l=520 w=220 "VDD" "a_42928_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42628 7422 42629 7423 l=520 w=220 "VDD" "a_42628_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42328 7422 42329 7423 l=520 w=220 "VDD" "a_42328_7422#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 47128 8250 47129 8251 l=520 w=220 "VDD" "a_47128_8250#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 8250 46829 8251 l=520 w=220 "VDD" "a_46828_8250#" 0 0 "a_46528_8770#" 220 22440,644 "RES_74k_1.P" 220 22440,644
device rsubckt ppolyf_u 46528 8250 46529 8251 l=520 w=220 "VDD" "a_46528_8250#" 0 0 "a_46528_8770#" 220 22440,644 "a_46228_8148#" 220 22440,644
device rsubckt ppolyf_u 46228 8250 46229 8251 l=520 w=220 "VDD" "a_46228_8250#" 0 0 "a_45928_8770#" 220 22440,644 "a_46228_8148#" 220 22440,644
device rsubckt ppolyf_u 45928 8250 45929 8251 l=520 w=220 "VDD" "a_45928_8250#" 0 0 "a_45928_8770#" 220 22440,644 "a_45628_8148#" 220 22440,644
device rsubckt ppolyf_u 45628 8250 45629 8251 l=520 w=220 "VDD" "a_45628_8250#" 0 0 "a_45328_8770#" 220 22440,644 "a_45628_8148#" 220 22440,644
device rsubckt ppolyf_u 45328 8250 45329 8251 l=520 w=220 "VDD" "a_45328_8250#" 0 0 "a_45328_8770#" 220 22440,644 "a_45028_8148#" 220 22440,644
device rsubckt ppolyf_u 45028 8250 45029 8251 l=520 w=220 "VDD" "a_45028_8250#" 0 0 "a_44728_8770#" 220 22440,644 "a_45028_8148#" 220 22440,644
device rsubckt ppolyf_u 44728 8250 44729 8251 l=520 w=220 "VDD" "a_44728_8250#" 0 0 "a_44728_8770#" 220 22440,644 "a_44428_8148#" 220 22440,644
device rsubckt ppolyf_u 44428 8250 44429 8251 l=520 w=220 "VDD" "a_44428_8250#" 0 0 "a_44128_8770#" 220 22440,644 "a_44428_8148#" 220 22440,644
device rsubckt ppolyf_u 44128 8250 44129 8251 l=520 w=220 "VDD" "a_44128_8250#" 0 0 "a_44128_8770#" 220 22440,644 "a_43828_8148#" 220 22440,644
device rsubckt ppolyf_u 43828 8250 43829 8251 l=520 w=220 "VDD" "a_43828_8250#" 0 0 "a_43528_8770#" 220 22440,644 "a_43828_8148#" 220 22440,644
device rsubckt ppolyf_u 43528 8250 43529 8251 l=520 w=220 "VDD" "a_43528_8250#" 0 0 "a_43528_8770#" 220 22440,644 "a_43228_8148#" 220 22440,644
device rsubckt ppolyf_u 43228 8250 43229 8251 l=520 w=220 "VDD" "a_43228_8250#" 0 0 "a_42928_8770#" 220 22440,644 "a_43228_8148#" 220 22440,644
device rsubckt ppolyf_u 42928 8250 42929 8251 l=520 w=220 "VDD" "a_42928_8250#" 0 0 "a_42928_8770#" 220 22440,644 "a_42628_8148#" 220 22440,644
device rsubckt ppolyf_u 42628 8250 42629 8251 l=520 w=220 "VDD" "a_42628_8250#" 0 0 "a_42628_8770#" 220 33880,528 "a_42628_8148#" 220 22440,644
device rsubckt ppolyf_u 47128 9078 47129 9079 l=520 w=220 "VDD" "a_47128_9078#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 9078 46829 9079 l=520 w=220 "VDD" "a_46828_9078#" 0 0 "a_46828_9598#" 220 33880,528 "a_46528_8976#" 220 22440,644
device rsubckt ppolyf_u 47128 9906 47129 9907 l=520 w=220 "VDD" "a_47128_9906#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46528 9078 46529 9079 l=520 w=220 "VDD" "a_46528_9078#" 0 0 "a_46228_9598#" 220 22440,644 "a_46528_8976#" 220 22440,644
device rsubckt ppolyf_u 46228 9078 46229 9079 l=520 w=220 "VDD" "a_46228_9078#" 0 0 "a_46228_9598#" 220 22440,644 "a_45928_8976#" 220 22440,644
device rsubckt ppolyf_u 45928 9078 45929 9079 l=520 w=220 "VDD" "a_45928_9078#" 0 0 "a_45628_9598#" 220 22440,644 "a_45928_8976#" 220 22440,644
device rsubckt ppolyf_u 45628 9078 45629 9079 l=520 w=220 "VDD" "a_45628_9078#" 0 0 "a_45628_9598#" 220 22440,644 "a_45328_8976#" 220 22440,644
device rsubckt ppolyf_u 45328 9078 45329 9079 l=520 w=220 "VDD" "a_45328_9078#" 0 0 "a_45028_9598#" 220 22440,644 "a_45328_8976#" 220 22440,644
device rsubckt ppolyf_u 45028 9078 45029 9079 l=520 w=220 "VDD" "a_45028_9078#" 0 0 "a_45028_9598#" 220 22440,644 "a_44728_8976#" 220 22440,644
device rsubckt ppolyf_u 44728 9078 44729 9079 l=520 w=220 "VDD" "a_44728_9078#" 0 0 "a_44428_9598#" 220 22440,644 "a_44728_8976#" 220 22440,644
device rsubckt ppolyf_u 44428 9078 44429 9079 l=520 w=220 "VDD" "a_44428_9078#" 0 0 "a_44428_9598#" 220 22440,644 "a_44128_8976#" 220 22440,644
device rsubckt ppolyf_u 44128 9078 44129 9079 l=520 w=220 "VDD" "a_44128_9078#" 0 0 "a_43828_9598#" 220 22440,644 "a_44128_8976#" 220 22440,644
device rsubckt ppolyf_u 43828 9078 43829 9079 l=520 w=220 "VDD" "a_43828_9078#" 0 0 "a_43828_9598#" 220 22440,644 "a_43528_8976#" 220 22440,644
device rsubckt ppolyf_u 43528 9078 43529 9079 l=520 w=220 "VDD" "a_43528_9078#" 0 0 "a_43228_9598#" 220 22440,644 "a_43528_8976#" 220 22440,644
device rsubckt ppolyf_u 43228 9078 43229 9079 l=520 w=220 "VDD" "a_43228_9078#" 0 0 "a_43228_9598#" 220 22440,644 "a_42928_8976#" 220 22440,644
device rsubckt ppolyf_u 42928 9078 42929 9079 l=520 w=220 "VDD" "a_42928_9078#" 0 0 "a_42628_9598#" 220 22440,644 "a_42928_8976#" 220 22440,644
device rsubckt ppolyf_u 42328 8250 42329 8251 l=520 w=220 "VDD" "a_42328_8250#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42628 9078 42629 9079 l=520 w=220 "VDD" "a_42628_9078#" 0 0 "a_42628_9598#" 220 22440,644 "a_42628_8770#" 220 33880,528
device rsubckt ppolyf_u 42328 9078 42329 9079 l=520 w=220 "VDD" "a_42328_9078#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 9906 46829 9907 l=520 w=220 "VDD" "a_46828_9906#" 0 0 "a_46528_10426#" 220 22440,644 "a_46828_9598#" 220 33880,528
device rsubckt ppolyf_u 46528 9906 46529 9907 l=520 w=220 "VDD" "a_46528_9906#" 0 0 "a_46528_10426#" 220 22440,644 "a_46228_9804#" 220 22440,644
device rsubckt ppolyf_u 46228 9906 46229 9907 l=520 w=220 "VDD" "a_46228_9906#" 0 0 "a_45928_10426#" 220 22440,644 "a_46228_9804#" 220 22440,644
device rsubckt ppolyf_u 45928 9906 45929 9907 l=520 w=220 "VDD" "a_45928_9906#" 0 0 "a_45928_10426#" 220 22440,644 "a_45628_9804#" 220 22440,644
device rsubckt ppolyf_u 45628 9906 45629 9907 l=520 w=220 "VDD" "a_45628_9906#" 0 0 "a_45328_10426#" 220 22440,644 "a_45628_9804#" 220 22440,644
device rsubckt ppolyf_u 45328 9906 45329 9907 l=520 w=220 "VDD" "a_45328_9906#" 0 0 "a_45328_10426#" 220 22440,644 "a_45028_9804#" 220 22440,644
device rsubckt ppolyf_u 45028 9906 45029 9907 l=520 w=220 "VDD" "a_45028_9906#" 0 0 "a_44728_10426#" 220 22440,644 "a_45028_9804#" 220 22440,644
device rsubckt ppolyf_u 44728 9906 44729 9907 l=520 w=220 "VDD" "a_44728_9906#" 0 0 "a_44728_10426#" 220 22440,644 "a_44428_9804#" 220 22440,644
device rsubckt ppolyf_u 44428 9906 44429 9907 l=520 w=220 "VDD" "a_44428_9906#" 0 0 "a_44128_10426#" 220 22440,644 "a_44428_9804#" 220 22440,644
device rsubckt ppolyf_u 44128 9906 44129 9907 l=520 w=220 "VDD" "a_44128_9906#" 0 0 "a_44128_10426#" 220 22440,644 "a_43828_9804#" 220 22440,644
device rsubckt ppolyf_u 43828 9906 43829 9907 l=520 w=220 "VDD" "a_43828_9906#" 0 0 "a_43528_10426#" 220 22440,644 "a_43828_9804#" 220 22440,644
device rsubckt ppolyf_u 43528 9906 43529 9907 l=520 w=220 "VDD" "a_43528_9906#" 0 0 "a_43528_10426#" 220 22440,644 "a_43228_9804#" 220 22440,644
device rsubckt ppolyf_u 43228 9906 43229 9907 l=520 w=220 "VDD" "a_43228_9906#" 0 0 "a_42928_10426#" 220 22440,644 "a_43228_9804#" 220 22440,644
device rsubckt ppolyf_u 42928 9906 42929 9907 l=520 w=220 "VDD" "a_42928_9906#" 0 0 "a_42928_10426#" 220 22440,644 "a_42628_9804#" 220 22440,644
device rsubckt ppolyf_u 42628 9906 42629 9907 l=520 w=220 "VDD" "a_42628_9906#" 0 0 "a_42628_10426#" 220 33880,528 "a_42628_9804#" 220 22440,644
device rsubckt ppolyf_u 47128 10734 47129 10735 l=520 w=220 "VDD" "a_47128_10734#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 10734 46829 10735 l=520 w=220 "VDD" "a_46828_10734#" 0 0 "a_46828_11254#" 220 33880,528 "a_46528_10632#" 220 22440,644
device rsubckt ppolyf_u 47128 11562 47129 11563 l=520 w=220 "VDD" "a_47128_11562#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46528 10734 46529 10735 l=520 w=220 "VDD" "a_46528_10734#" 0 0 "a_46228_11254#" 220 22440,644 "a_46528_10632#" 220 22440,644
device rsubckt ppolyf_u 46228 10734 46229 10735 l=520 w=220 "VDD" "a_46228_10734#" 0 0 "a_46228_11254#" 220 22440,644 "a_45928_10632#" 220 22440,644
device rsubckt ppolyf_u 45928 10734 45929 10735 l=520 w=220 "VDD" "a_45928_10734#" 0 0 "a_45628_11254#" 220 22440,644 "a_45928_10632#" 220 22440,644
device rsubckt ppolyf_u 45628 10734 45629 10735 l=520 w=220 "VDD" "a_45628_10734#" 0 0 "a_45628_11254#" 220 22440,644 "a_45328_10632#" 220 22440,644
device rsubckt ppolyf_u 45328 10734 45329 10735 l=520 w=220 "VDD" "a_45328_10734#" 0 0 "a_45028_11254#" 220 22440,644 "a_45328_10632#" 220 22440,644
device rsubckt ppolyf_u 45028 10734 45029 10735 l=520 w=220 "VDD" "a_45028_10734#" 0 0 "a_45028_11254#" 220 22440,644 "a_44728_10632#" 220 22440,644
device rsubckt ppolyf_u 44728 10734 44729 10735 l=520 w=220 "VDD" "a_44728_10734#" 0 0 "a_44428_11254#" 220 22440,644 "a_44728_10632#" 220 22440,644
device rsubckt ppolyf_u 44428 10734 44429 10735 l=520 w=220 "VDD" "a_44428_10734#" 0 0 "a_44428_11254#" 220 22440,644 "a_44128_10632#" 220 22440,644
device rsubckt ppolyf_u 44128 10734 44129 10735 l=520 w=220 "VDD" "a_44128_10734#" 0 0 "a_43828_11254#" 220 22440,644 "a_44128_10632#" 220 22440,644
device rsubckt ppolyf_u 43828 10734 43829 10735 l=520 w=220 "VDD" "a_43828_10734#" 0 0 "a_43828_11254#" 220 22440,644 "a_43528_10632#" 220 22440,644
device rsubckt ppolyf_u 43528 10734 43529 10735 l=520 w=220 "VDD" "a_43528_10734#" 0 0 "a_43228_11254#" 220 22440,644 "a_43528_10632#" 220 22440,644
device rsubckt ppolyf_u 43228 10734 43229 10735 l=520 w=220 "VDD" "a_43228_10734#" 0 0 "a_43228_11254#" 220 22440,644 "a_42928_10632#" 220 22440,644
device rsubckt ppolyf_u 42928 10734 42929 10735 l=520 w=220 "VDD" "a_42928_10734#" 0 0 "a_42628_11254#" 220 22440,644 "a_42928_10632#" 220 22440,644
device rsubckt ppolyf_u 42328 9906 42329 9907 l=520 w=220 "VDD" "a_42328_9906#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42628 10734 42629 10735 l=520 w=220 "VDD" "a_42628_10734#" 0 0 "a_42628_11254#" 220 22440,644 "a_42628_10426#" 220 33880,528
device rsubckt ppolyf_u 42328 10734 42329 10735 l=520 w=220 "VDD" "a_42328_10734#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 11562 46829 11563 l=520 w=220 "VDD" "a_46828_11562#" 0 0 "a_46528_12082#" 220 22440,644 "a_46828_11254#" 220 33880,528
device rsubckt ppolyf_u 46528 11562 46529 11563 l=520 w=220 "VDD" "a_46528_11562#" 0 0 "a_46528_12082#" 220 22440,644 "a_46228_11460#" 220 22440,644
device rsubckt ppolyf_u 46228 11562 46229 11563 l=520 w=220 "VDD" "a_46228_11562#" 0 0 "a_45928_12082#" 220 22440,644 "a_46228_11460#" 220 22440,644
device rsubckt ppolyf_u 45928 11562 45929 11563 l=520 w=220 "VDD" "a_45928_11562#" 0 0 "a_45928_12082#" 220 22440,644 "a_45628_11460#" 220 22440,644
device rsubckt ppolyf_u 45628 11562 45629 11563 l=520 w=220 "VDD" "a_45628_11562#" 0 0 "a_45328_12082#" 220 22440,644 "a_45628_11460#" 220 22440,644
device rsubckt ppolyf_u 45328 11562 45329 11563 l=520 w=220 "VDD" "a_45328_11562#" 0 0 "a_45328_12082#" 220 22440,644 "a_45028_11460#" 220 22440,644
device rsubckt ppolyf_u 45028 11562 45029 11563 l=520 w=220 "VDD" "a_45028_11562#" 0 0 "a_44728_12082#" 220 22440,644 "a_45028_11460#" 220 22440,644
device rsubckt ppolyf_u 44728 11562 44729 11563 l=520 w=220 "VDD" "a_44728_11562#" 0 0 "a_44728_12082#" 220 22440,644 "a_44428_11460#" 220 22440,644
device rsubckt ppolyf_u 44428 11562 44429 11563 l=520 w=220 "VDD" "a_44428_11562#" 0 0 "a_44128_12082#" 220 22440,644 "a_44428_11460#" 220 22440,644
device rsubckt ppolyf_u 44128 11562 44129 11563 l=520 w=220 "VDD" "a_44128_11562#" 0 0 "a_44128_12082#" 220 22440,644 "a_43828_11460#" 220 22440,644
device rsubckt ppolyf_u 43828 11562 43829 11563 l=520 w=220 "VDD" "a_43828_11562#" 0 0 "a_43528_12082#" 220 22440,644 "a_43828_11460#" 220 22440,644
device rsubckt ppolyf_u 43528 11562 43529 11563 l=520 w=220 "VDD" "a_43528_11562#" 0 0 "a_43528_12082#" 220 22440,644 "a_43228_11460#" 220 22440,644
device rsubckt ppolyf_u 43228 11562 43229 11563 l=520 w=220 "VDD" "a_43228_11562#" 0 0 "a_42928_12082#" 220 22440,644 "a_43228_11460#" 220 22440,644
device rsubckt ppolyf_u 42928 11562 42929 11563 l=520 w=220 "VDD" "a_42928_11562#" 0 0 "a_42928_12082#" 220 22440,644 "a_42628_11460#" 220 22440,644
device rsubckt ppolyf_u 42628 11562 42629 11563 l=520 w=220 "VDD" "a_42628_11562#" 0 0 "RES_74k_1.M" 220 22440,644 "a_42628_11460#" 220 22440,644
device rsubckt ppolyf_u 42328 11562 42329 11563 l=520 w=220 "VDD" "a_42328_11562#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 47128 12390 47129 12391 l=520 w=220 "VDD" "a_47128_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46828 12390 46829 12391 l=520 w=220 "VDD" "a_46828_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46528 12390 46529 12391 l=520 w=220 "VDD" "a_46528_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 46228 12390 46229 12391 l=520 w=220 "VDD" "a_46228_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45928 12390 45929 12391 l=520 w=220 "VDD" "a_45928_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45628 12390 45629 12391 l=520 w=220 "VDD" "a_45628_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45328 12390 45329 12391 l=520 w=220 "VDD" "a_45328_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 45028 12390 45029 12391 l=520 w=220 "VDD" "a_45028_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44728 12390 44729 12391 l=520 w=220 "VDD" "a_44728_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44428 12390 44429 12391 l=520 w=220 "VDD" "a_44428_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 44128 12390 44129 12391 l=520 w=220 "VDD" "a_44128_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43828 12390 43829 12391 l=520 w=220 "VDD" "a_43828_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43528 12390 43529 12391 l=520 w=220 "VDD" "a_43528_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 43228 12390 43229 12391 l=520 w=220 "VDD" "a_43228_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42928 12390 42929 12391 l=520 w=220 "VDD" "a_42928_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42628 12390 42629 12391 l=520 w=220 "VDD" "a_42628_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device rsubckt ppolyf_u 42328 12390 42329 12391 l=520 w=220 "VDD" "a_42328_12390#" 0 0 "RES_74k_1.P" 440 22440,644 "RES_74k_1.P" 0 0
device msubckt pfet_03v3 30151 8145 30152 8146 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.B" 224 0 "a_29415_9553#" 224 11648,328 "a_29415_8145#" 224 19712,624
device msubckt pfet_03v3 29935 8145 29936 8146 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.B" 224 0 "a_29415_8145#" 224 11648,328 "a_29415_9553#" 224 11648,328
device msubckt pfet_03v3 29719 8145 29720 8146 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_29415_8145#" 224 11648,328
device msubckt pfet_03v3 29503 8145 29504 8146 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.A" 224 0 "a_29415_8145#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 29043 8080 29044 8081 l=112 w=224 "VDD" "a_27875_8520#" 224 0 "mux_magic_1.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28827 8080 28828 8081 l=112 w=224 "VDD" "a_27875_8520#" 224 0 "VDD" 224 11648,328 "mux_magic_1.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28611 8080 28612 8081 l=112 w=224 "VDD" "PFD_T2_0.DOWN" 224 0 "a_27875_8520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28395 8080 28396 8081 l=112 w=224 "VDD" "PFD_T2_0.DOWN" 224 0 "VDD" 224 11648,328 "a_27875_8520#" 224 11648,328
device msubckt pfet_03v3 28179 8080 28180 8081 l=112 w=224 "VDD" "mux_magic_1.AND2_magic_0.A" 224 0 "a_27875_8520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27963 8080 27964 8081 l=112 w=224 "VDD" "mux_magic_1.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27875_8520#" 224 11648,328
device msubckt pfet_03v3 27503 8101 27504 8102 l=112 w=224 "VDD" "S3" 224 0 "VDD" 224 11648,328 "mux_magic_1.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27287 8101 27288 8102 l=112 w=224 "VDD" "S3" 224 0 "mux_magic_1.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27071 8101 27072 8102 l=112 w=224 "VDD" "S3" 224 0 "VDD" 224 19712,624 "mux_magic_1.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22179 8068 22180 8069 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.B" 224 0 "a_21443_9476#" 224 11648,328 "a_21443_8068#" 224 19712,624
device msubckt pfet_03v3 21963 8068 21964 8069 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.B" 224 0 "a_21443_8068#" 224 11648,328 "a_21443_9476#" 224 11648,328
device msubckt pfet_03v3 21747 8068 21748 8069 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_21443_8068#" 224 11648,328
device msubckt pfet_03v3 21531 8068 21532 8069 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.A" 224 0 "a_21443_8068#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 21071 8003 21072 8004 l=112 w=224 "VDD" "a_19903_8443#" 224 0 "mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20855 8003 20856 8004 l=112 w=224 "VDD" "a_19903_8443#" 224 0 "VDD" 224 11648,328 "mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20639 8003 20640 8004 l=112 w=224 "VDD" "DIV_OUT" 224 0 "a_19903_8443#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20423 8003 20424 8004 l=112 w=224 "VDD" "DIV_OUT" 224 0 "VDD" 224 11648,328 "a_19903_8443#" 224 11648,328
device msubckt pfet_03v3 20207 8003 20208 8004 l=112 w=224 "VDD" "mux_magic_3.AND2_magic_0.A" 224 0 "a_19903_8443#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19991 8003 19992 8004 l=112 w=224 "VDD" "mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_19903_8443#" 224 11648,328
device msubckt pfet_03v3 30151 8629 30152 8630 l=112 w=224 "VDD" "a_29415_9553#" 224 0 "VDD" 224 19712,624 "DN" 224 19712,624
device msubckt pfet_03v3 29719 8629 29720 8630 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.B" 224 0 "a_29415_8145#" 224 11648,328 "a_29415_9553#" 224 19712,624
device msubckt pfet_03v3 29503 8629 29504 8630 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_29415_8145#" 224 11648,328
device msubckt nfet_03v3 29043 8520 29044 8521 l=112 w=224 "VSS" "a_27875_8520#" 224 0 "VSS" 224 19712,624 "mux_magic_1.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 28611 8520 28612 8521 l=112 w=224 "VSS" "mux_magic_1.AND2_magic_0.A" 224 0 "a_28075_8520#" 224 11648,328 "a_27875_8520#" 224 19712,624
device msubckt nfet_03v3 28395 8520 28396 8521 l=112 w=224 "VSS" "PFD_T2_0.DOWN" 224 0 "VSS" 224 11648,328 "a_28075_8520#" 224 11648,328
device msubckt nfet_03v3 28179 8520 28180 8521 l=112 w=224 "VSS" "PFD_T2_0.DOWN" 224 0 "a_28075_8520#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27963 8520 27964 8521 l=112 w=224 "VSS" "mux_magic_1.AND2_magic_0.A" 224 0 "a_27875_8520#" 224 19712,624 "a_28075_8520#" 224 11648,328
device msubckt pfet_03v3 27503 8461 27504 8462 l=112 w=224 "VDD" "S3" 224 0 "VDD" 224 11648,328 "mux_magic_1.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27287 8461 27288 8462 l=112 w=224 "VDD" "S3" 224 0 "mux_magic_1.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27071 8461 27072 8462 l=112 w=224 "VDD" "S3" 224 0 "VDD" 224 19712,624 "mux_magic_1.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 19531 8024 19532 8025 l=112 w=224 "VDD" "S6" 224 0 "VDD" 224 11648,328 "mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19315 8024 19316 8025 l=112 w=224 "VDD" "S6" 224 0 "mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19099 8024 19100 8025 l=112 w=224 "VDD" "S6" 224 0 "VDD" 224 19712,624 "mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26069 8739 26070 8740 l=100 w=100 "VDD" "a_25557_8739#" 200 0 "PFD_T2_0.DOWN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25865 8739 25866 8740 l=100 w=100 "VDD" "a_25557_8739#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.DOWN" 100 5200,204
device msubckt pfet_03v3 25661 8739 25662 8740 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "a_25557_8739#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25457 8739 25458 8740 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "VDD" 100 8800,376 "a_25557_8739#" 100 5200,204
device msubckt pfet_03v3 22179 8552 22180 8553 l=112 w=224 "VDD" "a_21443_9476#" 224 0 "VDD" 224 19712,624 "PFD_T2_0.FDIV" 224 19712,624
device msubckt pfet_03v3 21747 8552 21748 8553 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.B" 224 0 "a_21443_8068#" 224 11648,328 "a_21443_9476#" 224 19712,624
device msubckt pfet_03v3 21531 8552 21532 8553 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21443_8068#" 224 11648,328
device msubckt nfet_03v3 21071 8443 21072 8444 l=112 w=224 "VSS" "a_19903_8443#" 224 0 "VSS" 224 19712,624 "mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 20639 8443 20640 8444 l=112 w=224 "VSS" "mux_magic_3.AND2_magic_0.A" 224 0 "a_20103_8443#" 224 11648,328 "a_19903_8443#" 224 19712,624
device msubckt nfet_03v3 20423 8443 20424 8444 l=112 w=224 "VSS" "DIV_OUT" 224 0 "VSS" 224 11648,328 "a_20103_8443#" 224 11648,328
device msubckt nfet_03v3 20207 8443 20208 8444 l=112 w=224 "VSS" "DIV_OUT" 224 0 "a_20103_8443#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19991 8443 19992 8444 l=112 w=224 "VSS" "mux_magic_3.AND2_magic_0.A" 224 0 "a_19903_8443#" 224 19712,624 "a_20103_8443#" 224 11648,328
device msubckt pfet_03v3 19531 8384 19532 8385 l=112 w=224 "VDD" "S6" 224 0 "VDD" 224 11648,328 "mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19315 8384 19316 8385 l=112 w=224 "VDD" "S6" 224 0 "mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19099 8384 19100 8385 l=112 w=224 "VDD" "S6" 224 0 "VDD" 224 19712,624 "mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30151 9113 30152 9114 l=112 w=224 "VDD" "a_29415_9553#" 224 0 "VDD" 224 19712,624 "DN" 224 19712,624
device msubckt pfet_03v3 29719 9113 29720 9114 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.B" 224 0 "a_29415_8145#" 224 11648,328 "a_29415_9553#" 224 19712,624
device msubckt pfet_03v3 29503 9113 29504 9114 l=112 w=224 "VDD" "mux_magic_1.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_29415_8145#" 224 11648,328
device msubckt nfet_03v3 27503 8901 27504 8902 l=112 w=224 "VSS" "S3" 224 0 "VSS" 224 11648,328 "mux_magic_1.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 27287 8901 27288 8902 l=112 w=224 "VSS" "S3" 224 0 "mux_magic_1.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27071 8901 27072 8902 l=112 w=224 "VSS" "S3" 224 0 "VSS" 224 19712,624 "mux_magic_1.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 25009 8866 25010 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 8800,376
device msubckt pfet_03v3 24805 8866 24806 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24601 8866 24602 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 24397 8866 24398 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24193 8866 24194 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23989 8866 23990 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23785 8866 23786 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23581 8866 23582 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23377 8866 23378 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23173 8866 23174 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22969 8866 22970 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt nfet_03v3 25865 9055 25866 9056 l=100 w=100 "VSS" "a_25557_8739#" 200 0 "VSS" 100 5200,204 "PFD_T2_0.DOWN" 100 8800,376
device msubckt nfet_03v3 25661 9055 25662 9056 l=100 w=100 "VSS" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "a_25557_8739#" 100 8800,376 "VSS" 100 5200,204
device msubckt pfet_03v3 29043 9274 29044 9275 l=112 w=224 "VDD" "a_27875_9714#" 224 0 "mux_magic_1.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28827 9274 28828 9275 l=112 w=224 "VDD" "a_27875_9714#" 224 0 "VDD" 224 11648,328 "mux_magic_1.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 28611 9274 28612 9275 l=112 w=224 "VDD" "DN_INPUT" 224 0 "a_27875_9714#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28395 9274 28396 9275 l=112 w=224 "VDD" "DN_INPUT" 224 0 "VDD" 224 11648,328 "a_27875_9714#" 224 11648,328
device msubckt pfet_03v3 28179 9274 28180 9275 l=112 w=224 "VDD" "S3" 224 0 "a_27875_9714#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27963 9274 27964 9275 l=112 w=224 "VDD" "S3" 224 0 "VDD" 224 19712,624 "a_27875_9714#" 224 11648,328
device msubckt pfet_03v3 25137 9224 25138 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "a_24437_9224#" 100 8800,376
device msubckt pfet_03v3 24933 9224 24934 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_24437_9224#" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 24729 9224 24730 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "a_24437_9224#" 100 5200,204
device msubckt pfet_03v3 24525 9224 24526 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_24437_9224#" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 24193 9226 24194 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 8800,376
device msubckt pfet_03v3 23989 9226 23990 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23785 9226 23786 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt pfet_03v3 23581 9226 23582 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23377 9226 23378 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt pfet_03v3 23173 9226 23174 9227 l=100 w=100 "VDD" "PFD_T2_0.FDIV" 200 0 "a_22967_8787#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22969 9226 22970 9227 l=100 w=100 "VDD" "PFD_T2_0.FDIV" 200 0 "VDD" 100 8800,376 "a_22967_8787#" 100 5200,204
device msubckt pfet_03v3 22179 9036 22180 9037 l=112 w=224 "VDD" "a_21443_9476#" 224 0 "VDD" 224 19712,624 "PFD_T2_0.FDIV" 224 19712,624
device msubckt pfet_03v3 21747 9036 21748 9037 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.B" 224 0 "a_21443_8068#" 224 11648,328 "a_21443_9476#" 224 19712,624
device msubckt pfet_03v3 21531 9036 21532 9037 l=112 w=224 "VDD" "mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21443_8068#" 224 11648,328
device msubckt nfet_03v3 19531 8824 19532 8825 l=112 w=224 "VSS" "S6" 224 0 "VSS" 224 11648,328 "mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 19315 8824 19316 8825 l=112 w=224 "VSS" "S6" 224 0 "mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19099 8824 19100 8825 l=112 w=224 "VSS" "S6" 224 0 "VSS" 224 19712,624 "mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 33430 9630 33431 9631 l=112 w=56 "VSS" "ITAIL1" 224 0 "RES_74k_1.P" 56 6304,328 "a_31940_9626#" 56 6304,328
device msubckt nfet_03v3 33078 9627 33079 9628 l=112 w=56 "VSS" "ITAIL1" 224 0 "VSS" 56 3712,184 "ITAIL1" 56 6304,328
device msubckt nfet_03v3 32854 9627 32855 9628 l=112 w=56 "VSS" "ITAIL1" 224 0 "ITAIL1" 56 6304,328 "VSS" 56 3712,184
device msubckt nfet_03v3 32500 9626 32501 9627 l=112 w=56 "VSS" "ITAIL1" 224 0 "a_31940_9626#" 56 3712,184 "RES_74k_1.P" 56 6304,328
device msubckt nfet_03v3 32276 9626 32277 9627 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 3712,184 "a_31940_9626#" 56 3712,184
device msubckt nfet_03v3 32052 9626 32053 9627 l=112 w=56 "VSS" "UP" 224 0 "a_31940_9626#" 56 3712,184 "VSS" 56 3712,184
device msubckt nfet_03v3 31828 9626 31829 9627 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 6304,328 "a_31940_9626#" 56 3712,184
device msubckt nfet_03v3 33430 9830 33431 9831 l=112 w=56 "VSS" "ITAIL1" 224 0 "ITAIL1" 56 6304,328 "VSS" 56 6304,328
device msubckt nfet_03v3 33078 9827 33079 9828 l=112 w=56 "VSS" "ITAIL1" 224 0 "a_31940_9626#" 56 3712,184 "RES_74k_1.P" 56 6304,328
device msubckt nfet_03v3 32854 9827 32855 9828 l=112 w=56 "VSS" "ITAIL1" 224 0 "RES_74k_1.P" 56 6304,328 "a_31940_9626#" 56 3712,184
device msubckt nfet_03v3 31476 9625 31477 9626 l=112 w=56 "VSS" "DN" 224 0 "VSS" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt nfet_03v3 32500 9826 32501 9827 l=112 w=56 "VSS" "ITAIL1" 224 0 "VSS" 56 6304,328 "ITAIL1" 56 6304,328
device msubckt nfet_03v3 30151 9553 30152 9554 l=112 w=224 "VSS" "a_29415_9553#" 224 0 "VSS" 224 19712,624 "DN" 224 19712,624
device msubckt nfet_03v3 29719 9553 29720 9554 l=112 w=224 "VSS" "mux_magic_1.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_29415_9553#" 224 19712,624
device msubckt nfet_03v3 29503 9553 29504 9554 l=112 w=224 "VSS" "mux_magic_1.OR_magic_0.A" 224 0 "a_29415_9553#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 21071 9197 21072 9198 l=112 w=224 "VDD" "a_19903_9637#" 224 0 "mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20855 9197 20856 9198 l=112 w=224 "VDD" "a_19903_9637#" 224 0 "VDD" 224 11648,328 "mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 20639 9197 20640 9198 l=112 w=224 "VDD" "VSS" 224 0 "a_19903_9637#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20423 9197 20424 9198 l=112 w=224 "VDD" "VSS" 224 0 "VDD" 224 11648,328 "a_19903_9637#" 224 11648,328
device msubckt pfet_03v3 20207 9197 20208 9198 l=112 w=224 "VDD" "S6" 224 0 "a_19903_9637#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19991 9197 19992 9198 l=112 w=224 "VDD" "S6" 224 0 "VDD" 224 19712,624 "a_19903_9637#" 224 11648,328
device msubckt nfet_03v3 25781 9567 25782 9568 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "VSS" 100 8800,376 "PFD_T2_0.INV_mag_1.OUT" 100 8800,376
device msubckt nfet_03v3 24945 9553 24946 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24741 9553 24742 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "VSS" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt nfet_03v3 24537 9553 24538 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 24333 9553 24334 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt nfet_03v3 24129 9553 24130 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "a_23837_9553#" 100 5200,204
device msubckt nfet_03v3 23925 9553 23926 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 8800,376 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt nfet_03v3 32052 9826 32053 9827 l=112 w=56 "VSS" "UP" 224 0 "a_31940_9626#" 56 3712,184 "VSS" 56 6304,328
device msubckt nfet_03v3 31828 9826 31829 9827 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 6304,328 "a_31940_9626#" 56 3712,184
device msubckt nfet_03v3 31476 9817 31477 9818 l=112 w=56 "VSS" "DN" 224 0 "VSS" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt nfet_03v3 29043 9714 29044 9715 l=112 w=224 "VSS" "a_27875_9714#" 224 0 "VSS" 224 19712,624 "mux_magic_1.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 28611 9714 28612 9715 l=112 w=224 "VSS" "S3" 224 0 "a_28075_9714#" 224 11648,328 "a_27875_9714#" 224 19712,624
device msubckt nfet_03v3 28395 9714 28396 9715 l=112 w=224 "VSS" "DN_INPUT" 224 0 "VSS" 224 11648,328 "a_28075_9714#" 224 11648,328
device msubckt nfet_03v3 28179 9714 28180 9715 l=112 w=224 "VSS" "DN_INPUT" 224 0 "a_28075_9714#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27963 9714 27964 9715 l=112 w=224 "VSS" "S3" 224 0 "a_27875_9714#" 224 19712,624 "a_28075_9714#" 224 11648,328
device msubckt nfet_03v3 23581 9554 23582 9555 l=100 w=100 "VSS" "a_22967_8787#" 200 0 "VSS" 100 5200,204 "a_22881_9554#" 100 8800,376
device msubckt nfet_03v3 23377 9554 23378 9555 l=100 w=100 "VSS" "a_22967_8787#" 200 0 "a_22881_9554#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 23173 9554 23174 9555 l=100 w=100 "VSS" "PFD_T2_0.FDIV" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "a_22881_9554#" 100 5200,204
device msubckt nfet_03v3 22969 9554 22970 9555 l=100 w=100 "VSS" "PFD_T2_0.FDIV" 200 0 "a_22881_9554#" 100 8800,376 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt nfet_03v3 22179 9476 22180 9477 l=112 w=224 "VSS" "a_21443_9476#" 224 0 "VSS" 224 19712,624 "PFD_T2_0.FDIV" 224 19712,624
device msubckt nfet_03v3 21747 9476 21748 9477 l=112 w=224 "VSS" "mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_21443_9476#" 224 19712,624
device msubckt nfet_03v3 21531 9476 21532 9477 l=112 w=224 "VSS" "mux_magic_3.OR_magic_0.A" 224 0 "a_21443_9476#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 25894 9888 25895 9889 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.INV_mag_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25690 9888 25691 9889 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_1.OUT" 100 5200,204
device msubckt nfet_03v3 24945 9801 24946 9802 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "a_22880_9797#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24741 9801 24742 9802 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 8800,376 "a_22880_9797#" 100 5200,204
device msubckt nfet_03v3 24333 9808 24334 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24129 9808 24130 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "VSS" 100 5200,204 "a_23837_9553#" 100 5200,204
device msubckt nfet_03v3 23925 9808 23926 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 8800,376 "VSS" 100 5200,204
device msubckt nfet_03v3 23172 9797 23173 9798 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22967_8787#" 100 5200,204 "a_22880_9797#" 100 8800,376
device msubckt nfet_03v3 22968 9797 22969 9798 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22880_9797#" 100 8800,376 "a_22967_8787#" 100 5200,204
device msubckt nfet_03v3 21071 9637 21072 9638 l=112 w=224 "VSS" "a_19903_9637#" 224 0 "VSS" 224 19712,624 "mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 20639 9637 20640 9638 l=112 w=224 "VSS" "S6" 224 0 "a_20103_9637#" 224 11648,328 "a_19903_9637#" 224 19712,624
device msubckt nfet_03v3 20423 9637 20424 9638 l=112 w=224 "VSS" "VSS" 224 0 "VSS" 224 11648,328 "a_20103_9637#" 224 11648,328
device msubckt nfet_03v3 20207 9637 20208 9638 l=112 w=224 "VSS" "VSS" 224 0 "a_20103_9637#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19991 9637 19992 9638 l=112 w=224 "VSS" "S6" 224 0 "a_19903_9637#" 224 19712,624 "a_20103_9637#" 224 11648,328
device msubckt pfet_03v3 33688 10271 33689 10272 l=112 w=56 "VDD" "ITAIL" 224 0 "RES_74k_1.P" 56 6304,328 "a_31732_10267#" 56 6304,328
device msubckt pfet_03v3 33220 10271 33221 10272 l=112 w=56 "VDD" "ITAIL" 224 0 "VDD" 56 6304,328 "ITAIL" 56 6304,328
device msubckt pfet_03v3 32752 10271 32753 10272 l=112 w=56 "VDD" "ITAIL" 224 0 "RES_74k_1.P" 56 6304,328 "a_31732_10267#" 56 6304,328
device msubckt pfet_03v3 32284 10271 32285 10272 l=112 w=56 "VDD" "ITAIL" 224 0 "VDD" 56 6304,328 "ITAIL" 56 6304,328
device msubckt pfet_03v3 31820 10267 31821 10268 l=112 w=140 "VDD" "a_31468_10271#" 224 0 "a_31732_10267#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 31356 10271 31357 10272 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt pfet_03v3 33688 10595 33689 10596 l=112 w=56 "VDD" "ITAIL" 224 0 "ITAIL" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 33220 10595 33221 10596 l=112 w=56 "VDD" "ITAIL" 224 0 "a_31732_10267#" 56 6304,328 "RES_74k_1.P" 56 6304,328
device msubckt pfet_03v3 32752 10595 32753 10596 l=112 w=56 "VDD" "ITAIL" 224 0 "ITAIL" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 32284 10595 32285 10596 l=112 w=56 "VDD" "ITAIL" 224 0 "a_31732_10267#" 56 6304,328 "RES_74k_1.P" 56 6304,328
device msubckt pfet_03v3 31820 10543 31821 10544 l=112 w=140 "VDD" "a_31468_10271#" 224 0 "a_31732_10267#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 31356 10595 31357 10596 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt pfet_03v3 33688 10919 33689 10920 l=112 w=56 "VDD" "ITAIL" 224 0 "RES_74k_1.P" 56 6304,328 "a_31732_10267#" 56 6304,328
device msubckt pfet_03v3 33220 10919 33221 10920 l=112 w=56 "VDD" "ITAIL" 224 0 "VDD" 56 6304,328 "ITAIL" 56 6304,328
device msubckt pfet_03v3 32752 10919 32753 10920 l=112 w=56 "VDD" "ITAIL" 224 0 "RES_74k_1.P" 56 6304,328 "a_31732_10267#" 56 6304,328
device msubckt pfet_03v3 32284 10919 32285 10920 l=112 w=56 "VDD" "ITAIL" 224 0 "VDD" 56 6304,328 "ITAIL" 56 6304,328
device msubckt pfet_03v3 31820 10819 31821 10820 l=112 w=140 "VDD" "a_31468_10271#" 224 0 "a_31732_10267#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 31356 10919 31357 10920 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt nfet_03v3 29998 10725 29999 10726 l=112 w=224 "VSS" "a_29262_10725#" 224 0 "VSS" 224 19712,624 "UP" 224 19712,624
device msubckt nfet_03v3 29566 10725 29567 10726 l=112 w=224 "VSS" "mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_29262_10725#" 224 19712,624
device msubckt nfet_03v3 29350 10725 29351 10726 l=112 w=224 "VSS" "mux_magic_0.OR_magic_0.A" 224 0 "a_29262_10725#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 28890 10564 28891 10565 l=112 w=224 "VSS" "a_27722_10564#" 224 0 "VSS" 224 19712,624 "mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 28458 10564 28459 10565 l=112 w=224 "VSS" "S2" 224 0 "a_27922_10564#" 224 11648,328 "a_27722_10564#" 224 19712,624
device msubckt nfet_03v3 28242 10564 28243 10565 l=112 w=224 "VSS" "UP_INPUT" 224 0 "VSS" 224 11648,328 "a_27922_10564#" 224 11648,328
device msubckt nfet_03v3 28026 10564 28027 10565 l=112 w=224 "VSS" "UP_INPUT" 224 0 "a_27922_10564#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27810 10564 27811 10565 l=112 w=224 "VSS" "S2" 224 0 "a_27722_10564#" 224 19712,624 "a_27922_10564#" 224 11648,328
device msubckt pfet_03v3 25894 10468 25895 10469 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.INV_mag_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25690 10468 25691 10469 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_0.OUT" 100 5200,204
device msubckt pfet_03v3 33688 11243 33689 11244 l=112 w=56 "VDD" "ITAIL" 224 0 "ITAIL" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 33220 11243 33221 11244 l=112 w=56 "VDD" "ITAIL" 224 0 "a_31732_10267#" 56 6304,328 "RES_74k_1.P" 56 6304,328
device msubckt pfet_03v3 32752 11243 32753 11244 l=112 w=56 "VDD" "ITAIL" 224 0 "ITAIL" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 31820 11095 31821 11096 l=112 w=140 "VDD" "a_31468_10271#" 224 0 "a_31732_10267#" 140 12320,456 "VDD" 140 12320,456
device msubckt nfet_03v3 25781 10789 25782 10790 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "VSS" 100 8800,376 "PFD_T2_0.INV_mag_0.OUT" 100 8800,376
device msubckt nfet_03v3 24944 10700 24945 10701 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "a_22879_10704#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24740 10700 24741 10701 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 8800,376 "a_22879_10704#" 100 5200,204
device msubckt nfet_03v3 24332 10693 24333 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24128 10693 24129 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "VSS" 100 5200,204 "a_23836_10693#" 100 5200,204
device msubckt nfet_03v3 23924 10693 23925 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 8800,376 "VSS" 100 5200,204
device msubckt nfet_03v3 23171 10704 23172 10705 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22966_11778#" 100 5200,204 "a_22879_10704#" 100 8800,376
device msubckt nfet_03v3 22967 10704 22968 10705 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22879_10704#" 100 8800,376 "a_22966_11778#" 100 5200,204
device msubckt nfet_03v3 22173 10708 22174 10709 l=112 w=224 "VSS" "a_21437_10708#" 224 0 "VSS" 224 19712,624 "PFD_T2_0.FIN" 224 19712,624
device msubckt nfet_03v3 21741 10708 21742 10709 l=112 w=224 "VSS" "mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_21437_10708#" 224 19712,624
device msubckt nfet_03v3 21525 10708 21526 10709 l=112 w=224 "VSS" "mux_magic_2.OR_magic_0.A" 224 0 "a_21437_10708#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 21065 10547 21066 10548 l=112 w=224 "VSS" "a_19897_10547#" 224 0 "VSS" 224 19712,624 "mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 20633 10547 20634 10548 l=112 w=224 "VSS" "S1" 224 0 "a_20097_10547#" 224 11648,328 "a_19897_10547#" 224 19712,624
device msubckt nfet_03v3 20417 10547 20418 10548 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_20097_10547#" 224 11648,328
device msubckt nfet_03v3 20201 10547 20202 10548 l=112 w=224 "VSS" "F_IN" 224 0 "a_20097_10547#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19985 10547 19986 10548 l=112 w=224 "VSS" "S1" 224 0 "a_19897_10547#" 224 19712,624 "a_20097_10547#" 224 11648,328
device msubckt pfet_03v3 32284 11243 32285 11244 l=112 w=56 "VDD" "ITAIL" 224 0 "a_31732_10267#" 56 6304,328 "RES_74k_1.P" 56 6304,328
device msubckt pfet_03v3 31356 11243 31357 11244 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_31468_10271#" 56 6304,328
device msubckt pfet_03v3 29998 11165 29999 11166 l=112 w=224 "VDD" "a_29262_10725#" 224 0 "VDD" 224 19712,624 "UP" 224 19712,624
device msubckt pfet_03v3 29566 11165 29567 11166 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_29262_12133#" 224 11648,328 "a_29262_10725#" 224 19712,624
device msubckt pfet_03v3 29350 11165 29351 11166 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_29262_12133#" 224 11648,328
device msubckt pfet_03v3 28890 11004 28891 11005 l=112 w=224 "VDD" "a_27722_10564#" 224 0 "mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28674 11004 28675 11005 l=112 w=224 "VDD" "a_27722_10564#" 224 0 "VDD" 224 11648,328 "mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 28458 11004 28459 11005 l=112 w=224 "VDD" "UP_INPUT" 224 0 "a_27722_10564#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28242 11004 28243 11005 l=112 w=224 "VDD" "UP_INPUT" 224 0 "VDD" 224 11648,328 "a_27722_10564#" 224 11648,328
device msubckt pfet_03v3 28026 11004 28027 11005 l=112 w=224 "VDD" "S2" 224 0 "a_27722_10564#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27810 11004 27811 11005 l=112 w=224 "VDD" "S2" 224 0 "VDD" 224 19712,624 "a_27722_10564#" 224 11648,328
device msubckt nfet_03v3 24944 10948 24945 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24740 10948 24741 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 24536 10948 24537 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 24332 10948 24333 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 24128 10948 24129 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "a_23836_10693#" 100 5200,204
device msubckt nfet_03v3 23924 10948 23925 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 8800,376 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 23580 10947 23581 10948 l=100 w=100 "VSS" "a_22966_11778#" 200 0 "VSS" 100 5200,204 "a_22880_10947#" 100 8800,376
device msubckt nfet_03v3 23376 10947 23377 10948 l=100 w=100 "VSS" "a_22966_11778#" 200 0 "a_22880_10947#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 23172 10947 23173 10948 l=100 w=100 "VSS" "PFD_T2_0.FIN" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "a_22880_10947#" 100 5200,204
device msubckt nfet_03v3 22968 10947 22969 10948 l=100 w=100 "VSS" "PFD_T2_0.FIN" 200 0 "a_22880_10947#" 100 8800,376 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt nfet_03v3 27350 11377 27351 11378 l=112 w=224 "VSS" "S2" 224 0 "VSS" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 27134 11377 27135 11378 l=112 w=224 "VSS" "S2" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26918 11377 26919 11378 l=112 w=224 "VSS" "S2" 224 0 "VSS" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 25864 11321 25865 11322 l=100 w=100 "VSS" "a_25556_11637#" 200 0 "VSS" 100 5200,204 "PFD_T2_0.UP" 100 8800,376
device msubckt nfet_03v3 25660 11321 25661 11322 l=100 w=100 "VSS" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "a_25556_11637#" 100 8800,376 "VSS" 100 5200,204
device msubckt pfet_03v3 25136 11277 25137 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "a_24436_11277#" 100 8800,376
device msubckt pfet_03v3 24932 11277 24933 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_24436_11277#" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 24728 11277 24729 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "a_24436_11277#" 100 5200,204
device msubckt pfet_03v3 24524 11277 24525 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_24436_11277#" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 24192 11275 24193 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 8800,376
device msubckt pfet_03v3 23988 11275 23989 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23784 11275 23785 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt pfet_03v3 23580 11275 23581 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23376 11275 23377 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt pfet_03v3 23172 11275 23173 11276 l=100 w=100 "VDD" "PFD_T2_0.FIN" 200 0 "a_22966_11778#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22968 11275 22969 11276 l=100 w=100 "VDD" "PFD_T2_0.FIN" 200 0 "VDD" 100 8800,376 "a_22966_11778#" 100 5200,204
device msubckt pfet_03v3 22173 11148 22174 11149 l=112 w=224 "VDD" "a_21437_10708#" 224 0 "VDD" 224 19712,624 "PFD_T2_0.FIN" 224 19712,624
device msubckt pfet_03v3 21741 11148 21742 11149 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.B" 224 0 "a_21437_12116#" 224 11648,328 "a_21437_10708#" 224 19712,624
device msubckt pfet_03v3 21525 11148 21526 11149 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21437_12116#" 224 11648,328
device msubckt pfet_03v3 21065 10987 21066 10988 l=112 w=224 "VDD" "a_19897_10547#" 224 0 "mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20849 10987 20850 10988 l=112 w=224 "VDD" "a_19897_10547#" 224 0 "VDD" 224 11648,328 "mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 20633 10987 20634 10988 l=112 w=224 "VDD" "F_IN" 224 0 "a_19897_10547#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20417 10987 20418 10988 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_19897_10547#" 224 11648,328
device msubckt pfet_03v3 20201 10987 20202 10988 l=112 w=224 "VDD" "S1" 224 0 "a_19897_10547#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19985 10987 19986 10988 l=112 w=224 "VDD" "S1" 224 0 "VDD" 224 19712,624 "a_19897_10547#" 224 11648,328
device msubckt pfet_03v3 29998 11649 29999 11650 l=112 w=224 "VDD" "a_29262_10725#" 224 0 "VDD" 224 19712,624 "UP" 224 19712,624
device msubckt pfet_03v3 29566 11649 29567 11650 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_29262_12133#" 224 11648,328 "a_29262_10725#" 224 19712,624
device msubckt pfet_03v3 29350 11649 29351 11650 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_29262_12133#" 224 11648,328
device msubckt nfet_03v3 19525 11360 19526 11361 l=112 w=224 "VSS" "S1" 224 0 "VSS" 224 11648,328 "mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 19309 11360 19310 11361 l=112 w=224 "VSS" "S1" 224 0 "mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19093 11360 19094 11361 l=112 w=224 "VSS" "S1" 224 0 "VSS" 224 19712,624 "mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26068 11637 26069 11638 l=100 w=100 "VDD" "a_25556_11637#" 200 0 "PFD_T2_0.UP" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25864 11637 25865 11638 l=100 w=100 "VDD" "a_25556_11637#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.UP" 100 5200,204
device msubckt pfet_03v3 25660 11637 25661 11638 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "a_25556_11637#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25456 11637 25457 11638 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "VDD" 100 8800,376 "a_25556_11637#" 100 5200,204
device msubckt pfet_03v3 25008 11635 25009 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 8800,376
device msubckt pfet_03v3 24804 11635 24805 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24600 11635 24601 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 24396 11635 24397 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24192 11635 24193 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23988 11635 23989 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23784 11635 23785 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23580 11635 23581 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23376 11635 23377 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23172 11635 23173 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22968 11635 22969 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt nfet_03v3 28890 11758 28891 11759 l=112 w=224 "VSS" "a_27722_11758#" 224 0 "VSS" 224 19712,624 "mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 28458 11758 28459 11759 l=112 w=224 "VSS" "mux_magic_0.AND2_magic_0.A" 224 0 "a_27922_11758#" 224 11648,328 "a_27722_11758#" 224 19712,624
device msubckt nfet_03v3 28242 11758 28243 11759 l=112 w=224 "VSS" "PFD_T2_0.UP" 224 0 "VSS" 224 11648,328 "a_27922_11758#" 224 11648,328
device msubckt nfet_03v3 28026 11758 28027 11759 l=112 w=224 "VSS" "PFD_T2_0.UP" 224 0 "a_27922_11758#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27810 11758 27811 11759 l=112 w=224 "VSS" "mux_magic_0.AND2_magic_0.A" 224 0 "a_27722_11758#" 224 19712,624 "a_27922_11758#" 224 11648,328
device msubckt pfet_03v3 29998 12133 29999 12134 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_29262_10725#" 224 11648,328 "a_29262_12133#" 224 19712,624
device msubckt pfet_03v3 29782 12133 29783 12134 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_29262_12133#" 224 11648,328 "a_29262_10725#" 224 11648,328
device msubckt pfet_03v3 29566 12133 29567 12134 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_29262_12133#" 224 11648,328
device msubckt pfet_03v3 29350 12133 29351 12134 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "a_29262_12133#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 27350 11817 27351 11818 l=112 w=224 "VDD" "S2" 224 0 "VDD" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27134 11817 27135 11818 l=112 w=224 "VDD" "S2" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26918 11817 26919 11818 l=112 w=224 "VDD" "S2" 224 0 "VDD" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22173 11632 22174 11633 l=112 w=224 "VDD" "a_21437_10708#" 224 0 "VDD" 224 19712,624 "PFD_T2_0.FIN" 224 19712,624
device msubckt pfet_03v3 21741 11632 21742 11633 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.B" 224 0 "a_21437_12116#" 224 11648,328 "a_21437_10708#" 224 19712,624
device msubckt pfet_03v3 21525 11632 21526 11633 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21437_12116#" 224 11648,328
device msubckt nfet_03v3 21065 11741 21066 11742 l=112 w=224 "VSS" "a_19897_11741#" 224 0 "VSS" 224 19712,624 "mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 20633 11741 20634 11742 l=112 w=224 "VSS" "mux_magic_2.AND2_magic_0.A" 224 0 "a_20097_11741#" 224 11648,328 "a_19897_11741#" 224 19712,624
device msubckt nfet_03v3 20417 11741 20418 11742 l=112 w=224 "VSS" "PRE_SCALAR" 224 0 "VSS" 224 11648,328 "a_20097_11741#" 224 11648,328
device msubckt nfet_03v3 20201 11741 20202 11742 l=112 w=224 "VSS" "PRE_SCALAR" 224 0 "a_20097_11741#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19985 11741 19986 11742 l=112 w=224 "VSS" "mux_magic_2.AND2_magic_0.A" 224 0 "a_19897_11741#" 224 19712,624 "a_20097_11741#" 224 11648,328
device msubckt pfet_03v3 28890 12198 28891 12199 l=112 w=224 "VDD" "a_27722_11758#" 224 0 "mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28674 12198 28675 12199 l=112 w=224 "VDD" "a_27722_11758#" 224 0 "VDD" 224 11648,328 "mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28458 12198 28459 12199 l=112 w=224 "VDD" "PFD_T2_0.UP" 224 0 "a_27722_11758#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28242 12198 28243 12199 l=112 w=224 "VDD" "PFD_T2_0.UP" 224 0 "VDD" 224 11648,328 "a_27722_11758#" 224 11648,328
device msubckt pfet_03v3 28026 12198 28027 12199 l=112 w=224 "VDD" "mux_magic_0.AND2_magic_0.A" 224 0 "a_27722_11758#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27810 12198 27811 12199 l=112 w=224 "VDD" "mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27722_11758#" 224 11648,328
device msubckt pfet_03v3 27350 12177 27351 12178 l=112 w=224 "VDD" "S2" 224 0 "VDD" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27134 12177 27135 12178 l=112 w=224 "VDD" "S2" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26918 12177 26919 12178 l=112 w=224 "VDD" "S2" 224 0 "VDD" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22173 12116 22174 12117 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.B" 224 0 "a_21437_10708#" 224 11648,328 "a_21437_12116#" 224 19712,624
device msubckt pfet_03v3 21957 12116 21958 12117 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.B" 224 0 "a_21437_12116#" 224 11648,328 "a_21437_10708#" 224 11648,328
device msubckt pfet_03v3 21741 12116 21742 12117 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_21437_12116#" 224 11648,328
device msubckt pfet_03v3 21525 12116 21526 12117 l=112 w=224 "VDD" "mux_magic_2.OR_magic_0.A" 224 0 "a_21437_12116#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 19525 11800 19526 11801 l=112 w=224 "VDD" "S1" 224 0 "VDD" 224 11648,328 "mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19309 11800 19310 11801 l=112 w=224 "VDD" "S1" 224 0 "mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19093 11800 19094 11801 l=112 w=224 "VDD" "S1" 224 0 "VDD" 224 19712,624 "mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 21065 12181 21066 12182 l=112 w=224 "VDD" "a_19897_11741#" 224 0 "mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20849 12181 20850 12182 l=112 w=224 "VDD" "a_19897_11741#" 224 0 "VDD" 224 11648,328 "mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20633 12181 20634 12182 l=112 w=224 "VDD" "PRE_SCALAR" 224 0 "a_19897_11741#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20417 12181 20418 12182 l=112 w=224 "VDD" "PRE_SCALAR" 224 0 "VDD" 224 11648,328 "a_19897_11741#" 224 11648,328
device msubckt pfet_03v3 20201 12181 20202 12182 l=112 w=224 "VDD" "mux_magic_2.AND2_magic_0.A" 224 0 "a_19897_11741#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19985 12181 19986 12182 l=112 w=224 "VDD" "mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_19897_11741#" 224 11648,328
device msubckt pfet_03v3 19525 12160 19526 12161 l=112 w=224 "VDD" "S1" 224 0 "VDD" 224 11648,328 "mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19309 12160 19310 12161 l=112 w=224 "VDD" "S1" 224 0 "mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19093 12160 19094 12161 l=112 w=224 "VDD" "S1" 224 0 "VDD" 224 19712,624 "mux_magic_2.AND2_magic_0.A" 224 11648,328
