
ASD_STM32F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b68  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08004d38  08004d38  00014d38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005134  08005134  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08005134  08005134  00015134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800513c  0800513c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800513c  0800513c  0001513c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005140  08005140  00015140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001dc  08005320  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08005320  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc45  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000286e  00000000  00000000  0002de51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00007ce8  00000000  00000000  000306bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  000383a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a98  00000000  00000000  00038c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000032e1  00000000  00000000  000396c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010c31  00000000  00000000  0003c9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d66db  00000000  00000000  0004d5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00123cad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000262c  00000000  00000000  00123d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004d20 	.word	0x08004d20

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08004d20 	.word	0x08004d20

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000eec:	b530      	push	{r4, r5, lr}
 8000eee:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ef0:	2210      	movs	r2, #16
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4668      	mov	r0, sp
 8000ef6:	f001 f9f5 	bl	80022e4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000efa:	4813      	ldr	r0, [pc, #76]	; (8000f48 <MX_ADC1_Init+0x5c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000efc:	4a13      	ldr	r2, [pc, #76]	; (8000f4c <MX_ADC1_Init+0x60>)
 8000efe:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f02:	2400      	movs	r4, #0
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f04:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000f06:	e9c0 2300 	strd	r2, r3, [r0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f0a:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <MX_ADC1_Init+0x64>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f0c:	6084      	str	r4, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f0e:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f10:	7605      	strb	r5, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f12:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f16:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f18:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1a:	60c4      	str	r4, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f1c:	61c5      	str	r5, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f1e:	f880 5030 	strb.w	r5, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f22:	6145      	str	r5, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f24:	f000 fa52 	bl	80013cc <HAL_ADC_Init>
 8000f28:	b108      	cbz	r0, 8000f2e <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 8000f2a:	f000 f8f3 	bl	8001114 <Error_Handler>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f2e:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f30:	4805      	ldr	r0, [pc, #20]	; (8000f48 <MX_ADC1_Init+0x5c>)
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f32:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f34:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 8000f36:	e9cd 4500 	strd	r4, r5, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f3a:	f000 faed 	bl	8001518 <HAL_ADC_ConfigChannel>
 8000f3e:	b108      	cbz	r0, 8000f44 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8000f40:	f000 f8e8 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f44:	b005      	add	sp, #20
 8000f46:	bd30      	pop	{r4, r5, pc}
 8000f48:	200001f8 	.word	0x200001f8
 8000f4c:	40012000 	.word	0x40012000
 8000f50:	0f000001 	.word	0x0f000001

08000f54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f54:	b570      	push	{r4, r5, r6, lr}
 8000f56:	4606      	mov	r6, r0
 8000f58:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5a:	2214      	movs	r2, #20
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	a803      	add	r0, sp, #12
 8000f60:	f001 f9c0 	bl	80022e4 <memset>
  if(adcHandle->Instance==ADC1)
 8000f64:	6832      	ldr	r2, [r6, #0]
 8000f66:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <HAL_ADC_MspInit+0x94>)
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d13a      	bne.n	8000fe2 <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f6c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000f70:	2500      	movs	r5, #0
 8000f72:	9501      	str	r5, [sp, #4]
 8000f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	481d      	ldr	r0, [pc, #116]	; (8000fec <HAL_ADC_MspInit+0x98>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f78:	4c1d      	ldr	r4, [pc, #116]	; (8000ff0 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f7e:	645a      	str	r2, [r3, #68]	; 0x44
 8000f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f82:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000f86:	9201      	str	r2, [sp, #4]
 8000f88:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	9502      	str	r5, [sp, #8]
 8000f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f8e:	f042 0201 	orr.w	r2, r2, #1
 8000f92:	631a      	str	r2, [r3, #48]	; 0x30
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fa4:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f000 fd0c 	bl	80019c4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fae:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000fb2:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fba:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fbe:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc6:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fca:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fcc:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fd0:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fd4:	f000 fbb8 	bl	8001748 <HAL_DMA_Init>
 8000fd8:	b108      	cbz	r0, 8000fde <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
 8000fda:	f000 f89b 	bl	8001114 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fde:	63b4      	str	r4, [r6, #56]	; 0x38
 8000fe0:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fe2:	b008      	add	sp, #32
 8000fe4:	bd70      	pop	{r4, r5, r6, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40012000 	.word	0x40012000
 8000fec:	40020000 	.word	0x40020000
 8000ff0:	20000240 	.word	0x20000240
 8000ff4:	40026410 	.word	0x40026410

08000ff8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ff8:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <MX_DMA_Init+0x30>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	9201      	str	r2, [sp, #4]
 8001000:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001002:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8001006:	6319      	str	r1, [r3, #48]	; 0x30
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800100e:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001010:	4611      	mov	r1, r2
 8001012:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001014:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001016:	f000 fb2d 	bl	8001674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800101a:	2038      	movs	r0, #56	; 0x38

}
 800101c:	b003      	add	sp, #12
 800101e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001022:	f000 bb59 	b.w	80016d8 <HAL_NVIC_EnableIRQ>
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800

0800102c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800102c:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	4b06      	ldr	r3, [pc, #24]	; (800104c <MX_GPIO_Init+0x20>)
 8001034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001036:	f042 0201 	orr.w	r2, r2, #1
 800103a:	631a      	str	r2, [r3, #48]	; 0x30
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	9b01      	ldr	r3, [sp, #4]

}
 8001046:	b002      	add	sp, #8
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	40023800 	.word	0x40023800

08001050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b510      	push	{r4, lr}
 8001052:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001054:	2214      	movs	r2, #20
 8001056:	2100      	movs	r1, #0
 8001058:	a808      	add	r0, sp, #32
 800105a:	f001 f943 	bl	80022e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105e:	2214      	movs	r2, #20
 8001060:	2100      	movs	r1, #0
 8001062:	a802      	add	r0, sp, #8
 8001064:	f001 f93e 	bl	80022e4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001068:	2300      	movs	r3, #0
 800106a:	4a21      	ldr	r2, [pc, #132]	; (80010f0 <SystemClock_Config+0xa0>)
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001070:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001074:	6411      	str	r1, [r2, #64]	; 0x40
 8001076:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001078:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800107c:	9200      	str	r2, [sp, #0]
 800107e:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001080:	4a1c      	ldr	r2, [pc, #112]	; (80010f4 <SystemClock_Config+0xa4>)
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	6811      	ldr	r1, [r2, #0]
 8001086:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 800108a:	6011      	str	r1, [r2, #0]
 800108c:	6812      	ldr	r2, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108e:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001090:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001094:	2008      	movs	r0, #8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001096:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800109a:	9201      	str	r2, [sp, #4]
  RCC_OscInitStruct.PLL.PLLN = 180;
 800109c:	23b4      	movs	r3, #180	; 0xb4
 800109e:	e9cd 030f 	strd	r0, r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a2:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a4:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010a6:	2101      	movs	r1, #1
 80010a8:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010aa:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ac:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010b0:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010b4:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	f000 fe97 	bl	8001de8 <HAL_RCC_OscConfig>
 80010ba:	b108      	cbz	r0, 80010c0 <SystemClock_Config+0x70>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010bc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010be:	e7fe      	b.n	80010be <SystemClock_Config+0x6e>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010c0:	f000 fd54 	bl	8001b6c <HAL_PWREx_EnableOverDrive>
 80010c4:	b108      	cbz	r0, 80010ca <SystemClock_Config+0x7a>
 80010c6:	b672      	cpsid	i
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ca:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010cc:	e9cd 3402 	strd	r3, r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d0:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010d2:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80010d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010da:	2105      	movs	r1, #5
 80010dc:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010de:	e9cd 2305 	strd	r2, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e2:	f000 fd7d 	bl	8001be0 <HAL_RCC_ClockConfig>
 80010e6:	b108      	cbz	r0, 80010ec <SystemClock_Config+0x9c>
 80010e8:	b672      	cpsid	i
  while (1)
 80010ea:	e7fe      	b.n	80010ea <SystemClock_Config+0x9a>
}
 80010ec:	b014      	add	sp, #80	; 0x50
 80010ee:	bd10      	pop	{r4, pc}
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40007000 	.word	0x40007000

080010f8 <main>:
{
 80010f8:	b508      	push	{r3, lr}
  HAL_Init();
 80010fa:	f000 f93b 	bl	8001374 <HAL_Init>
  SystemClock_Config();
 80010fe:	f7ff ffa7 	bl	8001050 <SystemClock_Config>
  MX_GPIO_Init();
 8001102:	f7ff ff93 	bl	800102c <MX_GPIO_Init>
  MX_DMA_Init();
 8001106:	f7ff ff77 	bl	8000ff8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800110a:	f000 f893 	bl	8001234 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800110e:	f7ff feed 	bl	8000eec <MX_ADC1_Init>
  while (1)
 8001112:	e7fe      	b.n	8001112 <main+0x1a>

08001114 <Error_Handler>:
 8001114:	b672      	cpsid	i
  while (1)
 8001116:	e7fe      	b.n	8001116 <Error_Handler+0x2>

08001118 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001118:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <HAL_MspInit+0x34>)
 800111c:	2100      	movs	r1, #0
 800111e:	9100      	str	r1, [sp, #0]
 8001120:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001122:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001126:	645a      	str	r2, [r3, #68]	; 0x44
 8001128:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800112a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800112e:	9200      	str	r2, [sp, #0]
 8001130:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	9101      	str	r1, [sp, #4]
 8001134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001136:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800113a:	641a      	str	r2, [r3, #64]	; 0x40
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001146:	b002      	add	sp, #8
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800

08001150 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001150:	e7fe      	b.n	8001150 <NMI_Handler>

08001152 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <HardFault_Handler>

08001154 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <MemManage_Handler>

08001156 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001156:	e7fe      	b.n	8001156 <BusFault_Handler>

08001158 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <UsageFault_Handler>

0800115a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800115a:	4770      	bx	lr

0800115c <DebugMon_Handler>:
 800115c:	4770      	bx	lr

0800115e <PendSV_Handler>:
 800115e:	4770      	bx	lr

08001160 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001160:	f000 b922 	b.w	80013a8 <HAL_IncTick>

08001164 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001164:	4801      	ldr	r0, [pc, #4]	; (800116c <DMA2_Stream0_IRQHandler+0x8>)
 8001166:	f000 bb6f 	b.w	8001848 <HAL_DMA_IRQHandler>
 800116a:	bf00      	nop
 800116c:	20000240 	.word	0x20000240

08001170 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001170:	2001      	movs	r0, #1
 8001172:	4770      	bx	lr

08001174 <_kill>:

int _kill(int pid, int sig)
{
 8001174:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001176:	f001 f88b 	bl	8002290 <__errno>
 800117a:	2316      	movs	r3, #22
 800117c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800117e:	f04f 30ff 	mov.w	r0, #4294967295
 8001182:	bd08      	pop	{r3, pc}

08001184 <_exit>:

void _exit (int status)
{
 8001184:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001186:	f001 f883 	bl	8002290 <__errno>
 800118a:	2316      	movs	r3, #22
 800118c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800118e:	e7fe      	b.n	800118e <_exit+0xa>

08001190 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001190:	b570      	push	{r4, r5, r6, lr}
 8001192:	460d      	mov	r5, r1
 8001194:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001196:	460e      	mov	r6, r1
 8001198:	1b73      	subs	r3, r6, r5
 800119a:	429c      	cmp	r4, r3
 800119c:	dc01      	bgt.n	80011a2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800119e:	4620      	mov	r0, r4
 80011a0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80011a2:	f3af 8000 	nop.w
 80011a6:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	e7f5      	b.n	8001198 <_read+0x8>

080011ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011ac:	b570      	push	{r4, r5, r6, lr}
 80011ae:	460d      	mov	r5, r1
 80011b0:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b2:	460e      	mov	r6, r1
 80011b4:	1b73      	subs	r3, r6, r5
 80011b6:	429c      	cmp	r4, r3
 80011b8:	dc01      	bgt.n	80011be <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80011ba:	4620      	mov	r0, r4
 80011bc:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80011be:	f816 0b01 	ldrb.w	r0, [r6], #1
 80011c2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c6:	e7f5      	b.n	80011b4 <_write+0x8>

080011c8 <_close>:

int _close(int file)
{
	return -1;
}
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	4770      	bx	lr

080011ce <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80011ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011d2:	604b      	str	r3, [r1, #4]
	return 0;
}
 80011d4:	2000      	movs	r0, #0
 80011d6:	4770      	bx	lr

080011d8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80011d8:	2001      	movs	r0, #1
 80011da:	4770      	bx	lr

080011dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80011dc:	2000      	movs	r0, #0
 80011de:	4770      	bx	lr

080011e0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e0:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <_sbrk+0x30>)
 80011e2:	6811      	ldr	r1, [r2, #0]
{
 80011e4:	b510      	push	{r4, lr}
 80011e6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80011e8:	b909      	cbnz	r1, 80011ee <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80011ea:	490a      	ldr	r1, [pc, #40]	; (8001214 <_sbrk+0x34>)
 80011ec:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ee:	6810      	ldr	r0, [r2, #0]
 80011f0:	4909      	ldr	r1, [pc, #36]	; (8001218 <_sbrk+0x38>)
 80011f2:	4c0a      	ldr	r4, [pc, #40]	; (800121c <_sbrk+0x3c>)
 80011f4:	4403      	add	r3, r0
 80011f6:	1b09      	subs	r1, r1, r4
 80011f8:	428b      	cmp	r3, r1
 80011fa:	d906      	bls.n	800120a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80011fc:	f001 f848 	bl	8002290 <__errno>
 8001200:	230c      	movs	r3, #12
 8001202:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001204:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001208:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800120a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800120c:	e7fc      	b.n	8001208 <_sbrk+0x28>
 800120e:	bf00      	nop
 8001210:	200002a0 	.word	0x200002a0
 8001214:	20000300 	.word	0x20000300
 8001218:	20020000 	.word	0x20020000
 800121c:	00000400 	.word	0x00000400

08001220 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001220:	4a03      	ldr	r2, [pc, #12]	; (8001230 <SystemInit+0x10>)
 8001222:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001226:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800122a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800122e:	4770      	bx	lr
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001234:	480b      	ldr	r0, [pc, #44]	; (8001264 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8001236:	4a0c      	ldr	r2, [pc, #48]	; (8001268 <MX_USART2_UART_Init+0x34>)
{
 8001238:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 115200;
 800123a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800123e:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001242:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001246:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 800124e:	6103      	str	r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001252:	f000 ffef 	bl	8002234 <HAL_UART_Init>
 8001256:	b118      	cbz	r0, 8001260 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001258:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800125c:	f7ff bf5a 	b.w	8001114 <Error_Handler>
}
 8001260:	bd08      	pop	{r3, pc}
 8001262:	bf00      	nop
 8001264:	200002a4 	.word	0x200002a4
 8001268:	40004400 	.word	0x40004400

0800126c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800126c:	b510      	push	{r4, lr}
 800126e:	4604      	mov	r4, r0
 8001270:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	2214      	movs	r2, #20
 8001274:	2100      	movs	r1, #0
 8001276:	a803      	add	r0, sp, #12
 8001278:	f001 f834 	bl	80022e4 <memset>
  if(uartHandle->Instance==USART2)
 800127c:	6822      	ldr	r2, [r4, #0]
 800127e:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <HAL_UART_MspInit+0x64>)
 8001280:	429a      	cmp	r2, r3
 8001282:	d122      	bne.n	80012ca <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001284:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001288:	2100      	movs	r1, #0
 800128a:	9101      	str	r1, [sp, #4]
 800128c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001290:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001294:	641a      	str	r2, [r3, #64]	; 0x40
 8001296:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001298:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800129c:	9201      	str	r2, [sp, #4]
 800129e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	9102      	str	r1, [sp, #8]
 80012a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012a4:	f042 0201 	orr.w	r2, r2, #1
 80012a8:	631a      	str	r2, [r3, #48]	; 0x30
 80012aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	9302      	str	r3, [sp, #8]
 80012b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	220c      	movs	r2, #12
 80012b6:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012b8:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012be:	2307      	movs	r3, #7
 80012c0:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c4:	a903      	add	r1, sp, #12
 80012c6:	f000 fb7d 	bl	80019c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012ca:	b008      	add	sp, #32
 80012cc:	bd10      	pop	{r4, pc}
 80012ce:	bf00      	nop
 80012d0:	40004400 	.word	0x40004400
 80012d4:	40020000 	.word	0x40020000

080012d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001310 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012dc:	480d      	ldr	r0, [pc, #52]	; (8001314 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012de:	490e      	ldr	r1, [pc, #56]	; (8001318 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012e0:	4a0e      	ldr	r2, [pc, #56]	; (800131c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012f4:	4c0b      	ldr	r4, [pc, #44]	; (8001324 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001302:	f7ff ff8d 	bl	8001220 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001306:	f000 ffc9 	bl	800229c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800130a:	f7ff fef5 	bl	80010f8 <main>
  bx  lr    
 800130e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001310:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001318:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800131c:	08005144 	.word	0x08005144
  ldr r2, =_sbss
 8001320:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001324:	200002fc 	.word	0x200002fc

08001328 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001328:	e7fe      	b.n	8001328 <ADC_IRQHandler>
	...

0800132c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800132c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800132e:	4a0e      	ldr	r2, [pc, #56]	; (8001368 <HAL_InitTick+0x3c>)
 8001330:	4b0e      	ldr	r3, [pc, #56]	; (800136c <HAL_InitTick+0x40>)
{
 8001332:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001334:	7818      	ldrb	r0, [r3, #0]
 8001336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133a:	fbb3 f3f0 	udiv	r3, r3, r0
 800133e:	6810      	ldr	r0, [r2, #0]
 8001340:	fbb0 f0f3 	udiv	r0, r0, r3
 8001344:	f000 f9d6 	bl	80016f4 <HAL_SYSTICK_Config>
 8001348:	4604      	mov	r4, r0
 800134a:	b958      	cbnz	r0, 8001364 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134c:	2d0f      	cmp	r5, #15
 800134e:	d809      	bhi.n	8001364 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001350:	4602      	mov	r2, r0
 8001352:	4629      	mov	r1, r5
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f000 f98c 	bl	8001674 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <HAL_InitTick+0x44>)
 800135e:	4620      	mov	r0, r4
 8001360:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001362:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001364:	2001      	movs	r0, #1
 8001366:	e7fc      	b.n	8001362 <HAL_InitTick+0x36>
 8001368:	20000000 	.word	0x20000000
 800136c:	20000004 	.word	0x20000004
 8001370:	20000008 	.word	0x20000008

08001374 <HAL_Init>:
{
 8001374:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <HAL_Init+0x30>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800137e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001386:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800138e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001390:	2003      	movs	r0, #3
 8001392:	f000 f95d 	bl	8001650 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001396:	200f      	movs	r0, #15
 8001398:	f7ff ffc8 	bl	800132c <HAL_InitTick>
  HAL_MspInit();
 800139c:	f7ff febc 	bl	8001118 <HAL_MspInit>
}
 80013a0:	2000      	movs	r0, #0
 80013a2:	bd08      	pop	{r3, pc}
 80013a4:	40023c00 	.word	0x40023c00

080013a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80013a8:	4a03      	ldr	r2, [pc, #12]	; (80013b8 <HAL_IncTick+0x10>)
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <HAL_IncTick+0x14>)
 80013ac:	6811      	ldr	r1, [r2, #0]
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	440b      	add	r3, r1
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	200002e8 	.word	0x200002e8
 80013bc:	20000004 	.word	0x20000004

080013c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80013c0:	4b01      	ldr	r3, [pc, #4]	; (80013c8 <HAL_GetTick+0x8>)
 80013c2:	6818      	ldr	r0, [r3, #0]
}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	200002e8 	.word	0x200002e8

080013cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013cc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013ce:	4604      	mov	r4, r0
 80013d0:	2800      	cmp	r0, #0
 80013d2:	f000 809b 	beq.w	800150c <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80013d6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80013d8:	b925      	cbnz	r5, 80013e4 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013da:	f7ff fdbb 	bl	8000f54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013de:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013e0:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013e6:	06db      	lsls	r3, r3, #27
 80013e8:	f100 808e 	bmi.w	8001508 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013f2:	f023 0302 	bic.w	r3, r3, #2
 80013f6:	f043 0302 	orr.w	r3, r3, #2
 80013fa:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013fc:	4b44      	ldr	r3, [pc, #272]	; (8001510 <HAL_ADC_Init+0x144>)
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001404:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	6861      	ldr	r1, [r4, #4]
 800140a:	430a      	orrs	r2, r1
 800140c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800140e:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001410:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001418:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001420:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001422:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001424:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001426:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800142a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	430a      	orrs	r2, r1
 8001430:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001432:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001434:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001436:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800143a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800143c:	689a      	ldr	r2, [r3, #8]
 800143e:	430a      	orrs	r2, r1
 8001440:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001442:	4934      	ldr	r1, [pc, #208]	; (8001514 <HAL_ADC_Init+0x148>)
 8001444:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001446:	428a      	cmp	r2, r1
 8001448:	d052      	beq.n	80014f0 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800144a:	6899      	ldr	r1, [r3, #8]
 800144c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001450:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001452:	6899      	ldr	r1, [r3, #8]
 8001454:	430a      	orrs	r2, r1
 8001456:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001458:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800145a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800145c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001460:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001466:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	f022 0202 	bic.w	r2, r2, #2
 800146e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001470:	689a      	ldr	r2, [r3, #8]
 8001472:	7e21      	ldrb	r1, [r4, #24]
 8001474:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001478:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800147a:	f894 2020 	ldrb.w	r2, [r4, #32]
 800147e:	2a00      	cmp	r2, #0
 8001480:	d03e      	beq.n	8001500 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001482:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001484:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800148a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001492:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	3901      	subs	r1, #1
 8001498:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800149c:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800149e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014a0:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014aa:	3901      	subs	r1, #1
 80014ac:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80014b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80014c0:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80014c4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014c6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014c8:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014d0:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014d2:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014d4:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80014d8:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014da:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80014dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014de:	f023 0303 	bic.w	r3, r3, #3
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80014e8:	2300      	movs	r3, #0
 80014ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80014ee:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014f0:	689a      	ldr	r2, [r3, #8]
 80014f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014fe:	e7b2      	b.n	8001466 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001500:	685a      	ldr	r2, [r3, #4]
 8001502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001506:	e7c9      	b.n	800149c <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001508:	2001      	movs	r0, #1
 800150a:	e7ed      	b.n	80014e8 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 800150c:	2001      	movs	r0, #1
 800150e:	e7ee      	b.n	80014ee <HAL_ADC_Init+0x122>
 8001510:	40012300 	.word	0x40012300
 8001514:	0f000001 	.word	0x0f000001

08001518 <HAL_ADC_ConfigChannel>:
{
 8001518:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800151a:	2300      	movs	r3, #0
 800151c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800151e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001522:	2b01      	cmp	r3, #1
 8001524:	d069      	beq.n	80015fa <HAL_ADC_ConfigChannel+0xe2>
 8001526:	2301      	movs	r3, #1
 8001528:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800152c:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800152e:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001530:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001532:	2d09      	cmp	r5, #9
 8001534:	b2ac      	uxth	r4, r5
 8001536:	d934      	bls.n	80015a2 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001538:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800153c:	68df      	ldr	r7, [r3, #12]
 800153e:	3a1e      	subs	r2, #30
 8001540:	f04f 0c07 	mov.w	ip, #7
 8001544:	fa0c fc02 	lsl.w	ip, ip, r2
 8001548:	ea27 070c 	bic.w	r7, r7, ip
 800154c:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800154e:	68df      	ldr	r7, [r3, #12]
 8001550:	fa06 f202 	lsl.w	r2, r6, r2
 8001554:	433a      	orrs	r2, r7
 8001556:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8001558:	6849      	ldr	r1, [r1, #4]
 800155a:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800155c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8001560:	d82f      	bhi.n	80015c2 <HAL_ADC_ConfigChannel+0xaa>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001562:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001564:	3a05      	subs	r2, #5
 8001566:	261f      	movs	r6, #31
 8001568:	4096      	lsls	r6, r2
 800156a:	ea21 0106 	bic.w	r1, r1, r6
 800156e:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001570:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001572:	fa04 f202 	lsl.w	r2, r4, r2
 8001576:	430a      	orrs	r2, r1
 8001578:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800157a:	4a30      	ldr	r2, [pc, #192]	; (800163c <HAL_ADC_ConfigChannel+0x124>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d10a      	bne.n	8001596 <HAL_ADC_ConfigChannel+0x7e>
 8001580:	2d12      	cmp	r5, #18
 8001582:	d13c      	bne.n	80015fe <HAL_ADC_ConfigChannel+0xe6>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001584:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <HAL_ADC_ConfigChannel+0x128>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800158c:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001594:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8001596:	2300      	movs	r3, #0
 8001598:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800159c:	4618      	mov	r0, r3
}
 800159e:	b003      	add	sp, #12
 80015a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80015a2:	691f      	ldr	r7, [r3, #16]
 80015a4:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 80015a8:	f04f 0c07 	mov.w	ip, #7
 80015ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80015b0:	ea27 070c 	bic.w	r7, r7, ip
 80015b4:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80015b6:	691f      	ldr	r7, [r3, #16]
 80015b8:	fa06 f202 	lsl.w	r2, r6, r2
 80015bc:	433a      	orrs	r2, r7
 80015be:	611a      	str	r2, [r3, #16]
 80015c0:	e7ca      	b.n	8001558 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 80015c2:	290c      	cmp	r1, #12
 80015c4:	f04f 011f 	mov.w	r1, #31
 80015c8:	d80b      	bhi.n	80015e2 <HAL_ADC_ConfigChannel+0xca>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015ca:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80015cc:	3a23      	subs	r2, #35	; 0x23
 80015ce:	4091      	lsls	r1, r2
 80015d0:	ea26 0101 	bic.w	r1, r6, r1
 80015d4:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015d8:	fa04 f202 	lsl.w	r2, r4, r2
 80015dc:	430a      	orrs	r2, r1
 80015de:	631a      	str	r2, [r3, #48]	; 0x30
 80015e0:	e7cb      	b.n	800157a <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015e2:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 80015e4:	3a41      	subs	r2, #65	; 0x41
 80015e6:	4091      	lsls	r1, r2
 80015e8:	ea26 0101 	bic.w	r1, r6, r1
 80015ec:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015f0:	fa04 f202 	lsl.w	r2, r4, r2
 80015f4:	430a      	orrs	r2, r1
 80015f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80015f8:	e7bf      	b.n	800157a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80015fa:	2002      	movs	r0, #2
 80015fc:	e7cf      	b.n	800159e <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <HAL_ADC_ConfigChannel+0x12c>)
 8001600:	429d      	cmp	r5, r3
 8001602:	d001      	beq.n	8001608 <HAL_ADC_ConfigChannel+0xf0>
 8001604:	2d11      	cmp	r5, #17
 8001606:	d1c6      	bne.n	8001596 <HAL_ADC_ConfigChannel+0x7e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001608:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_ADC_ConfigChannel+0x128>)
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001610:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001618:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800161a:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <HAL_ADC_ConfigChannel+0x12c>)
 800161c:	429d      	cmp	r5, r3
 800161e:	d1ba      	bne.n	8001596 <HAL_ADC_ConfigChannel+0x7e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001620:	4b09      	ldr	r3, [pc, #36]	; (8001648 <HAL_ADC_ConfigChannel+0x130>)
 8001622:	4a0a      	ldr	r2, [pc, #40]	; (800164c <HAL_ADC_ConfigChannel+0x134>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	fbb3 f3f2 	udiv	r3, r3, r2
 800162a:	220a      	movs	r2, #10
 800162c:	4353      	muls	r3, r2
        counter--;
 800162e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001630:	9b01      	ldr	r3, [sp, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0af      	beq.n	8001596 <HAL_ADC_ConfigChannel+0x7e>
        counter--;
 8001636:	9b01      	ldr	r3, [sp, #4]
 8001638:	3b01      	subs	r3, #1
 800163a:	e7f8      	b.n	800162e <HAL_ADC_ConfigChannel+0x116>
 800163c:	40012000 	.word	0x40012000
 8001640:	40012300 	.word	0x40012300
 8001644:	10000012 	.word	0x10000012
 8001648:	20000000 	.word	0x20000000
 800164c:	000f4240 	.word	0x000f4240

08001650 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001650:	4907      	ldr	r1, [pc, #28]	; (8001670 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001652:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001654:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001658:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800165c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001660:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800166c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800166e:	4770      	bx	lr
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001676:	b530      	push	{r4, r5, lr}
 8001678:	68dc      	ldr	r4, [r3, #12]
 800167a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800167e:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	2d04      	cmp	r5, #4
 8001686:	bf28      	it	cs
 8001688:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168a:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800168c:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001690:	bf8c      	ite	hi
 8001692:	3c03      	subhi	r4, #3
 8001694:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001696:	fa03 f505 	lsl.w	r5, r3, r5
 800169a:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800169e:	40a3      	lsls	r3, r4
 80016a0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80016a6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ac:	bfac      	ite	ge
 80016ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b2:	4a08      	ldrlt	r2, [pc, #32]	; (80016d4 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	bfb8      	it	lt
 80016ba:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	bfaa      	itet	ge
 80016c2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c6:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80016cc:	bd30      	pop	{r4, r5, pc}
 80016ce:	bf00      	nop
 80016d0:	e000ed00 	.word	0xe000ed00
 80016d4:	e000ed14 	.word	0xe000ed14

080016d8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80016d8:	2800      	cmp	r0, #0
 80016da:	db08      	blt.n	80016ee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016dc:	0942      	lsrs	r2, r0, #5
 80016de:	2301      	movs	r3, #1
 80016e0:	f000 001f 	and.w	r0, r0, #31
 80016e4:	fa03 f000 	lsl.w	r0, r3, r0
 80016e8:	4b01      	ldr	r3, [pc, #4]	; (80016f0 <HAL_NVIC_EnableIRQ+0x18>)
 80016ea:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f4:	3801      	subs	r0, #1
 80016f6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80016fa:	d20b      	bcs.n	8001714 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001700:	4a05      	ldr	r2, [pc, #20]	; (8001718 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001702:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001704:	21f0      	movs	r1, #240	; 0xf0
 8001706:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001710:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001712:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001714:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800171c:	6803      	ldr	r3, [r0, #0]
{
 800171e:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001720:	4c08      	ldr	r4, [pc, #32]	; (8001744 <DMA_CalcBaseAndBitshift+0x28>)
{
 8001722:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001724:	b2d9      	uxtb	r1, r3
 8001726:	3910      	subs	r1, #16
 8001728:	2018      	movs	r0, #24
 800172a:	fbb1 f0f0 	udiv	r0, r1, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800172e:	5c20      	ldrb	r0, [r4, r0]
 8001730:	65d0      	str	r0, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001732:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8001736:	f020 0003 	bic.w	r0, r0, #3
  if (stream_number > 3U)
 800173a:	295f      	cmp	r1, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800173c:	bf88      	it	hi
 800173e:	3004      	addhi	r0, #4
 8001740:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001742:	bd10      	pop	{r4, pc}
 8001744:	08004d50 	.word	0x08004d50

08001748 <HAL_DMA_Init>:
{
 8001748:	b570      	push	{r4, r5, r6, lr}
 800174a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800174c:	f7ff fe38 	bl	80013c0 <HAL_GetTick>
 8001750:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001752:	2c00      	cmp	r4, #0
 8001754:	d073      	beq.n	800183e <HAL_DMA_Init+0xf6>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001756:	2302      	movs	r3, #2
 8001758:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800175c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 800175e:	2300      	movs	r3, #0
 8001760:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001764:	6813      	ldr	r3, [r2, #0]
 8001766:	f023 0301 	bic.w	r3, r3, #1
 800176a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800176c:	6821      	ldr	r1, [r4, #0]
 800176e:	680b      	ldr	r3, [r1, #0]
 8001770:	07d8      	lsls	r0, r3, #31
 8001772:	d42f      	bmi.n	80017d4 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 8001774:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001776:	4d33      	ldr	r5, [pc, #204]	; (8001844 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001778:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800177a:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800177c:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8001780:	4313      	orrs	r3, r2
 8001782:	68e2      	ldr	r2, [r4, #12]
 8001784:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001786:	6922      	ldr	r2, [r4, #16]
 8001788:	4313      	orrs	r3, r2
 800178a:	6962      	ldr	r2, [r4, #20]
 800178c:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800178e:	69e2      	ldr	r2, [r4, #28]
 8001790:	4303      	orrs	r3, r0
 8001792:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001794:	6a22      	ldr	r2, [r4, #32]
 8001796:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001798:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800179a:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800179c:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80017a0:	bf02      	ittt	eq
 80017a2:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 80017a6:	4335      	orreq	r5, r6
 80017a8:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80017aa:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80017ac:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017ae:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017b0:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80017b4:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017b8:	d133      	bne.n	8001822 <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 80017ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017bc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80017be:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017c0:	b37d      	cbz	r5, 8001822 <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017c2:	b990      	cbnz	r0, 80017ea <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 80017c4:	2a01      	cmp	r2, #1
 80017c6:	d021      	beq.n	800180c <HAL_DMA_Init+0xc4>
 80017c8:	f032 0202 	bics.w	r2, r2, #2
 80017cc:	d129      	bne.n	8001822 <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017ce:	01ea      	lsls	r2, r5, #7
 80017d0:	d527      	bpl.n	8001822 <HAL_DMA_Init+0xda>
 80017d2:	e01e      	b.n	8001812 <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017d4:	f7ff fdf4 	bl	80013c0 <HAL_GetTick>
 80017d8:	1b40      	subs	r0, r0, r5
 80017da:	2805      	cmp	r0, #5
 80017dc:	d9c6      	bls.n	800176c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017de:	2320      	movs	r3, #32
 80017e0:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017e2:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80017e4:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80017e8:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017ea:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80017ee:	d114      	bne.n	800181a <HAL_DMA_Init+0xd2>
    switch (tmp)
 80017f0:	2a03      	cmp	r2, #3
 80017f2:	d816      	bhi.n	8001822 <HAL_DMA_Init+0xda>
 80017f4:	a001      	add	r0, pc, #4	; (adr r0, 80017fc <HAL_DMA_Init+0xb4>)
 80017f6:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	08001813 	.word	0x08001813
 8001800:	080017cf 	.word	0x080017cf
 8001804:	08001813 	.word	0x08001813
 8001808:	0800180d 	.word	0x0800180d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800180c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001810:	d107      	bne.n	8001822 <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001812:	2340      	movs	r3, #64	; 0x40
 8001814:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001816:	2001      	movs	r0, #1
 8001818:	e7e4      	b.n	80017e4 <HAL_DMA_Init+0x9c>
    switch (tmp)
 800181a:	2a02      	cmp	r2, #2
 800181c:	d9f9      	bls.n	8001812 <HAL_DMA_Init+0xca>
 800181e:	2a03      	cmp	r2, #3
 8001820:	d0d5      	beq.n	80017ce <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 8001822:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001824:	4620      	mov	r0, r4
 8001826:	f7ff ff79 	bl	800171c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800182a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800182c:	233f      	movs	r3, #63	; 0x3f
 800182e:	4093      	lsls	r3, r2
 8001830:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001832:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001834:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001836:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001838:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800183c:	e7d4      	b.n	80017e8 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 800183e:	2001      	movs	r0, #1
 8001840:	e7d2      	b.n	80017e8 <HAL_DMA_Init+0xa0>
 8001842:	bf00      	nop
 8001844:	f010803f 	.word	0xf010803f

08001848 <HAL_DMA_IRQHandler>:
{
 8001848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800184a:	2300      	movs	r3, #0
 800184c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800184e:	4b5c      	ldr	r3, [pc, #368]	; (80019c0 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001850:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001852:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001854:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001856:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001858:	2208      	movs	r2, #8
 800185a:	409a      	lsls	r2, r3
 800185c:	4232      	tst	r2, r6
{
 800185e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001860:	d00c      	beq.n	800187c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001862:	6801      	ldr	r1, [r0, #0]
 8001864:	6808      	ldr	r0, [r1, #0]
 8001866:	0740      	lsls	r0, r0, #29
 8001868:	d508      	bpl.n	800187c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800186a:	6808      	ldr	r0, [r1, #0]
 800186c:	f020 0004 	bic.w	r0, r0, #4
 8001870:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001872:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001874:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001876:	f042 0201 	orr.w	r2, r2, #1
 800187a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800187c:	2201      	movs	r2, #1
 800187e:	409a      	lsls	r2, r3
 8001880:	4232      	tst	r2, r6
 8001882:	d008      	beq.n	8001896 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001884:	6821      	ldr	r1, [r4, #0]
 8001886:	6949      	ldr	r1, [r1, #20]
 8001888:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800188a:	bf41      	itttt	mi
 800188c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800188e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001890:	f042 0202 	orrmi.w	r2, r2, #2
 8001894:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001896:	2204      	movs	r2, #4
 8001898:	409a      	lsls	r2, r3
 800189a:	4232      	tst	r2, r6
 800189c:	d008      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800189e:	6821      	ldr	r1, [r4, #0]
 80018a0:	6809      	ldr	r1, [r1, #0]
 80018a2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018a4:	bf41      	itttt	mi
 80018a6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018a8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80018aa:	f042 0204 	orrmi.w	r2, r2, #4
 80018ae:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80018b0:	2210      	movs	r2, #16
 80018b2:	409a      	lsls	r2, r3
 80018b4:	4232      	tst	r2, r6
 80018b6:	d010      	beq.n	80018da <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80018b8:	6823      	ldr	r3, [r4, #0]
 80018ba:	6819      	ldr	r1, [r3, #0]
 80018bc:	0709      	lsls	r1, r1, #28
 80018be:	d50c      	bpl.n	80018da <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80018c0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	0350      	lsls	r0, r2, #13
 80018c6:	d537      	bpl.n	8001938 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	0319      	lsls	r1, r3, #12
 80018cc:	d401      	bmi.n	80018d2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80018ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018d0:	e000      	b.n	80018d4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80018d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80018d4:	b10b      	cbz	r3, 80018da <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80018d6:	4620      	mov	r0, r4
 80018d8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018da:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80018dc:	2220      	movs	r2, #32
 80018de:	408a      	lsls	r2, r1
 80018e0:	4232      	tst	r2, r6
 80018e2:	d03a      	beq.n	800195a <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018e4:	6823      	ldr	r3, [r4, #0]
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	06c6      	lsls	r6, r0, #27
 80018ea:	d536      	bpl.n	800195a <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018ec:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018ee:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80018f2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018f4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018f6:	d127      	bne.n	8001948 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018f8:	f022 0216 	bic.w	r2, r2, #22
 80018fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fe:	695a      	ldr	r2, [r3, #20]
 8001900:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001904:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001906:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001908:	b90a      	cbnz	r2, 800190e <HAL_DMA_IRQHandler+0xc6>
 800190a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800190c:	b11a      	cbz	r2, 8001916 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	f022 0208 	bic.w	r2, r2, #8
 8001914:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001916:	233f      	movs	r3, #63	; 0x3f
 8001918:	408b      	lsls	r3, r1
 800191a:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800191c:	2301      	movs	r3, #1
 800191e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001922:	2300      	movs	r3, #0
 8001924:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001928:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800192a:	2b00      	cmp	r3, #0
 800192c:	d045      	beq.n	80019ba <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 800192e:	4620      	mov	r0, r4
}
 8001930:	b003      	add	sp, #12
 8001932:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8001936:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800193c:	bf5e      	ittt	pl
 800193e:	681a      	ldrpl	r2, [r3, #0]
 8001940:	f022 0208 	bicpl.w	r2, r2, #8
 8001944:	601a      	strpl	r2, [r3, #0]
 8001946:	e7c2      	b.n	80018ce <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001948:	0350      	lsls	r0, r2, #13
 800194a:	d527      	bpl.n	800199c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	0319      	lsls	r1, r3, #12
 8001950:	d431      	bmi.n	80019b6 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8001952:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001954:	b10b      	cbz	r3, 800195a <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8001956:	4620      	mov	r0, r4
 8001958:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800195a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800195c:	b36b      	cbz	r3, 80019ba <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800195e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001960:	07da      	lsls	r2, r3, #31
 8001962:	d519      	bpl.n	8001998 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8001964:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001966:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800196a:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 800196e:	2305      	movs	r3, #5
 8001970:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001974:	6813      	ldr	r3, [r2, #0]
 8001976:	f023 0301 	bic.w	r3, r3, #1
 800197a:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800197c:	9b01      	ldr	r3, [sp, #4]
 800197e:	3301      	adds	r3, #1
 8001980:	42bb      	cmp	r3, r7
 8001982:	9301      	str	r3, [sp, #4]
 8001984:	d802      	bhi.n	800198c <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001986:	6813      	ldr	r3, [r2, #0]
 8001988:	07db      	lsls	r3, r3, #31
 800198a:	d4f7      	bmi.n	800197c <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 800198c:	2301      	movs	r3, #1
 800198e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8001992:	2300      	movs	r3, #0
 8001994:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8001998:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800199a:	e7c6      	b.n	800192a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80019a2:	d108      	bne.n	80019b6 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019a4:	6819      	ldr	r1, [r3, #0]
 80019a6:	f021 0110 	bic.w	r1, r1, #16
 80019aa:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80019ac:	2301      	movs	r3, #1
 80019ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80019b2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 80019b6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019b8:	e7cc      	b.n	8001954 <HAL_DMA_IRQHandler+0x10c>
}
 80019ba:	b003      	add	sp, #12
 80019bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000000 	.word	0x20000000

080019c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c8:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8001b68 <HAL_GPIO_Init+0x1a4>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019cc:	4a64      	ldr	r2, [pc, #400]	; (8001b60 <HAL_GPIO_Init+0x19c>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ce:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019d0:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 80019d2:	2401      	movs	r4, #1
 80019d4:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019d6:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 80019da:	43ac      	bics	r4, r5
 80019dc:	f040 80ad 	bne.w	8001b3a <HAL_GPIO_Init+0x176>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019e0:	684d      	ldr	r5, [r1, #4]
 80019e2:	f005 0403 	and.w	r4, r5, #3
 80019e6:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019ea:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019ec:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019ee:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019f4:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f8:	d834      	bhi.n	8001a64 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 80019fa:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019fc:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a00:	68cf      	ldr	r7, [r1, #12]
 8001a02:	fa07 f708 	lsl.w	r7, r7, r8
 8001a06:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001a0a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a0c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a0e:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a12:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001a16:	409f      	lsls	r7, r3
 8001a18:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001a1c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001a1e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a20:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a24:	688f      	ldr	r7, [r1, #8]
 8001a26:	fa07 f708 	lsl.w	r7, r7, r8
 8001a2a:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a2e:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8001a30:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a32:	d119      	bne.n	8001a68 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8001a34:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001a38:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a3c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001a40:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a44:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001a48:	f04f 0e0f 	mov.w	lr, #15
 8001a4c:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001a50:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a54:	690f      	ldr	r7, [r1, #16]
 8001a56:	fa07 f70b 	lsl.w	r7, r7, fp
 8001a5a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001a5e:	f8ca 7020 	str.w	r7, [sl, #32]
 8001a62:	e001      	b.n	8001a68 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a64:	2c03      	cmp	r4, #3
 8001a66:	d1da      	bne.n	8001a1e <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001a68:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a6a:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a6e:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a70:	4326      	orrs	r6, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a72:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001a76:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a78:	d05f      	beq.n	8001b3a <HAL_GPIO_Init+0x176>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7a:	f04f 0a00 	mov.w	sl, #0
 8001a7e:	f8cd a004 	str.w	sl, [sp, #4]
 8001a82:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a86:	4c37      	ldr	r4, [pc, #220]	; (8001b64 <HAL_GPIO_Init+0x1a0>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a88:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001a8c:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8001a90:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8001a94:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001a98:	9601      	str	r6, [sp, #4]
 8001a9a:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a9c:	f023 0603 	bic.w	r6, r3, #3
 8001aa0:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001aa4:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aa8:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001aac:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ab0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001ab4:	270f      	movs	r7, #15
 8001ab6:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aba:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001abc:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ac0:	d042      	beq.n	8001b48 <HAL_GPIO_Init+0x184>
 8001ac2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ac6:	42a0      	cmp	r0, r4
 8001ac8:	d040      	beq.n	8001b4c <HAL_GPIO_Init+0x188>
 8001aca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ace:	42a0      	cmp	r0, r4
 8001ad0:	d03e      	beq.n	8001b50 <HAL_GPIO_Init+0x18c>
 8001ad2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ad6:	42a0      	cmp	r0, r4
 8001ad8:	d03c      	beq.n	8001b54 <HAL_GPIO_Init+0x190>
 8001ada:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ade:	42a0      	cmp	r0, r4
 8001ae0:	d03a      	beq.n	8001b58 <HAL_GPIO_Init+0x194>
 8001ae2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ae6:	42a0      	cmp	r0, r4
 8001ae8:	d038      	beq.n	8001b5c <HAL_GPIO_Init+0x198>
 8001aea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001aee:	42a0      	cmp	r0, r4
 8001af0:	bf0c      	ite	eq
 8001af2:	2406      	moveq	r4, #6
 8001af4:	2407      	movne	r4, #7
 8001af6:	fa04 f40e 	lsl.w	r4, r4, lr
 8001afa:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001afc:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8001afe:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001b00:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b04:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8001b06:	bf54      	ite	pl
 8001b08:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001b0a:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8001b0e:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8001b10:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b12:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8001b14:	bf54      	ite	pl
 8001b16:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001b18:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8001b1c:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8001b1e:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b20:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8001b22:	bf54      	ite	pl
 8001b24:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001b26:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8001b2a:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b2c:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b2e:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8001b30:	bf54      	ite	pl
 8001b32:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001b34:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8001b38:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	2b10      	cmp	r3, #16
 8001b3e:	f47f af47 	bne.w	80019d0 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001b42:	b003      	add	sp, #12
 8001b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b48:	4654      	mov	r4, sl
 8001b4a:	e7d4      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b4c:	2401      	movs	r4, #1
 8001b4e:	e7d2      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b50:	2402      	movs	r4, #2
 8001b52:	e7d0      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b54:	2403      	movs	r4, #3
 8001b56:	e7ce      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b58:	2404      	movs	r4, #4
 8001b5a:	e7cc      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b5c:	2405      	movs	r4, #5
 8001b5e:	e7ca      	b.n	8001af6 <HAL_GPIO_Init+0x132>
 8001b60:	40013c00 	.word	0x40013c00
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40023800 	.word	0x40023800

08001b6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001b6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b74:	4d18      	ldr	r5, [pc, #96]	; (8001bd8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b7c:	641a      	str	r2, [r3, #64]	; 0x40
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <HAL_PWREx_EnableOverDrive+0x70>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	641a      	str	r2, [r3, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001b8e:	f7ff fc17 	bl	80013c0 <HAL_GetTick>
 8001b92:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b94:	686b      	ldr	r3, [r5, #4]
 8001b96:	03da      	lsls	r2, r3, #15
 8001b98:	d50b      	bpl.n	8001bb2 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b9c:	4d0e      	ldr	r5, [pc, #56]	; (8001bd8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	645a      	str	r2, [r3, #68]	; 0x44
  tickstart = HAL_GetTick();
 8001ba2:	f7ff fc0d 	bl	80013c0 <HAL_GetTick>
 8001ba6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ba8:	686b      	ldr	r3, [r5, #4]
 8001baa:	039b      	lsls	r3, r3, #14
 8001bac:	d50a      	bpl.n	8001bc4 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001bae:	2000      	movs	r0, #0
 8001bb0:	e006      	b.n	8001bc0 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001bb2:	f7ff fc05 	bl	80013c0 <HAL_GetTick>
 8001bb6:	1b00      	subs	r0, r0, r4
 8001bb8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001bbc:	d9ea      	bls.n	8001b94 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8001bbe:	2003      	movs	r0, #3
}
 8001bc0:	b003      	add	sp, #12
 8001bc2:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001bc4:	f7ff fbfc 	bl	80013c0 <HAL_GetTick>
 8001bc8:	1b00      	subs	r0, r0, r4
 8001bca:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001bce:	d9eb      	bls.n	8001ba8 <HAL_PWREx_EnableOverDrive+0x3c>
 8001bd0:	e7f5      	b.n	8001bbe <HAL_PWREx_EnableOverDrive+0x52>
 8001bd2:	bf00      	nop
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	420e0000 	.word	0x420e0000

08001be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001be4:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001be6:	4604      	mov	r4, r0
 8001be8:	b910      	cbnz	r0, 8001bf0 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001bea:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8001bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf0:	4b44      	ldr	r3, [pc, #272]	; (8001d04 <HAL_RCC_ClockConfig+0x124>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	f002 020f 	and.w	r2, r2, #15
 8001bf8:	428a      	cmp	r2, r1
 8001bfa:	d328      	bcc.n	8001c4e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfc:	6822      	ldr	r2, [r4, #0]
 8001bfe:	0797      	lsls	r7, r2, #30
 8001c00:	d42d      	bmi.n	8001c5e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c02:	07d0      	lsls	r0, r2, #31
 8001c04:	d441      	bmi.n	8001c8a <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c06:	4b3f      	ldr	r3, [pc, #252]	; (8001d04 <HAL_RCC_ClockConfig+0x124>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f002 020f 	and.w	r2, r2, #15
 8001c0e:	42aa      	cmp	r2, r5
 8001c10:	d866      	bhi.n	8001ce0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c12:	6822      	ldr	r2, [r4, #0]
 8001c14:	0751      	lsls	r1, r2, #29
 8001c16:	d46c      	bmi.n	8001cf2 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c18:	0713      	lsls	r3, r2, #28
 8001c1a:	d507      	bpl.n	8001c2c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c1c:	4a3a      	ldr	r2, [pc, #232]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c1e:	6921      	ldr	r1, [r4, #16]
 8001c20:	6893      	ldr	r3, [r2, #8]
 8001c22:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001c26:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c2a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c2c:	f000 f894 	bl	8001d58 <HAL_RCC_GetSysClockFreq>
 8001c30:	4b35      	ldr	r3, [pc, #212]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c32:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x12c>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001c3a:	5cd3      	ldrb	r3, [r2, r3]
 8001c3c:	40d8      	lsrs	r0, r3
 8001c3e:	4b34      	ldr	r3, [pc, #208]	; (8001d10 <HAL_RCC_ClockConfig+0x130>)
 8001c40:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001c42:	4b34      	ldr	r3, [pc, #208]	; (8001d14 <HAL_RCC_ClockConfig+0x134>)
 8001c44:	6818      	ldr	r0, [r3, #0]
 8001c46:	f7ff fb71 	bl	800132c <HAL_InitTick>
  return HAL_OK;
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	e7ce      	b.n	8001bec <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c4e:	b2ca      	uxtb	r2, r1
 8001c50:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	428b      	cmp	r3, r1
 8001c5a:	d1c6      	bne.n	8001bea <HAL_RCC_ClockConfig+0xa>
 8001c5c:	e7ce      	b.n	8001bfc <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c60:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c64:	bf1e      	ittt	ne
 8001c66:	6899      	ldrne	r1, [r3, #8]
 8001c68:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8001c6c:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c6e:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c70:	bf42      	ittt	mi
 8001c72:	6899      	ldrmi	r1, [r3, #8]
 8001c74:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 8001c78:	6099      	strmi	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c7a:	4923      	ldr	r1, [pc, #140]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c7c:	68a0      	ldr	r0, [r4, #8]
 8001c7e:	688b      	ldr	r3, [r1, #8]
 8001c80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c84:	4303      	orrs	r3, r0
 8001c86:	608b      	str	r3, [r1, #8]
 8001c88:	e7bb      	b.n	8001c02 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8a:	6862      	ldr	r2, [r4, #4]
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c8e:	2a01      	cmp	r2, #1
 8001c90:	d11c      	bne.n	8001ccc <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c98:	d0a7      	beq.n	8001bea <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c9a:	4e1b      	ldr	r6, [pc, #108]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001c9c:	68b3      	ldr	r3, [r6, #8]
 8001c9e:	f023 0303 	bic.w	r3, r3, #3
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001ca6:	f7ff fb8b 	bl	80013c0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001caa:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001cae:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb0:	68b3      	ldr	r3, [r6, #8]
 8001cb2:	6862      	ldr	r2, [r4, #4]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001cbc:	d0a3      	beq.n	8001c06 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cbe:	f7ff fb7f 	bl	80013c0 <HAL_GetTick>
 8001cc2:	1bc0      	subs	r0, r0, r7
 8001cc4:	4540      	cmp	r0, r8
 8001cc6:	d9f3      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001cc8:	2003      	movs	r0, #3
 8001cca:	e78f      	b.n	8001bec <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ccc:	1e91      	subs	r1, r2, #2
 8001cce:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd0:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cd2:	d802      	bhi.n	8001cda <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001cd8:	e7de      	b.n	8001c98 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cda:	f013 0f02 	tst.w	r3, #2
 8001cde:	e7db      	b.n	8001c98 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce0:	b2ea      	uxtb	r2, r5
 8001ce2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	42ab      	cmp	r3, r5
 8001cec:	f47f af7d 	bne.w	8001bea <HAL_RCC_ClockConfig+0xa>
 8001cf0:	e78f      	b.n	8001c12 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf2:	4905      	ldr	r1, [pc, #20]	; (8001d08 <HAL_RCC_ClockConfig+0x128>)
 8001cf4:	68e0      	ldr	r0, [r4, #12]
 8001cf6:	688b      	ldr	r3, [r1, #8]
 8001cf8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001cfc:	4303      	orrs	r3, r0
 8001cfe:	608b      	str	r3, [r1, #8]
 8001d00:	e78a      	b.n	8001c18 <HAL_RCC_ClockConfig+0x38>
 8001d02:	bf00      	nop
 8001d04:	40023c00 	.word	0x40023c00
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	08004d38 	.word	0x08004d38
 8001d10:	20000000 	.word	0x20000000
 8001d14:	20000008 	.word	0x20000008

08001d18 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001d1a:	4a05      	ldr	r2, [pc, #20]	; (8001d30 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001d22:	5cd3      	ldrb	r3, [r2, r3]
 8001d24:	4a03      	ldr	r2, [pc, #12]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d26:	6810      	ldr	r0, [r2, #0]
}
 8001d28:	40d8      	lsrs	r0, r3
 8001d2a:	4770      	bx	lr
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	08004d48 	.word	0x08004d48
 8001d34:	20000000 	.word	0x20000000

08001d38 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d38:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001d3a:	4a05      	ldr	r2, [pc, #20]	; (8001d50 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	4a03      	ldr	r2, [pc, #12]	; (8001d54 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001d46:	6810      	ldr	r0, [r2, #0]
}
 8001d48:	40d8      	lsrs	r0, r3
 8001d4a:	4770      	bx	lr
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	08004d48 	.word	0x08004d48
 8001d54:	20000000 	.word	0x20000000

08001d58 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d58:	4920      	ldr	r1, [pc, #128]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x84>)
{
 8001d5a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d5c:	688b      	ldr	r3, [r1, #8]
 8001d5e:	f003 030c 	and.w	r3, r3, #12
 8001d62:	2b08      	cmp	r3, #8
 8001d64:	d007      	beq.n	8001d76 <HAL_RCC_GetSysClockFreq+0x1e>
 8001d66:	2b0c      	cmp	r3, #12
 8001d68:	d020      	beq.n	8001dac <HAL_RCC_GetSysClockFreq+0x54>
 8001d6a:	481d      	ldr	r0, [pc, #116]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x88>)
 8001d6c:	4a1d      	ldr	r2, [pc, #116]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	bf08      	it	eq
 8001d72:	4610      	moveq	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d74:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d76:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d78:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d7a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d80:	bf14      	ite	ne
 8001d82:	4818      	ldrne	r0, [pc, #96]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d84:	4816      	ldreq	r0, [pc, #88]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d86:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d8a:	bf18      	it	ne
 8001d8c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d8e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d92:	fba1 0100 	umull	r0, r1, r1, r0
 8001d96:	f7fe ff27 	bl	8000be8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d9a:	4b10      	ldr	r3, [pc, #64]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x84>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001da2:	3301      	adds	r3, #1
 8001da4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllr;
 8001da6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001daa:	e7e3      	b.n	8001d74 <HAL_RCC_GetSysClockFreq+0x1c>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dac:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dae:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db0:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001db2:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db6:	bf14      	ite	ne
 8001db8:	480a      	ldrne	r0, [pc, #40]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dba:	4809      	ldreq	r0, [pc, #36]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dbc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001dc0:	bf18      	it	ne
 8001dc2:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dc4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dc8:	fba1 0100 	umull	r0, r1, r1, r0
 8001dcc:	f7fe ff0c 	bl	8000be8 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001dd0:	4b02      	ldr	r3, [pc, #8]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x84>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8001dd8:	e7e5      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x4e>
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	017d7840 	.word	0x017d7840

08001de8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dec:	4604      	mov	r4, r0
 8001dee:	2800      	cmp	r0, #0
 8001df0:	d030      	beq.n	8001e54 <HAL_RCC_OscConfig+0x6c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001df2:	6803      	ldr	r3, [r0, #0]
 8001df4:	07df      	lsls	r7, r3, #31
 8001df6:	d410      	bmi.n	8001e1a <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001df8:	6823      	ldr	r3, [r4, #0]
 8001dfa:	079e      	lsls	r6, r3, #30
 8001dfc:	d463      	bmi.n	8001ec6 <HAL_RCC_OscConfig+0xde>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfe:	6823      	ldr	r3, [r4, #0]
 8001e00:	071a      	lsls	r2, r3, #28
 8001e02:	f100 80ad 	bmi.w	8001f60 <HAL_RCC_OscConfig+0x178>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e06:	6823      	ldr	r3, [r4, #0]
 8001e08:	075b      	lsls	r3, r3, #29
 8001e0a:	f100 80cd 	bmi.w	8001fa8 <HAL_RCC_OscConfig+0x1c0>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e0e:	69a0      	ldr	r0, [r4, #24]
 8001e10:	2800      	cmp	r0, #0
 8001e12:	f040 8135 	bne.w	8002080 <HAL_RCC_OscConfig+0x298>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001e16:	2000      	movs	r0, #0
 8001e18:	e034      	b.n	8001e84 <HAL_RCC_OscConfig+0x9c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e1a:	4b96      	ldr	r3, [pc, #600]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	f002 020c 	and.w	r2, r2, #12
 8001e22:	2a04      	cmp	r2, #4
 8001e24:	d00f      	beq.n	8001e46 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e2c:	2a08      	cmp	r2, #8
 8001e2e:	d102      	bne.n	8001e36 <HAL_RCC_OscConfig+0x4e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	0255      	lsls	r5, r2, #9
 8001e34:	d407      	bmi.n	8001e46 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e3c:	2a0c      	cmp	r2, #12
 8001e3e:	d10b      	bne.n	8001e58 <HAL_RCC_OscConfig+0x70>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	0258      	lsls	r0, r3, #9
 8001e44:	d508      	bpl.n	8001e58 <HAL_RCC_OscConfig+0x70>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e46:	4b8b      	ldr	r3, [pc, #556]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	0399      	lsls	r1, r3, #14
 8001e4c:	d5d4      	bpl.n	8001df8 <HAL_RCC_OscConfig+0x10>
 8001e4e:	6863      	ldr	r3, [r4, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1d1      	bne.n	8001df8 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001e54:	2001      	movs	r0, #1
 8001e56:	e015      	b.n	8001e84 <HAL_RCC_OscConfig+0x9c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e58:	6863      	ldr	r3, [r4, #4]
 8001e5a:	4d86      	ldr	r5, [pc, #536]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e60:	d113      	bne.n	8001e8a <HAL_RCC_OscConfig+0xa2>
 8001e62:	682b      	ldr	r3, [r5, #0]
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e68:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001e6a:	f7ff faa9 	bl	80013c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	4e81      	ldr	r6, [pc, #516]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001e70:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e72:	6833      	ldr	r3, [r6, #0]
 8001e74:	039a      	lsls	r2, r3, #14
 8001e76:	d4bf      	bmi.n	8001df8 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e78:	f7ff faa2 	bl	80013c0 <HAL_GetTick>
 8001e7c:	1b40      	subs	r0, r0, r5
 8001e7e:	2864      	cmp	r0, #100	; 0x64
 8001e80:	d9f7      	bls.n	8001e72 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8001e82:	2003      	movs	r0, #3
}
 8001e84:	b002      	add	sp, #8
 8001e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e8e:	d104      	bne.n	8001e9a <HAL_RCC_OscConfig+0xb2>
 8001e90:	682b      	ldr	r3, [r5, #0]
 8001e92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e96:	602b      	str	r3, [r5, #0]
 8001e98:	e7e3      	b.n	8001e62 <HAL_RCC_OscConfig+0x7a>
 8001e9a:	682a      	ldr	r2, [r5, #0]
 8001e9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ea0:	602a      	str	r2, [r5, #0]
 8001ea2:	682a      	ldr	r2, [r5, #0]
 8001ea4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ea8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1dd      	bne.n	8001e6a <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001eae:	f7ff fa87 	bl	80013c0 <HAL_GetTick>
 8001eb2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb4:	682b      	ldr	r3, [r5, #0]
 8001eb6:	039b      	lsls	r3, r3, #14
 8001eb8:	d59e      	bpl.n	8001df8 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eba:	f7ff fa81 	bl	80013c0 <HAL_GetTick>
 8001ebe:	1b80      	subs	r0, r0, r6
 8001ec0:	2864      	cmp	r0, #100	; 0x64
 8001ec2:	d9f7      	bls.n	8001eb4 <HAL_RCC_OscConfig+0xcc>
 8001ec4:	e7dd      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ec6:	4b6b      	ldr	r3, [pc, #428]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	f012 0f0c 	tst.w	r2, #12
 8001ece:	d00f      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x108>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ed6:	2a08      	cmp	r2, #8
 8001ed8:	d102      	bne.n	8001ee0 <HAL_RCC_OscConfig+0xf8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	0257      	lsls	r7, r2, #9
 8001ede:	d507      	bpl.n	8001ef0 <HAL_RCC_OscConfig+0x108>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ee6:	2a0c      	cmp	r2, #12
 8001ee8:	d111      	bne.n	8001f0e <HAL_RCC_OscConfig+0x126>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	025e      	lsls	r6, r3, #9
 8001eee:	d40e      	bmi.n	8001f0e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef0:	4a60      	ldr	r2, [pc, #384]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001ef2:	6813      	ldr	r3, [r2, #0]
 8001ef4:	079d      	lsls	r5, r3, #30
 8001ef6:	d502      	bpl.n	8001efe <HAL_RCC_OscConfig+0x116>
 8001ef8:	68e3      	ldr	r3, [r4, #12]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d1aa      	bne.n	8001e54 <HAL_RCC_OscConfig+0x6c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efe:	6813      	ldr	r3, [r2, #0]
 8001f00:	6921      	ldr	r1, [r4, #16]
 8001f02:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f06:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f0a:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0c:	e777      	b.n	8001dfe <HAL_RCC_OscConfig+0x16>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f0e:	68e2      	ldr	r2, [r4, #12]
 8001f10:	4b59      	ldr	r3, [pc, #356]	; (8002078 <HAL_RCC_OscConfig+0x290>)
 8001f12:	b1b2      	cbz	r2, 8001f42 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_ENABLE();
 8001f14:	2201      	movs	r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f18:	f7ff fa52 	bl	80013c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1c:	4d55      	ldr	r5, [pc, #340]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001f1e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f20:	682b      	ldr	r3, [r5, #0]
 8001f22:	0798      	lsls	r0, r3, #30
 8001f24:	d507      	bpl.n	8001f36 <HAL_RCC_OscConfig+0x14e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f26:	682b      	ldr	r3, [r5, #0]
 8001f28:	6922      	ldr	r2, [r4, #16]
 8001f2a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f2e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f32:	602b      	str	r3, [r5, #0]
 8001f34:	e763      	b.n	8001dfe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f36:	f7ff fa43 	bl	80013c0 <HAL_GetTick>
 8001f3a:	1b80      	subs	r0, r0, r6
 8001f3c:	2802      	cmp	r0, #2
 8001f3e:	d9ef      	bls.n	8001f20 <HAL_RCC_OscConfig+0x138>
 8001f40:	e79f      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8001f42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f44:	f7ff fa3c 	bl	80013c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f48:	4e4a      	ldr	r6, [pc, #296]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001f4a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f4c:	6833      	ldr	r3, [r6, #0]
 8001f4e:	0799      	lsls	r1, r3, #30
 8001f50:	f57f af55 	bpl.w	8001dfe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f54:	f7ff fa34 	bl	80013c0 <HAL_GetTick>
 8001f58:	1b40      	subs	r0, r0, r5
 8001f5a:	2802      	cmp	r0, #2
 8001f5c:	d9f6      	bls.n	8001f4c <HAL_RCC_OscConfig+0x164>
 8001f5e:	e790      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f60:	6962      	ldr	r2, [r4, #20]
 8001f62:	4b45      	ldr	r3, [pc, #276]	; (8002078 <HAL_RCC_OscConfig+0x290>)
 8001f64:	b182      	cbz	r2, 8001f88 <HAL_RCC_OscConfig+0x1a0>
      __HAL_RCC_LSI_ENABLE();
 8001f66:	2201      	movs	r2, #1
 8001f68:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001f6c:	f7ff fa28 	bl	80013c0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f70:	4e40      	ldr	r6, [pc, #256]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001f72:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f74:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001f76:	079f      	lsls	r7, r3, #30
 8001f78:	f53f af45 	bmi.w	8001e06 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f7c:	f7ff fa20 	bl	80013c0 <HAL_GetTick>
 8001f80:	1b40      	subs	r0, r0, r5
 8001f82:	2802      	cmp	r0, #2
 8001f84:	d9f6      	bls.n	8001f74 <HAL_RCC_OscConfig+0x18c>
 8001f86:	e77c      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8001f88:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001f8c:	f7ff fa18 	bl	80013c0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f90:	4e38      	ldr	r6, [pc, #224]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001f92:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f94:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001f96:	0798      	lsls	r0, r3, #30
 8001f98:	f57f af35 	bpl.w	8001e06 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fa10 	bl	80013c0 <HAL_GetTick>
 8001fa0:	1b40      	subs	r0, r0, r5
 8001fa2:	2802      	cmp	r0, #2
 8001fa4:	d9f6      	bls.n	8001f94 <HAL_RCC_OscConfig+0x1ac>
 8001fa6:	e76c      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa8:	4b32      	ldr	r3, [pc, #200]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001faa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fac:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001fb0:	d128      	bne.n	8002004 <HAL_RCC_OscConfig+0x21c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	9201      	str	r2, [sp, #4]
 8001fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fb6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001fba:	641a      	str	r2, [r3, #64]	; 0x40
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001fc6:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc8:	4d2c      	ldr	r5, [pc, #176]	; (800207c <HAL_RCC_OscConfig+0x294>)
 8001fca:	682b      	ldr	r3, [r5, #0]
 8001fcc:	05d9      	lsls	r1, r3, #23
 8001fce:	d51b      	bpl.n	8002008 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	68a3      	ldr	r3, [r4, #8]
 8001fd2:	4d28      	ldr	r5, [pc, #160]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d127      	bne.n	8002028 <HAL_RCC_OscConfig+0x240>
 8001fd8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001fe0:	f7ff f9ee 	bl	80013c0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe4:	4e23      	ldr	r6, [pc, #140]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001fe6:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fec:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001fee:	079b      	lsls	r3, r3, #30
 8001ff0:	d539      	bpl.n	8002066 <HAL_RCC_OscConfig+0x27e>
    if(pwrclkchanged == SET)
 8001ff2:	2f00      	cmp	r7, #0
 8001ff4:	f43f af0b 	beq.w	8001e0e <HAL_RCC_OscConfig+0x26>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff8:	4a1e      	ldr	r2, [pc, #120]	; (8002074 <HAL_RCC_OscConfig+0x28c>)
 8001ffa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002000:	6413      	str	r3, [r2, #64]	; 0x40
 8002002:	e704      	b.n	8001e0e <HAL_RCC_OscConfig+0x26>
    FlagStatus       pwrclkchanged = RESET;
 8002004:	2700      	movs	r7, #0
 8002006:	e7df      	b.n	8001fc8 <HAL_RCC_OscConfig+0x1e0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002008:	682b      	ldr	r3, [r5, #0]
 800200a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002010:	f7ff f9d6 	bl	80013c0 <HAL_GetTick>
 8002014:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002016:	682b      	ldr	r3, [r5, #0]
 8002018:	05da      	lsls	r2, r3, #23
 800201a:	d4d9      	bmi.n	8001fd0 <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800201c:	f7ff f9d0 	bl	80013c0 <HAL_GetTick>
 8002020:	1b80      	subs	r0, r0, r6
 8002022:	2802      	cmp	r0, #2
 8002024:	d9f7      	bls.n	8002016 <HAL_RCC_OscConfig+0x22e>
 8002026:	e72c      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002028:	2b05      	cmp	r3, #5
 800202a:	d104      	bne.n	8002036 <HAL_RCC_OscConfig+0x24e>
 800202c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800202e:	f043 0304 	orr.w	r3, r3, #4
 8002032:	672b      	str	r3, [r5, #112]	; 0x70
 8002034:	e7d0      	b.n	8001fd8 <HAL_RCC_OscConfig+0x1f0>
 8002036:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	672a      	str	r2, [r5, #112]	; 0x70
 800203e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002040:	f022 0204 	bic.w	r2, r2, #4
 8002044:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1ca      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x1f8>
      tickstart = HAL_GetTick();
 800204a:	f7ff f9b9 	bl	80013c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800204e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002052:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002054:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002056:	0798      	lsls	r0, r3, #30
 8002058:	d5cb      	bpl.n	8001ff2 <HAL_RCC_OscConfig+0x20a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7ff f9b1 	bl	80013c0 <HAL_GetTick>
 800205e:	1b80      	subs	r0, r0, r6
 8002060:	4540      	cmp	r0, r8
 8002062:	d9f7      	bls.n	8002054 <HAL_RCC_OscConfig+0x26c>
 8002064:	e70d      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002066:	f7ff f9ab 	bl	80013c0 <HAL_GetTick>
 800206a:	1b40      	subs	r0, r0, r5
 800206c:	4540      	cmp	r0, r8
 800206e:	d9bd      	bls.n	8001fec <HAL_RCC_OscConfig+0x204>
 8002070:	e707      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
 8002072:	bf00      	nop
 8002074:	40023800 	.word	0x40023800
 8002078:	42470000 	.word	0x42470000
 800207c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002080:	4d3b      	ldr	r5, [pc, #236]	; (8002170 <HAL_RCC_OscConfig+0x388>)
 8002082:	68ab      	ldr	r3, [r5, #8]
 8002084:	f003 030c 	and.w	r3, r3, #12
 8002088:	2b08      	cmp	r3, #8
 800208a:	d040      	beq.n	800210e <HAL_RCC_OscConfig+0x326>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800208c:	4b39      	ldr	r3, [pc, #228]	; (8002174 <HAL_RCC_OscConfig+0x38c>)
 800208e:	2200      	movs	r2, #0
 8002090:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002092:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002094:	d12e      	bne.n	80020f4 <HAL_RCC_OscConfig+0x30c>
        tickstart = HAL_GetTick();
 8002096:	f7ff f993 	bl	80013c0 <HAL_GetTick>
 800209a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800209c:	682b      	ldr	r3, [r5, #0]
 800209e:	0199      	lsls	r1, r3, #6
 80020a0:	d422      	bmi.n	80020e8 <HAL_RCC_OscConfig+0x300>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020a2:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020aa:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80020ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80020b0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80020b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80020b6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80020ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80020bc:	0852      	lsrs	r2, r2, #1
 80020be:	3a01      	subs	r2, #1
 80020c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80020c4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80020c6:	4b2b      	ldr	r3, [pc, #172]	; (8002174 <HAL_RCC_OscConfig+0x38c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c8:	4d29      	ldr	r5, [pc, #164]	; (8002170 <HAL_RCC_OscConfig+0x388>)
        __HAL_RCC_PLL_ENABLE();
 80020ca:	2201      	movs	r2, #1
 80020cc:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80020ce:	f7ff f977 	bl	80013c0 <HAL_GetTick>
 80020d2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d4:	682b      	ldr	r3, [r5, #0]
 80020d6:	019a      	lsls	r2, r3, #6
 80020d8:	f53f ae9d 	bmi.w	8001e16 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020dc:	f7ff f970 	bl	80013c0 <HAL_GetTick>
 80020e0:	1b00      	subs	r0, r0, r4
 80020e2:	2802      	cmp	r0, #2
 80020e4:	d9f6      	bls.n	80020d4 <HAL_RCC_OscConfig+0x2ec>
 80020e6:	e6cc      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e8:	f7ff f96a 	bl	80013c0 <HAL_GetTick>
 80020ec:	1b80      	subs	r0, r0, r6
 80020ee:	2802      	cmp	r0, #2
 80020f0:	d9d4      	bls.n	800209c <HAL_RCC_OscConfig+0x2b4>
 80020f2:	e6c6      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 80020f4:	f7ff f964 	bl	80013c0 <HAL_GetTick>
 80020f8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fa:	682b      	ldr	r3, [r5, #0]
 80020fc:	019b      	lsls	r3, r3, #6
 80020fe:	f57f ae8a 	bpl.w	8001e16 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002102:	f7ff f95d 	bl	80013c0 <HAL_GetTick>
 8002106:	1b00      	subs	r0, r0, r4
 8002108:	2802      	cmp	r0, #2
 800210a:	d9f6      	bls.n	80020fa <HAL_RCC_OscConfig+0x312>
 800210c:	e6b9      	b.n	8001e82 <HAL_RCC_OscConfig+0x9a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800210e:	2801      	cmp	r0, #1
 8002110:	f43f aeb8 	beq.w	8001e84 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 8002114:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002116:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002118:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800211c:	4291      	cmp	r1, r2
 800211e:	f47f ae99 	bne.w	8001e54 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002122:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002124:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002128:	428a      	cmp	r2, r1
 800212a:	f47f ae93 	bne.w	8001e54 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800212e:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002130:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002134:	401a      	ands	r2, r3
 8002136:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800213a:	f47f ae8b 	bne.w	8001e54 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800213e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002140:	0852      	lsrs	r2, r2, #1
 8002142:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002146:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002148:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800214c:	f47f ae82 	bne.w	8001e54 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002150:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002152:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002156:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 800215a:	f47f ae7b 	bne.w	8001e54 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800215e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002160:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002164:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8002168:	f43f ae55 	beq.w	8001e16 <HAL_RCC_OscConfig+0x2e>
 800216c:	e672      	b.n	8001e54 <HAL_RCC_OscConfig+0x6c>
 800216e:	bf00      	nop
 8002170:	40023800 	.word	0x40023800
 8002174:	42470000 	.word	0x42470000

08002178 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002178:	6802      	ldr	r2, [r0, #0]
 800217a:	68c1      	ldr	r1, [r0, #12]
 800217c:	6913      	ldr	r3, [r2, #16]
 800217e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002182:	430b      	orrs	r3, r1
{
 8002184:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002186:	6113      	str	r3, [r2, #16]
{
 8002188:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800218a:	6883      	ldr	r3, [r0, #8]
 800218c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800218e:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002190:	4303      	orrs	r3, r0
 8002192:	6968      	ldr	r0, [r5, #20]
 8002194:	4303      	orrs	r3, r0
 8002196:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8002198:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 800219c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021a0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80021a2:	430b      	orrs	r3, r1
 80021a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021a6:	6953      	ldr	r3, [r2, #20]
 80021a8:	69a9      	ldr	r1, [r5, #24]
 80021aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021ae:	430b      	orrs	r3, r1
 80021b0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021b2:	4b1f      	ldr	r3, [pc, #124]	; (8002230 <UART_SetConfig+0xb8>)
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d003      	beq.n	80021c0 <UART_SetConfig+0x48>
 80021b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021bc:	429a      	cmp	r2, r3
 80021be:	d123      	bne.n	8002208 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021c0:	f7ff fdba 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021c4:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021c6:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021cc:	e9d5 4600 	ldrd	r4, r6, [r5]
 80021d0:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021d4:	d11b      	bne.n	800220e <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021d6:	19b2      	adds	r2, r6, r6
 80021d8:	f04f 0300 	mov.w	r3, #0
 80021dc:	415b      	adcs	r3, r3
 80021de:	f7fe fd03 	bl	8000be8 <__aeabi_uldivmod>
 80021e2:	2164      	movs	r1, #100	; 0x64
 80021e4:	fbb0 f5f1 	udiv	r5, r0, r1
 80021e8:	fb01 0315 	mls	r3, r1, r5, r0
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	3332      	adds	r3, #50	; 0x32
 80021f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f4:	f003 0207 	and.w	r2, r3, #7
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 80021fe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002202:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002204:	60a3      	str	r3, [r4, #8]
  }
}
 8002206:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8002208:	f7ff fd86 	bl	8001d18 <HAL_RCC_GetPCLK1Freq>
 800220c:	e7da      	b.n	80021c4 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800220e:	00b2      	lsls	r2, r6, #2
 8002210:	0fb3      	lsrs	r3, r6, #30
 8002212:	f7fe fce9 	bl	8000be8 <__aeabi_uldivmod>
 8002216:	2264      	movs	r2, #100	; 0x64
 8002218:	fbb0 f1f2 	udiv	r1, r0, r2
 800221c:	fb02 0311 	mls	r3, r2, r1, r0
 8002220:	011b      	lsls	r3, r3, #4
 8002222:	3332      	adds	r3, #50	; 0x32
 8002224:	fbb3 f3f2 	udiv	r3, r3, r2
 8002228:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800222c:	e7ea      	b.n	8002204 <UART_SetConfig+0x8c>
 800222e:	bf00      	nop
 8002230:	40011000 	.word	0x40011000

08002234 <HAL_UART_Init>:
{
 8002234:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002236:	4604      	mov	r4, r0
 8002238:	b340      	cbz	r0, 800228c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800223a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800223e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002242:	b91b      	cbnz	r3, 800224c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002244:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8002248:	f7ff f810 	bl	800126c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800224c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800224e:	2324      	movs	r3, #36	; 0x24
 8002250:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8002254:	68d3      	ldr	r3, [r2, #12]
 8002256:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800225a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800225c:	4620      	mov	r0, r4
 800225e:	f7ff ff8b 	bl	8002178 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	691a      	ldr	r2, [r3, #16]
 8002266:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800226a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800226c:	695a      	ldr	r2, [r3, #20]
 800226e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002272:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800227a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800227c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800227e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002280:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002282:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002286:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800228a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800228c:	2001      	movs	r0, #1
 800228e:	e7fc      	b.n	800228a <HAL_UART_Init+0x56>

08002290 <__errno>:
 8002290:	4b01      	ldr	r3, [pc, #4]	; (8002298 <__errno+0x8>)
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	2000000c 	.word	0x2000000c

0800229c <__libc_init_array>:
 800229c:	b570      	push	{r4, r5, r6, lr}
 800229e:	4d0d      	ldr	r5, [pc, #52]	; (80022d4 <__libc_init_array+0x38>)
 80022a0:	4c0d      	ldr	r4, [pc, #52]	; (80022d8 <__libc_init_array+0x3c>)
 80022a2:	1b64      	subs	r4, r4, r5
 80022a4:	10a4      	asrs	r4, r4, #2
 80022a6:	2600      	movs	r6, #0
 80022a8:	42a6      	cmp	r6, r4
 80022aa:	d109      	bne.n	80022c0 <__libc_init_array+0x24>
 80022ac:	4d0b      	ldr	r5, [pc, #44]	; (80022dc <__libc_init_array+0x40>)
 80022ae:	4c0c      	ldr	r4, [pc, #48]	; (80022e0 <__libc_init_array+0x44>)
 80022b0:	f002 fd36 	bl	8004d20 <_init>
 80022b4:	1b64      	subs	r4, r4, r5
 80022b6:	10a4      	asrs	r4, r4, #2
 80022b8:	2600      	movs	r6, #0
 80022ba:	42a6      	cmp	r6, r4
 80022bc:	d105      	bne.n	80022ca <__libc_init_array+0x2e>
 80022be:	bd70      	pop	{r4, r5, r6, pc}
 80022c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80022c4:	4798      	blx	r3
 80022c6:	3601      	adds	r6, #1
 80022c8:	e7ee      	b.n	80022a8 <__libc_init_array+0xc>
 80022ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80022ce:	4798      	blx	r3
 80022d0:	3601      	adds	r6, #1
 80022d2:	e7f2      	b.n	80022ba <__libc_init_array+0x1e>
 80022d4:	0800513c 	.word	0x0800513c
 80022d8:	0800513c 	.word	0x0800513c
 80022dc:	0800513c 	.word	0x0800513c
 80022e0:	08005140 	.word	0x08005140

080022e4 <memset>:
 80022e4:	4402      	add	r2, r0
 80022e6:	4603      	mov	r3, r0
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d100      	bne.n	80022ee <memset+0xa>
 80022ec:	4770      	bx	lr
 80022ee:	f803 1b01 	strb.w	r1, [r3], #1
 80022f2:	e7f9      	b.n	80022e8 <memset+0x4>

080022f4 <__cvt>:
 80022f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80022f8:	ec55 4b10 	vmov	r4, r5, d0
 80022fc:	2d00      	cmp	r5, #0
 80022fe:	460e      	mov	r6, r1
 8002300:	4619      	mov	r1, r3
 8002302:	462b      	mov	r3, r5
 8002304:	bfbb      	ittet	lt
 8002306:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800230a:	461d      	movlt	r5, r3
 800230c:	2300      	movge	r3, #0
 800230e:	232d      	movlt	r3, #45	; 0x2d
 8002310:	700b      	strb	r3, [r1, #0]
 8002312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002314:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002318:	4691      	mov	r9, r2
 800231a:	f023 0820 	bic.w	r8, r3, #32
 800231e:	bfbc      	itt	lt
 8002320:	4622      	movlt	r2, r4
 8002322:	4614      	movlt	r4, r2
 8002324:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002328:	d005      	beq.n	8002336 <__cvt+0x42>
 800232a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800232e:	d100      	bne.n	8002332 <__cvt+0x3e>
 8002330:	3601      	adds	r6, #1
 8002332:	2102      	movs	r1, #2
 8002334:	e000      	b.n	8002338 <__cvt+0x44>
 8002336:	2103      	movs	r1, #3
 8002338:	ab03      	add	r3, sp, #12
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	ab02      	add	r3, sp, #8
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	ec45 4b10 	vmov	d0, r4, r5
 8002344:	4653      	mov	r3, sl
 8002346:	4632      	mov	r2, r6
 8002348:	f000 fcca 	bl	8002ce0 <_dtoa_r>
 800234c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002350:	4607      	mov	r7, r0
 8002352:	d102      	bne.n	800235a <__cvt+0x66>
 8002354:	f019 0f01 	tst.w	r9, #1
 8002358:	d022      	beq.n	80023a0 <__cvt+0xac>
 800235a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800235e:	eb07 0906 	add.w	r9, r7, r6
 8002362:	d110      	bne.n	8002386 <__cvt+0x92>
 8002364:	783b      	ldrb	r3, [r7, #0]
 8002366:	2b30      	cmp	r3, #48	; 0x30
 8002368:	d10a      	bne.n	8002380 <__cvt+0x8c>
 800236a:	2200      	movs	r2, #0
 800236c:	2300      	movs	r3, #0
 800236e:	4620      	mov	r0, r4
 8002370:	4629      	mov	r1, r5
 8002372:	f7fe fbc9 	bl	8000b08 <__aeabi_dcmpeq>
 8002376:	b918      	cbnz	r0, 8002380 <__cvt+0x8c>
 8002378:	f1c6 0601 	rsb	r6, r6, #1
 800237c:	f8ca 6000 	str.w	r6, [sl]
 8002380:	f8da 3000 	ldr.w	r3, [sl]
 8002384:	4499      	add	r9, r3
 8002386:	2200      	movs	r2, #0
 8002388:	2300      	movs	r3, #0
 800238a:	4620      	mov	r0, r4
 800238c:	4629      	mov	r1, r5
 800238e:	f7fe fbbb 	bl	8000b08 <__aeabi_dcmpeq>
 8002392:	b108      	cbz	r0, 8002398 <__cvt+0xa4>
 8002394:	f8cd 900c 	str.w	r9, [sp, #12]
 8002398:	2230      	movs	r2, #48	; 0x30
 800239a:	9b03      	ldr	r3, [sp, #12]
 800239c:	454b      	cmp	r3, r9
 800239e:	d307      	bcc.n	80023b0 <__cvt+0xbc>
 80023a0:	9b03      	ldr	r3, [sp, #12]
 80023a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80023a4:	1bdb      	subs	r3, r3, r7
 80023a6:	4638      	mov	r0, r7
 80023a8:	6013      	str	r3, [r2, #0]
 80023aa:	b004      	add	sp, #16
 80023ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023b0:	1c59      	adds	r1, r3, #1
 80023b2:	9103      	str	r1, [sp, #12]
 80023b4:	701a      	strb	r2, [r3, #0]
 80023b6:	e7f0      	b.n	800239a <__cvt+0xa6>

080023b8 <__exponent>:
 80023b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80023ba:	4603      	mov	r3, r0
 80023bc:	2900      	cmp	r1, #0
 80023be:	bfb8      	it	lt
 80023c0:	4249      	neglt	r1, r1
 80023c2:	f803 2b02 	strb.w	r2, [r3], #2
 80023c6:	bfb4      	ite	lt
 80023c8:	222d      	movlt	r2, #45	; 0x2d
 80023ca:	222b      	movge	r2, #43	; 0x2b
 80023cc:	2909      	cmp	r1, #9
 80023ce:	7042      	strb	r2, [r0, #1]
 80023d0:	dd2a      	ble.n	8002428 <__exponent+0x70>
 80023d2:	f10d 0407 	add.w	r4, sp, #7
 80023d6:	46a4      	mov	ip, r4
 80023d8:	270a      	movs	r7, #10
 80023da:	46a6      	mov	lr, r4
 80023dc:	460a      	mov	r2, r1
 80023de:	fb91 f6f7 	sdiv	r6, r1, r7
 80023e2:	fb07 1516 	mls	r5, r7, r6, r1
 80023e6:	3530      	adds	r5, #48	; 0x30
 80023e8:	2a63      	cmp	r2, #99	; 0x63
 80023ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80023ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80023f2:	4631      	mov	r1, r6
 80023f4:	dcf1      	bgt.n	80023da <__exponent+0x22>
 80023f6:	3130      	adds	r1, #48	; 0x30
 80023f8:	f1ae 0502 	sub.w	r5, lr, #2
 80023fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002400:	1c44      	adds	r4, r0, #1
 8002402:	4629      	mov	r1, r5
 8002404:	4561      	cmp	r1, ip
 8002406:	d30a      	bcc.n	800241e <__exponent+0x66>
 8002408:	f10d 0209 	add.w	r2, sp, #9
 800240c:	eba2 020e 	sub.w	r2, r2, lr
 8002410:	4565      	cmp	r5, ip
 8002412:	bf88      	it	hi
 8002414:	2200      	movhi	r2, #0
 8002416:	4413      	add	r3, r2
 8002418:	1a18      	subs	r0, r3, r0
 800241a:	b003      	add	sp, #12
 800241c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002422:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002426:	e7ed      	b.n	8002404 <__exponent+0x4c>
 8002428:	2330      	movs	r3, #48	; 0x30
 800242a:	3130      	adds	r1, #48	; 0x30
 800242c:	7083      	strb	r3, [r0, #2]
 800242e:	70c1      	strb	r1, [r0, #3]
 8002430:	1d03      	adds	r3, r0, #4
 8002432:	e7f1      	b.n	8002418 <__exponent+0x60>

08002434 <_printf_float>:
 8002434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002438:	ed2d 8b02 	vpush	{d8}
 800243c:	b08d      	sub	sp, #52	; 0x34
 800243e:	460c      	mov	r4, r1
 8002440:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002444:	4616      	mov	r6, r2
 8002446:	461f      	mov	r7, r3
 8002448:	4605      	mov	r5, r0
 800244a:	f001 fa37 	bl	80038bc <_localeconv_r>
 800244e:	f8d0 a000 	ldr.w	sl, [r0]
 8002452:	4650      	mov	r0, sl
 8002454:	f7fd fedc 	bl	8000210 <strlen>
 8002458:	2300      	movs	r3, #0
 800245a:	930a      	str	r3, [sp, #40]	; 0x28
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	9305      	str	r3, [sp, #20]
 8002460:	f8d8 3000 	ldr.w	r3, [r8]
 8002464:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002468:	3307      	adds	r3, #7
 800246a:	f023 0307 	bic.w	r3, r3, #7
 800246e:	f103 0208 	add.w	r2, r3, #8
 8002472:	f8c8 2000 	str.w	r2, [r8]
 8002476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800247e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002482:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002486:	9307      	str	r3, [sp, #28]
 8002488:	f8cd 8018 	str.w	r8, [sp, #24]
 800248c:	ee08 0a10 	vmov	s16, r0
 8002490:	4b9f      	ldr	r3, [pc, #636]	; (8002710 <_printf_float+0x2dc>)
 8002492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002496:	f04f 32ff 	mov.w	r2, #4294967295
 800249a:	f7fe fb67 	bl	8000b6c <__aeabi_dcmpun>
 800249e:	bb88      	cbnz	r0, 8002504 <_printf_float+0xd0>
 80024a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80024a4:	4b9a      	ldr	r3, [pc, #616]	; (8002710 <_printf_float+0x2dc>)
 80024a6:	f04f 32ff 	mov.w	r2, #4294967295
 80024aa:	f7fe fb41 	bl	8000b30 <__aeabi_dcmple>
 80024ae:	bb48      	cbnz	r0, 8002504 <_printf_float+0xd0>
 80024b0:	2200      	movs	r2, #0
 80024b2:	2300      	movs	r3, #0
 80024b4:	4640      	mov	r0, r8
 80024b6:	4649      	mov	r1, r9
 80024b8:	f7fe fb30 	bl	8000b1c <__aeabi_dcmplt>
 80024bc:	b110      	cbz	r0, 80024c4 <_printf_float+0x90>
 80024be:	232d      	movs	r3, #45	; 0x2d
 80024c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80024c4:	4b93      	ldr	r3, [pc, #588]	; (8002714 <_printf_float+0x2e0>)
 80024c6:	4894      	ldr	r0, [pc, #592]	; (8002718 <_printf_float+0x2e4>)
 80024c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80024cc:	bf94      	ite	ls
 80024ce:	4698      	movls	r8, r3
 80024d0:	4680      	movhi	r8, r0
 80024d2:	2303      	movs	r3, #3
 80024d4:	6123      	str	r3, [r4, #16]
 80024d6:	9b05      	ldr	r3, [sp, #20]
 80024d8:	f023 0204 	bic.w	r2, r3, #4
 80024dc:	6022      	str	r2, [r4, #0]
 80024de:	f04f 0900 	mov.w	r9, #0
 80024e2:	9700      	str	r7, [sp, #0]
 80024e4:	4633      	mov	r3, r6
 80024e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80024e8:	4621      	mov	r1, r4
 80024ea:	4628      	mov	r0, r5
 80024ec:	f000 f9d8 	bl	80028a0 <_printf_common>
 80024f0:	3001      	adds	r0, #1
 80024f2:	f040 8090 	bne.w	8002616 <_printf_float+0x1e2>
 80024f6:	f04f 30ff 	mov.w	r0, #4294967295
 80024fa:	b00d      	add	sp, #52	; 0x34
 80024fc:	ecbd 8b02 	vpop	{d8}
 8002500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002504:	4642      	mov	r2, r8
 8002506:	464b      	mov	r3, r9
 8002508:	4640      	mov	r0, r8
 800250a:	4649      	mov	r1, r9
 800250c:	f7fe fb2e 	bl	8000b6c <__aeabi_dcmpun>
 8002510:	b140      	cbz	r0, 8002524 <_printf_float+0xf0>
 8002512:	464b      	mov	r3, r9
 8002514:	2b00      	cmp	r3, #0
 8002516:	bfbc      	itt	lt
 8002518:	232d      	movlt	r3, #45	; 0x2d
 800251a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800251e:	487f      	ldr	r0, [pc, #508]	; (800271c <_printf_float+0x2e8>)
 8002520:	4b7f      	ldr	r3, [pc, #508]	; (8002720 <_printf_float+0x2ec>)
 8002522:	e7d1      	b.n	80024c8 <_printf_float+0x94>
 8002524:	6863      	ldr	r3, [r4, #4]
 8002526:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800252a:	9206      	str	r2, [sp, #24]
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	d13f      	bne.n	80025b0 <_printf_float+0x17c>
 8002530:	2306      	movs	r3, #6
 8002532:	6063      	str	r3, [r4, #4]
 8002534:	9b05      	ldr	r3, [sp, #20]
 8002536:	6861      	ldr	r1, [r4, #4]
 8002538:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800253c:	2300      	movs	r3, #0
 800253e:	9303      	str	r3, [sp, #12]
 8002540:	ab0a      	add	r3, sp, #40	; 0x28
 8002542:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002546:	ab09      	add	r3, sp, #36	; 0x24
 8002548:	ec49 8b10 	vmov	d0, r8, r9
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	6022      	str	r2, [r4, #0]
 8002550:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002554:	4628      	mov	r0, r5
 8002556:	f7ff fecd 	bl	80022f4 <__cvt>
 800255a:	9b06      	ldr	r3, [sp, #24]
 800255c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800255e:	2b47      	cmp	r3, #71	; 0x47
 8002560:	4680      	mov	r8, r0
 8002562:	d108      	bne.n	8002576 <_printf_float+0x142>
 8002564:	1cc8      	adds	r0, r1, #3
 8002566:	db02      	blt.n	800256e <_printf_float+0x13a>
 8002568:	6863      	ldr	r3, [r4, #4]
 800256a:	4299      	cmp	r1, r3
 800256c:	dd41      	ble.n	80025f2 <_printf_float+0x1be>
 800256e:	f1ab 0b02 	sub.w	fp, fp, #2
 8002572:	fa5f fb8b 	uxtb.w	fp, fp
 8002576:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800257a:	d820      	bhi.n	80025be <_printf_float+0x18a>
 800257c:	3901      	subs	r1, #1
 800257e:	465a      	mov	r2, fp
 8002580:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002584:	9109      	str	r1, [sp, #36]	; 0x24
 8002586:	f7ff ff17 	bl	80023b8 <__exponent>
 800258a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800258c:	1813      	adds	r3, r2, r0
 800258e:	2a01      	cmp	r2, #1
 8002590:	4681      	mov	r9, r0
 8002592:	6123      	str	r3, [r4, #16]
 8002594:	dc02      	bgt.n	800259c <_printf_float+0x168>
 8002596:	6822      	ldr	r2, [r4, #0]
 8002598:	07d2      	lsls	r2, r2, #31
 800259a:	d501      	bpl.n	80025a0 <_printf_float+0x16c>
 800259c:	3301      	adds	r3, #1
 800259e:	6123      	str	r3, [r4, #16]
 80025a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d09c      	beq.n	80024e2 <_printf_float+0xae>
 80025a8:	232d      	movs	r3, #45	; 0x2d
 80025aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025ae:	e798      	b.n	80024e2 <_printf_float+0xae>
 80025b0:	9a06      	ldr	r2, [sp, #24]
 80025b2:	2a47      	cmp	r2, #71	; 0x47
 80025b4:	d1be      	bne.n	8002534 <_printf_float+0x100>
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1bc      	bne.n	8002534 <_printf_float+0x100>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e7b9      	b.n	8002532 <_printf_float+0xfe>
 80025be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80025c2:	d118      	bne.n	80025f6 <_printf_float+0x1c2>
 80025c4:	2900      	cmp	r1, #0
 80025c6:	6863      	ldr	r3, [r4, #4]
 80025c8:	dd0b      	ble.n	80025e2 <_printf_float+0x1ae>
 80025ca:	6121      	str	r1, [r4, #16]
 80025cc:	b913      	cbnz	r3, 80025d4 <_printf_float+0x1a0>
 80025ce:	6822      	ldr	r2, [r4, #0]
 80025d0:	07d0      	lsls	r0, r2, #31
 80025d2:	d502      	bpl.n	80025da <_printf_float+0x1a6>
 80025d4:	3301      	adds	r3, #1
 80025d6:	440b      	add	r3, r1
 80025d8:	6123      	str	r3, [r4, #16]
 80025da:	65a1      	str	r1, [r4, #88]	; 0x58
 80025dc:	f04f 0900 	mov.w	r9, #0
 80025e0:	e7de      	b.n	80025a0 <_printf_float+0x16c>
 80025e2:	b913      	cbnz	r3, 80025ea <_printf_float+0x1b6>
 80025e4:	6822      	ldr	r2, [r4, #0]
 80025e6:	07d2      	lsls	r2, r2, #31
 80025e8:	d501      	bpl.n	80025ee <_printf_float+0x1ba>
 80025ea:	3302      	adds	r3, #2
 80025ec:	e7f4      	b.n	80025d8 <_printf_float+0x1a4>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e7f2      	b.n	80025d8 <_printf_float+0x1a4>
 80025f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80025f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80025f8:	4299      	cmp	r1, r3
 80025fa:	db05      	blt.n	8002608 <_printf_float+0x1d4>
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	6121      	str	r1, [r4, #16]
 8002600:	07d8      	lsls	r0, r3, #31
 8002602:	d5ea      	bpl.n	80025da <_printf_float+0x1a6>
 8002604:	1c4b      	adds	r3, r1, #1
 8002606:	e7e7      	b.n	80025d8 <_printf_float+0x1a4>
 8002608:	2900      	cmp	r1, #0
 800260a:	bfd4      	ite	le
 800260c:	f1c1 0202 	rsble	r2, r1, #2
 8002610:	2201      	movgt	r2, #1
 8002612:	4413      	add	r3, r2
 8002614:	e7e0      	b.n	80025d8 <_printf_float+0x1a4>
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	055a      	lsls	r2, r3, #21
 800261a:	d407      	bmi.n	800262c <_printf_float+0x1f8>
 800261c:	6923      	ldr	r3, [r4, #16]
 800261e:	4642      	mov	r2, r8
 8002620:	4631      	mov	r1, r6
 8002622:	4628      	mov	r0, r5
 8002624:	47b8      	blx	r7
 8002626:	3001      	adds	r0, #1
 8002628:	d12c      	bne.n	8002684 <_printf_float+0x250>
 800262a:	e764      	b.n	80024f6 <_printf_float+0xc2>
 800262c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002630:	f240 80e0 	bls.w	80027f4 <_printf_float+0x3c0>
 8002634:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002638:	2200      	movs	r2, #0
 800263a:	2300      	movs	r3, #0
 800263c:	f7fe fa64 	bl	8000b08 <__aeabi_dcmpeq>
 8002640:	2800      	cmp	r0, #0
 8002642:	d034      	beq.n	80026ae <_printf_float+0x27a>
 8002644:	4a37      	ldr	r2, [pc, #220]	; (8002724 <_printf_float+0x2f0>)
 8002646:	2301      	movs	r3, #1
 8002648:	4631      	mov	r1, r6
 800264a:	4628      	mov	r0, r5
 800264c:	47b8      	blx	r7
 800264e:	3001      	adds	r0, #1
 8002650:	f43f af51 	beq.w	80024f6 <_printf_float+0xc2>
 8002654:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002658:	429a      	cmp	r2, r3
 800265a:	db02      	blt.n	8002662 <_printf_float+0x22e>
 800265c:	6823      	ldr	r3, [r4, #0]
 800265e:	07d8      	lsls	r0, r3, #31
 8002660:	d510      	bpl.n	8002684 <_printf_float+0x250>
 8002662:	ee18 3a10 	vmov	r3, s16
 8002666:	4652      	mov	r2, sl
 8002668:	4631      	mov	r1, r6
 800266a:	4628      	mov	r0, r5
 800266c:	47b8      	blx	r7
 800266e:	3001      	adds	r0, #1
 8002670:	f43f af41 	beq.w	80024f6 <_printf_float+0xc2>
 8002674:	f04f 0800 	mov.w	r8, #0
 8002678:	f104 091a 	add.w	r9, r4, #26
 800267c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800267e:	3b01      	subs	r3, #1
 8002680:	4543      	cmp	r3, r8
 8002682:	dc09      	bgt.n	8002698 <_printf_float+0x264>
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	079b      	lsls	r3, r3, #30
 8002688:	f100 8105 	bmi.w	8002896 <_printf_float+0x462>
 800268c:	68e0      	ldr	r0, [r4, #12]
 800268e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002690:	4298      	cmp	r0, r3
 8002692:	bfb8      	it	lt
 8002694:	4618      	movlt	r0, r3
 8002696:	e730      	b.n	80024fa <_printf_float+0xc6>
 8002698:	2301      	movs	r3, #1
 800269a:	464a      	mov	r2, r9
 800269c:	4631      	mov	r1, r6
 800269e:	4628      	mov	r0, r5
 80026a0:	47b8      	blx	r7
 80026a2:	3001      	adds	r0, #1
 80026a4:	f43f af27 	beq.w	80024f6 <_printf_float+0xc2>
 80026a8:	f108 0801 	add.w	r8, r8, #1
 80026ac:	e7e6      	b.n	800267c <_printf_float+0x248>
 80026ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	dc39      	bgt.n	8002728 <_printf_float+0x2f4>
 80026b4:	4a1b      	ldr	r2, [pc, #108]	; (8002724 <_printf_float+0x2f0>)
 80026b6:	2301      	movs	r3, #1
 80026b8:	4631      	mov	r1, r6
 80026ba:	4628      	mov	r0, r5
 80026bc:	47b8      	blx	r7
 80026be:	3001      	adds	r0, #1
 80026c0:	f43f af19 	beq.w	80024f6 <_printf_float+0xc2>
 80026c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80026c8:	4313      	orrs	r3, r2
 80026ca:	d102      	bne.n	80026d2 <_printf_float+0x29e>
 80026cc:	6823      	ldr	r3, [r4, #0]
 80026ce:	07d9      	lsls	r1, r3, #31
 80026d0:	d5d8      	bpl.n	8002684 <_printf_float+0x250>
 80026d2:	ee18 3a10 	vmov	r3, s16
 80026d6:	4652      	mov	r2, sl
 80026d8:	4631      	mov	r1, r6
 80026da:	4628      	mov	r0, r5
 80026dc:	47b8      	blx	r7
 80026de:	3001      	adds	r0, #1
 80026e0:	f43f af09 	beq.w	80024f6 <_printf_float+0xc2>
 80026e4:	f04f 0900 	mov.w	r9, #0
 80026e8:	f104 0a1a 	add.w	sl, r4, #26
 80026ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026ee:	425b      	negs	r3, r3
 80026f0:	454b      	cmp	r3, r9
 80026f2:	dc01      	bgt.n	80026f8 <_printf_float+0x2c4>
 80026f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026f6:	e792      	b.n	800261e <_printf_float+0x1ea>
 80026f8:	2301      	movs	r3, #1
 80026fa:	4652      	mov	r2, sl
 80026fc:	4631      	mov	r1, r6
 80026fe:	4628      	mov	r0, r5
 8002700:	47b8      	blx	r7
 8002702:	3001      	adds	r0, #1
 8002704:	f43f aef7 	beq.w	80024f6 <_printf_float+0xc2>
 8002708:	f109 0901 	add.w	r9, r9, #1
 800270c:	e7ee      	b.n	80026ec <_printf_float+0x2b8>
 800270e:	bf00      	nop
 8002710:	7fefffff 	.word	0x7fefffff
 8002714:	08004d5c 	.word	0x08004d5c
 8002718:	08004d60 	.word	0x08004d60
 800271c:	08004d68 	.word	0x08004d68
 8002720:	08004d64 	.word	0x08004d64
 8002724:	08004d6c 	.word	0x08004d6c
 8002728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800272a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800272c:	429a      	cmp	r2, r3
 800272e:	bfa8      	it	ge
 8002730:	461a      	movge	r2, r3
 8002732:	2a00      	cmp	r2, #0
 8002734:	4691      	mov	r9, r2
 8002736:	dc37      	bgt.n	80027a8 <_printf_float+0x374>
 8002738:	f04f 0b00 	mov.w	fp, #0
 800273c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002740:	f104 021a 	add.w	r2, r4, #26
 8002744:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002746:	9305      	str	r3, [sp, #20]
 8002748:	eba3 0309 	sub.w	r3, r3, r9
 800274c:	455b      	cmp	r3, fp
 800274e:	dc33      	bgt.n	80027b8 <_printf_float+0x384>
 8002750:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002754:	429a      	cmp	r2, r3
 8002756:	db3b      	blt.n	80027d0 <_printf_float+0x39c>
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	07da      	lsls	r2, r3, #31
 800275c:	d438      	bmi.n	80027d0 <_printf_float+0x39c>
 800275e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002760:	9a05      	ldr	r2, [sp, #20]
 8002762:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002764:	1a9a      	subs	r2, r3, r2
 8002766:	eba3 0901 	sub.w	r9, r3, r1
 800276a:	4591      	cmp	r9, r2
 800276c:	bfa8      	it	ge
 800276e:	4691      	movge	r9, r2
 8002770:	f1b9 0f00 	cmp.w	r9, #0
 8002774:	dc35      	bgt.n	80027e2 <_printf_float+0x3ae>
 8002776:	f04f 0800 	mov.w	r8, #0
 800277a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800277e:	f104 0a1a 	add.w	sl, r4, #26
 8002782:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002786:	1a9b      	subs	r3, r3, r2
 8002788:	eba3 0309 	sub.w	r3, r3, r9
 800278c:	4543      	cmp	r3, r8
 800278e:	f77f af79 	ble.w	8002684 <_printf_float+0x250>
 8002792:	2301      	movs	r3, #1
 8002794:	4652      	mov	r2, sl
 8002796:	4631      	mov	r1, r6
 8002798:	4628      	mov	r0, r5
 800279a:	47b8      	blx	r7
 800279c:	3001      	adds	r0, #1
 800279e:	f43f aeaa 	beq.w	80024f6 <_printf_float+0xc2>
 80027a2:	f108 0801 	add.w	r8, r8, #1
 80027a6:	e7ec      	b.n	8002782 <_printf_float+0x34e>
 80027a8:	4613      	mov	r3, r2
 80027aa:	4631      	mov	r1, r6
 80027ac:	4642      	mov	r2, r8
 80027ae:	4628      	mov	r0, r5
 80027b0:	47b8      	blx	r7
 80027b2:	3001      	adds	r0, #1
 80027b4:	d1c0      	bne.n	8002738 <_printf_float+0x304>
 80027b6:	e69e      	b.n	80024f6 <_printf_float+0xc2>
 80027b8:	2301      	movs	r3, #1
 80027ba:	4631      	mov	r1, r6
 80027bc:	4628      	mov	r0, r5
 80027be:	9205      	str	r2, [sp, #20]
 80027c0:	47b8      	blx	r7
 80027c2:	3001      	adds	r0, #1
 80027c4:	f43f ae97 	beq.w	80024f6 <_printf_float+0xc2>
 80027c8:	9a05      	ldr	r2, [sp, #20]
 80027ca:	f10b 0b01 	add.w	fp, fp, #1
 80027ce:	e7b9      	b.n	8002744 <_printf_float+0x310>
 80027d0:	ee18 3a10 	vmov	r3, s16
 80027d4:	4652      	mov	r2, sl
 80027d6:	4631      	mov	r1, r6
 80027d8:	4628      	mov	r0, r5
 80027da:	47b8      	blx	r7
 80027dc:	3001      	adds	r0, #1
 80027de:	d1be      	bne.n	800275e <_printf_float+0x32a>
 80027e0:	e689      	b.n	80024f6 <_printf_float+0xc2>
 80027e2:	9a05      	ldr	r2, [sp, #20]
 80027e4:	464b      	mov	r3, r9
 80027e6:	4442      	add	r2, r8
 80027e8:	4631      	mov	r1, r6
 80027ea:	4628      	mov	r0, r5
 80027ec:	47b8      	blx	r7
 80027ee:	3001      	adds	r0, #1
 80027f0:	d1c1      	bne.n	8002776 <_printf_float+0x342>
 80027f2:	e680      	b.n	80024f6 <_printf_float+0xc2>
 80027f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80027f6:	2a01      	cmp	r2, #1
 80027f8:	dc01      	bgt.n	80027fe <_printf_float+0x3ca>
 80027fa:	07db      	lsls	r3, r3, #31
 80027fc:	d538      	bpl.n	8002870 <_printf_float+0x43c>
 80027fe:	2301      	movs	r3, #1
 8002800:	4642      	mov	r2, r8
 8002802:	4631      	mov	r1, r6
 8002804:	4628      	mov	r0, r5
 8002806:	47b8      	blx	r7
 8002808:	3001      	adds	r0, #1
 800280a:	f43f ae74 	beq.w	80024f6 <_printf_float+0xc2>
 800280e:	ee18 3a10 	vmov	r3, s16
 8002812:	4652      	mov	r2, sl
 8002814:	4631      	mov	r1, r6
 8002816:	4628      	mov	r0, r5
 8002818:	47b8      	blx	r7
 800281a:	3001      	adds	r0, #1
 800281c:	f43f ae6b 	beq.w	80024f6 <_printf_float+0xc2>
 8002820:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002824:	2200      	movs	r2, #0
 8002826:	2300      	movs	r3, #0
 8002828:	f7fe f96e 	bl	8000b08 <__aeabi_dcmpeq>
 800282c:	b9d8      	cbnz	r0, 8002866 <_printf_float+0x432>
 800282e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002830:	f108 0201 	add.w	r2, r8, #1
 8002834:	3b01      	subs	r3, #1
 8002836:	4631      	mov	r1, r6
 8002838:	4628      	mov	r0, r5
 800283a:	47b8      	blx	r7
 800283c:	3001      	adds	r0, #1
 800283e:	d10e      	bne.n	800285e <_printf_float+0x42a>
 8002840:	e659      	b.n	80024f6 <_printf_float+0xc2>
 8002842:	2301      	movs	r3, #1
 8002844:	4652      	mov	r2, sl
 8002846:	4631      	mov	r1, r6
 8002848:	4628      	mov	r0, r5
 800284a:	47b8      	blx	r7
 800284c:	3001      	adds	r0, #1
 800284e:	f43f ae52 	beq.w	80024f6 <_printf_float+0xc2>
 8002852:	f108 0801 	add.w	r8, r8, #1
 8002856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002858:	3b01      	subs	r3, #1
 800285a:	4543      	cmp	r3, r8
 800285c:	dcf1      	bgt.n	8002842 <_printf_float+0x40e>
 800285e:	464b      	mov	r3, r9
 8002860:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002864:	e6dc      	b.n	8002620 <_printf_float+0x1ec>
 8002866:	f04f 0800 	mov.w	r8, #0
 800286a:	f104 0a1a 	add.w	sl, r4, #26
 800286e:	e7f2      	b.n	8002856 <_printf_float+0x422>
 8002870:	2301      	movs	r3, #1
 8002872:	4642      	mov	r2, r8
 8002874:	e7df      	b.n	8002836 <_printf_float+0x402>
 8002876:	2301      	movs	r3, #1
 8002878:	464a      	mov	r2, r9
 800287a:	4631      	mov	r1, r6
 800287c:	4628      	mov	r0, r5
 800287e:	47b8      	blx	r7
 8002880:	3001      	adds	r0, #1
 8002882:	f43f ae38 	beq.w	80024f6 <_printf_float+0xc2>
 8002886:	f108 0801 	add.w	r8, r8, #1
 800288a:	68e3      	ldr	r3, [r4, #12]
 800288c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800288e:	1a5b      	subs	r3, r3, r1
 8002890:	4543      	cmp	r3, r8
 8002892:	dcf0      	bgt.n	8002876 <_printf_float+0x442>
 8002894:	e6fa      	b.n	800268c <_printf_float+0x258>
 8002896:	f04f 0800 	mov.w	r8, #0
 800289a:	f104 0919 	add.w	r9, r4, #25
 800289e:	e7f4      	b.n	800288a <_printf_float+0x456>

080028a0 <_printf_common>:
 80028a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028a4:	4616      	mov	r6, r2
 80028a6:	4699      	mov	r9, r3
 80028a8:	688a      	ldr	r2, [r1, #8]
 80028aa:	690b      	ldr	r3, [r1, #16]
 80028ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028b0:	4293      	cmp	r3, r2
 80028b2:	bfb8      	it	lt
 80028b4:	4613      	movlt	r3, r2
 80028b6:	6033      	str	r3, [r6, #0]
 80028b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028bc:	4607      	mov	r7, r0
 80028be:	460c      	mov	r4, r1
 80028c0:	b10a      	cbz	r2, 80028c6 <_printf_common+0x26>
 80028c2:	3301      	adds	r3, #1
 80028c4:	6033      	str	r3, [r6, #0]
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	0699      	lsls	r1, r3, #26
 80028ca:	bf42      	ittt	mi
 80028cc:	6833      	ldrmi	r3, [r6, #0]
 80028ce:	3302      	addmi	r3, #2
 80028d0:	6033      	strmi	r3, [r6, #0]
 80028d2:	6825      	ldr	r5, [r4, #0]
 80028d4:	f015 0506 	ands.w	r5, r5, #6
 80028d8:	d106      	bne.n	80028e8 <_printf_common+0x48>
 80028da:	f104 0a19 	add.w	sl, r4, #25
 80028de:	68e3      	ldr	r3, [r4, #12]
 80028e0:	6832      	ldr	r2, [r6, #0]
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	42ab      	cmp	r3, r5
 80028e6:	dc26      	bgt.n	8002936 <_printf_common+0x96>
 80028e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80028ec:	1e13      	subs	r3, r2, #0
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	bf18      	it	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	0692      	lsls	r2, r2, #26
 80028f6:	d42b      	bmi.n	8002950 <_printf_common+0xb0>
 80028f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028fc:	4649      	mov	r1, r9
 80028fe:	4638      	mov	r0, r7
 8002900:	47c0      	blx	r8
 8002902:	3001      	adds	r0, #1
 8002904:	d01e      	beq.n	8002944 <_printf_common+0xa4>
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	68e5      	ldr	r5, [r4, #12]
 800290a:	6832      	ldr	r2, [r6, #0]
 800290c:	f003 0306 	and.w	r3, r3, #6
 8002910:	2b04      	cmp	r3, #4
 8002912:	bf08      	it	eq
 8002914:	1aad      	subeq	r5, r5, r2
 8002916:	68a3      	ldr	r3, [r4, #8]
 8002918:	6922      	ldr	r2, [r4, #16]
 800291a:	bf0c      	ite	eq
 800291c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002920:	2500      	movne	r5, #0
 8002922:	4293      	cmp	r3, r2
 8002924:	bfc4      	itt	gt
 8002926:	1a9b      	subgt	r3, r3, r2
 8002928:	18ed      	addgt	r5, r5, r3
 800292a:	2600      	movs	r6, #0
 800292c:	341a      	adds	r4, #26
 800292e:	42b5      	cmp	r5, r6
 8002930:	d11a      	bne.n	8002968 <_printf_common+0xc8>
 8002932:	2000      	movs	r0, #0
 8002934:	e008      	b.n	8002948 <_printf_common+0xa8>
 8002936:	2301      	movs	r3, #1
 8002938:	4652      	mov	r2, sl
 800293a:	4649      	mov	r1, r9
 800293c:	4638      	mov	r0, r7
 800293e:	47c0      	blx	r8
 8002940:	3001      	adds	r0, #1
 8002942:	d103      	bne.n	800294c <_printf_common+0xac>
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800294c:	3501      	adds	r5, #1
 800294e:	e7c6      	b.n	80028de <_printf_common+0x3e>
 8002950:	18e1      	adds	r1, r4, r3
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	2030      	movs	r0, #48	; 0x30
 8002956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800295a:	4422      	add	r2, r4
 800295c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002964:	3302      	adds	r3, #2
 8002966:	e7c7      	b.n	80028f8 <_printf_common+0x58>
 8002968:	2301      	movs	r3, #1
 800296a:	4622      	mov	r2, r4
 800296c:	4649      	mov	r1, r9
 800296e:	4638      	mov	r0, r7
 8002970:	47c0      	blx	r8
 8002972:	3001      	adds	r0, #1
 8002974:	d0e6      	beq.n	8002944 <_printf_common+0xa4>
 8002976:	3601      	adds	r6, #1
 8002978:	e7d9      	b.n	800292e <_printf_common+0x8e>
	...

0800297c <_printf_i>:
 800297c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002980:	7e0f      	ldrb	r7, [r1, #24]
 8002982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002984:	2f78      	cmp	r7, #120	; 0x78
 8002986:	4691      	mov	r9, r2
 8002988:	4680      	mov	r8, r0
 800298a:	460c      	mov	r4, r1
 800298c:	469a      	mov	sl, r3
 800298e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002992:	d807      	bhi.n	80029a4 <_printf_i+0x28>
 8002994:	2f62      	cmp	r7, #98	; 0x62
 8002996:	d80a      	bhi.n	80029ae <_printf_i+0x32>
 8002998:	2f00      	cmp	r7, #0
 800299a:	f000 80d8 	beq.w	8002b4e <_printf_i+0x1d2>
 800299e:	2f58      	cmp	r7, #88	; 0x58
 80029a0:	f000 80a3 	beq.w	8002aea <_printf_i+0x16e>
 80029a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029ac:	e03a      	b.n	8002a24 <_printf_i+0xa8>
 80029ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029b2:	2b15      	cmp	r3, #21
 80029b4:	d8f6      	bhi.n	80029a4 <_printf_i+0x28>
 80029b6:	a101      	add	r1, pc, #4	; (adr r1, 80029bc <_printf_i+0x40>)
 80029b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029bc:	08002a15 	.word	0x08002a15
 80029c0:	08002a29 	.word	0x08002a29
 80029c4:	080029a5 	.word	0x080029a5
 80029c8:	080029a5 	.word	0x080029a5
 80029cc:	080029a5 	.word	0x080029a5
 80029d0:	080029a5 	.word	0x080029a5
 80029d4:	08002a29 	.word	0x08002a29
 80029d8:	080029a5 	.word	0x080029a5
 80029dc:	080029a5 	.word	0x080029a5
 80029e0:	080029a5 	.word	0x080029a5
 80029e4:	080029a5 	.word	0x080029a5
 80029e8:	08002b35 	.word	0x08002b35
 80029ec:	08002a59 	.word	0x08002a59
 80029f0:	08002b17 	.word	0x08002b17
 80029f4:	080029a5 	.word	0x080029a5
 80029f8:	080029a5 	.word	0x080029a5
 80029fc:	08002b57 	.word	0x08002b57
 8002a00:	080029a5 	.word	0x080029a5
 8002a04:	08002a59 	.word	0x08002a59
 8002a08:	080029a5 	.word	0x080029a5
 8002a0c:	080029a5 	.word	0x080029a5
 8002a10:	08002b1f 	.word	0x08002b1f
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	602a      	str	r2, [r5, #0]
 8002a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a24:	2301      	movs	r3, #1
 8002a26:	e0a3      	b.n	8002b70 <_printf_i+0x1f4>
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	6829      	ldr	r1, [r5, #0]
 8002a2c:	0606      	lsls	r6, r0, #24
 8002a2e:	f101 0304 	add.w	r3, r1, #4
 8002a32:	d50a      	bpl.n	8002a4a <_printf_i+0xce>
 8002a34:	680e      	ldr	r6, [r1, #0]
 8002a36:	602b      	str	r3, [r5, #0]
 8002a38:	2e00      	cmp	r6, #0
 8002a3a:	da03      	bge.n	8002a44 <_printf_i+0xc8>
 8002a3c:	232d      	movs	r3, #45	; 0x2d
 8002a3e:	4276      	negs	r6, r6
 8002a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a44:	485e      	ldr	r0, [pc, #376]	; (8002bc0 <_printf_i+0x244>)
 8002a46:	230a      	movs	r3, #10
 8002a48:	e019      	b.n	8002a7e <_printf_i+0x102>
 8002a4a:	680e      	ldr	r6, [r1, #0]
 8002a4c:	602b      	str	r3, [r5, #0]
 8002a4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a52:	bf18      	it	ne
 8002a54:	b236      	sxthne	r6, r6
 8002a56:	e7ef      	b.n	8002a38 <_printf_i+0xbc>
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	6820      	ldr	r0, [r4, #0]
 8002a5c:	1d19      	adds	r1, r3, #4
 8002a5e:	6029      	str	r1, [r5, #0]
 8002a60:	0601      	lsls	r1, r0, #24
 8002a62:	d501      	bpl.n	8002a68 <_printf_i+0xec>
 8002a64:	681e      	ldr	r6, [r3, #0]
 8002a66:	e002      	b.n	8002a6e <_printf_i+0xf2>
 8002a68:	0646      	lsls	r6, r0, #25
 8002a6a:	d5fb      	bpl.n	8002a64 <_printf_i+0xe8>
 8002a6c:	881e      	ldrh	r6, [r3, #0]
 8002a6e:	4854      	ldr	r0, [pc, #336]	; (8002bc0 <_printf_i+0x244>)
 8002a70:	2f6f      	cmp	r7, #111	; 0x6f
 8002a72:	bf0c      	ite	eq
 8002a74:	2308      	moveq	r3, #8
 8002a76:	230a      	movne	r3, #10
 8002a78:	2100      	movs	r1, #0
 8002a7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a7e:	6865      	ldr	r5, [r4, #4]
 8002a80:	60a5      	str	r5, [r4, #8]
 8002a82:	2d00      	cmp	r5, #0
 8002a84:	bfa2      	ittt	ge
 8002a86:	6821      	ldrge	r1, [r4, #0]
 8002a88:	f021 0104 	bicge.w	r1, r1, #4
 8002a8c:	6021      	strge	r1, [r4, #0]
 8002a8e:	b90e      	cbnz	r6, 8002a94 <_printf_i+0x118>
 8002a90:	2d00      	cmp	r5, #0
 8002a92:	d04d      	beq.n	8002b30 <_printf_i+0x1b4>
 8002a94:	4615      	mov	r5, r2
 8002a96:	fbb6 f1f3 	udiv	r1, r6, r3
 8002a9a:	fb03 6711 	mls	r7, r3, r1, r6
 8002a9e:	5dc7      	ldrb	r7, [r0, r7]
 8002aa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aa4:	4637      	mov	r7, r6
 8002aa6:	42bb      	cmp	r3, r7
 8002aa8:	460e      	mov	r6, r1
 8002aaa:	d9f4      	bls.n	8002a96 <_printf_i+0x11a>
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d10b      	bne.n	8002ac8 <_printf_i+0x14c>
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	07de      	lsls	r6, r3, #31
 8002ab4:	d508      	bpl.n	8002ac8 <_printf_i+0x14c>
 8002ab6:	6923      	ldr	r3, [r4, #16]
 8002ab8:	6861      	ldr	r1, [r4, #4]
 8002aba:	4299      	cmp	r1, r3
 8002abc:	bfde      	ittt	le
 8002abe:	2330      	movle	r3, #48	; 0x30
 8002ac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ac4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ac8:	1b52      	subs	r2, r2, r5
 8002aca:	6122      	str	r2, [r4, #16]
 8002acc:	f8cd a000 	str.w	sl, [sp]
 8002ad0:	464b      	mov	r3, r9
 8002ad2:	aa03      	add	r2, sp, #12
 8002ad4:	4621      	mov	r1, r4
 8002ad6:	4640      	mov	r0, r8
 8002ad8:	f7ff fee2 	bl	80028a0 <_printf_common>
 8002adc:	3001      	adds	r0, #1
 8002ade:	d14c      	bne.n	8002b7a <_printf_i+0x1fe>
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	b004      	add	sp, #16
 8002ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aea:	4835      	ldr	r0, [pc, #212]	; (8002bc0 <_printf_i+0x244>)
 8002aec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002af0:	6829      	ldr	r1, [r5, #0]
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	f851 6b04 	ldr.w	r6, [r1], #4
 8002af8:	6029      	str	r1, [r5, #0]
 8002afa:	061d      	lsls	r5, r3, #24
 8002afc:	d514      	bpl.n	8002b28 <_printf_i+0x1ac>
 8002afe:	07df      	lsls	r7, r3, #31
 8002b00:	bf44      	itt	mi
 8002b02:	f043 0320 	orrmi.w	r3, r3, #32
 8002b06:	6023      	strmi	r3, [r4, #0]
 8002b08:	b91e      	cbnz	r6, 8002b12 <_printf_i+0x196>
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	f023 0320 	bic.w	r3, r3, #32
 8002b10:	6023      	str	r3, [r4, #0]
 8002b12:	2310      	movs	r3, #16
 8002b14:	e7b0      	b.n	8002a78 <_printf_i+0xfc>
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	f043 0320 	orr.w	r3, r3, #32
 8002b1c:	6023      	str	r3, [r4, #0]
 8002b1e:	2378      	movs	r3, #120	; 0x78
 8002b20:	4828      	ldr	r0, [pc, #160]	; (8002bc4 <_printf_i+0x248>)
 8002b22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b26:	e7e3      	b.n	8002af0 <_printf_i+0x174>
 8002b28:	0659      	lsls	r1, r3, #25
 8002b2a:	bf48      	it	mi
 8002b2c:	b2b6      	uxthmi	r6, r6
 8002b2e:	e7e6      	b.n	8002afe <_printf_i+0x182>
 8002b30:	4615      	mov	r5, r2
 8002b32:	e7bb      	b.n	8002aac <_printf_i+0x130>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	6826      	ldr	r6, [r4, #0]
 8002b38:	6961      	ldr	r1, [r4, #20]
 8002b3a:	1d18      	adds	r0, r3, #4
 8002b3c:	6028      	str	r0, [r5, #0]
 8002b3e:	0635      	lsls	r5, r6, #24
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	d501      	bpl.n	8002b48 <_printf_i+0x1cc>
 8002b44:	6019      	str	r1, [r3, #0]
 8002b46:	e002      	b.n	8002b4e <_printf_i+0x1d2>
 8002b48:	0670      	lsls	r0, r6, #25
 8002b4a:	d5fb      	bpl.n	8002b44 <_printf_i+0x1c8>
 8002b4c:	8019      	strh	r1, [r3, #0]
 8002b4e:	2300      	movs	r3, #0
 8002b50:	6123      	str	r3, [r4, #16]
 8002b52:	4615      	mov	r5, r2
 8002b54:	e7ba      	b.n	8002acc <_printf_i+0x150>
 8002b56:	682b      	ldr	r3, [r5, #0]
 8002b58:	1d1a      	adds	r2, r3, #4
 8002b5a:	602a      	str	r2, [r5, #0]
 8002b5c:	681d      	ldr	r5, [r3, #0]
 8002b5e:	6862      	ldr	r2, [r4, #4]
 8002b60:	2100      	movs	r1, #0
 8002b62:	4628      	mov	r0, r5
 8002b64:	f7fd fb5c 	bl	8000220 <memchr>
 8002b68:	b108      	cbz	r0, 8002b6e <_printf_i+0x1f2>
 8002b6a:	1b40      	subs	r0, r0, r5
 8002b6c:	6060      	str	r0, [r4, #4]
 8002b6e:	6863      	ldr	r3, [r4, #4]
 8002b70:	6123      	str	r3, [r4, #16]
 8002b72:	2300      	movs	r3, #0
 8002b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b78:	e7a8      	b.n	8002acc <_printf_i+0x150>
 8002b7a:	6923      	ldr	r3, [r4, #16]
 8002b7c:	462a      	mov	r2, r5
 8002b7e:	4649      	mov	r1, r9
 8002b80:	4640      	mov	r0, r8
 8002b82:	47d0      	blx	sl
 8002b84:	3001      	adds	r0, #1
 8002b86:	d0ab      	beq.n	8002ae0 <_printf_i+0x164>
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	079b      	lsls	r3, r3, #30
 8002b8c:	d413      	bmi.n	8002bb6 <_printf_i+0x23a>
 8002b8e:	68e0      	ldr	r0, [r4, #12]
 8002b90:	9b03      	ldr	r3, [sp, #12]
 8002b92:	4298      	cmp	r0, r3
 8002b94:	bfb8      	it	lt
 8002b96:	4618      	movlt	r0, r3
 8002b98:	e7a4      	b.n	8002ae4 <_printf_i+0x168>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	4632      	mov	r2, r6
 8002b9e:	4649      	mov	r1, r9
 8002ba0:	4640      	mov	r0, r8
 8002ba2:	47d0      	blx	sl
 8002ba4:	3001      	adds	r0, #1
 8002ba6:	d09b      	beq.n	8002ae0 <_printf_i+0x164>
 8002ba8:	3501      	adds	r5, #1
 8002baa:	68e3      	ldr	r3, [r4, #12]
 8002bac:	9903      	ldr	r1, [sp, #12]
 8002bae:	1a5b      	subs	r3, r3, r1
 8002bb0:	42ab      	cmp	r3, r5
 8002bb2:	dcf2      	bgt.n	8002b9a <_printf_i+0x21e>
 8002bb4:	e7eb      	b.n	8002b8e <_printf_i+0x212>
 8002bb6:	2500      	movs	r5, #0
 8002bb8:	f104 0619 	add.w	r6, r4, #25
 8002bbc:	e7f5      	b.n	8002baa <_printf_i+0x22e>
 8002bbe:	bf00      	nop
 8002bc0:	08004d6e 	.word	0x08004d6e
 8002bc4:	08004d7f 	.word	0x08004d7f

08002bc8 <quorem>:
 8002bc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bcc:	6903      	ldr	r3, [r0, #16]
 8002bce:	690c      	ldr	r4, [r1, #16]
 8002bd0:	42a3      	cmp	r3, r4
 8002bd2:	4607      	mov	r7, r0
 8002bd4:	f2c0 8081 	blt.w	8002cda <quorem+0x112>
 8002bd8:	3c01      	subs	r4, #1
 8002bda:	f101 0814 	add.w	r8, r1, #20
 8002bde:	f100 0514 	add.w	r5, r0, #20
 8002be2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002be6:	9301      	str	r3, [sp, #4]
 8002be8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002bec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002bf8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002bfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8002c00:	d331      	bcc.n	8002c66 <quorem+0x9e>
 8002c02:	f04f 0e00 	mov.w	lr, #0
 8002c06:	4640      	mov	r0, r8
 8002c08:	46ac      	mov	ip, r5
 8002c0a:	46f2      	mov	sl, lr
 8002c0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8002c10:	b293      	uxth	r3, r2
 8002c12:	fb06 e303 	mla	r3, r6, r3, lr
 8002c16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	ebaa 0303 	sub.w	r3, sl, r3
 8002c20:	f8dc a000 	ldr.w	sl, [ip]
 8002c24:	0c12      	lsrs	r2, r2, #16
 8002c26:	fa13 f38a 	uxtah	r3, r3, sl
 8002c2a:	fb06 e202 	mla	r2, r6, r2, lr
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	9b00      	ldr	r3, [sp, #0]
 8002c32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002c36:	b292      	uxth	r2, r2
 8002c38:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8002c3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002c40:	f8bd 3000 	ldrh.w	r3, [sp]
 8002c44:	4581      	cmp	r9, r0
 8002c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002c4a:	f84c 3b04 	str.w	r3, [ip], #4
 8002c4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002c52:	d2db      	bcs.n	8002c0c <quorem+0x44>
 8002c54:	f855 300b 	ldr.w	r3, [r5, fp]
 8002c58:	b92b      	cbnz	r3, 8002c66 <quorem+0x9e>
 8002c5a:	9b01      	ldr	r3, [sp, #4]
 8002c5c:	3b04      	subs	r3, #4
 8002c5e:	429d      	cmp	r5, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	d32e      	bcc.n	8002cc2 <quorem+0xfa>
 8002c64:	613c      	str	r4, [r7, #16]
 8002c66:	4638      	mov	r0, r7
 8002c68:	f001 f8c4 	bl	8003df4 <__mcmp>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	db24      	blt.n	8002cba <quorem+0xf2>
 8002c70:	3601      	adds	r6, #1
 8002c72:	4628      	mov	r0, r5
 8002c74:	f04f 0c00 	mov.w	ip, #0
 8002c78:	f858 2b04 	ldr.w	r2, [r8], #4
 8002c7c:	f8d0 e000 	ldr.w	lr, [r0]
 8002c80:	b293      	uxth	r3, r2
 8002c82:	ebac 0303 	sub.w	r3, ip, r3
 8002c86:	0c12      	lsrs	r2, r2, #16
 8002c88:	fa13 f38e 	uxtah	r3, r3, lr
 8002c8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002c90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002c9a:	45c1      	cmp	r9, r8
 8002c9c:	f840 3b04 	str.w	r3, [r0], #4
 8002ca0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002ca4:	d2e8      	bcs.n	8002c78 <quorem+0xb0>
 8002ca6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002caa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002cae:	b922      	cbnz	r2, 8002cba <quorem+0xf2>
 8002cb0:	3b04      	subs	r3, #4
 8002cb2:	429d      	cmp	r5, r3
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	d30a      	bcc.n	8002cce <quorem+0x106>
 8002cb8:	613c      	str	r4, [r7, #16]
 8002cba:	4630      	mov	r0, r6
 8002cbc:	b003      	add	sp, #12
 8002cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cc2:	6812      	ldr	r2, [r2, #0]
 8002cc4:	3b04      	subs	r3, #4
 8002cc6:	2a00      	cmp	r2, #0
 8002cc8:	d1cc      	bne.n	8002c64 <quorem+0x9c>
 8002cca:	3c01      	subs	r4, #1
 8002ccc:	e7c7      	b.n	8002c5e <quorem+0x96>
 8002cce:	6812      	ldr	r2, [r2, #0]
 8002cd0:	3b04      	subs	r3, #4
 8002cd2:	2a00      	cmp	r2, #0
 8002cd4:	d1f0      	bne.n	8002cb8 <quorem+0xf0>
 8002cd6:	3c01      	subs	r4, #1
 8002cd8:	e7eb      	b.n	8002cb2 <quorem+0xea>
 8002cda:	2000      	movs	r0, #0
 8002cdc:	e7ee      	b.n	8002cbc <quorem+0xf4>
	...

08002ce0 <_dtoa_r>:
 8002ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ce4:	ed2d 8b04 	vpush	{d8-d9}
 8002ce8:	ec57 6b10 	vmov	r6, r7, d0
 8002cec:	b093      	sub	sp, #76	; 0x4c
 8002cee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002cf0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8002cf4:	9106      	str	r1, [sp, #24]
 8002cf6:	ee10 aa10 	vmov	sl, s0
 8002cfa:	4604      	mov	r4, r0
 8002cfc:	9209      	str	r2, [sp, #36]	; 0x24
 8002cfe:	930c      	str	r3, [sp, #48]	; 0x30
 8002d00:	46bb      	mov	fp, r7
 8002d02:	b975      	cbnz	r5, 8002d22 <_dtoa_r+0x42>
 8002d04:	2010      	movs	r0, #16
 8002d06:	f000 fddd 	bl	80038c4 <malloc>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	6260      	str	r0, [r4, #36]	; 0x24
 8002d0e:	b920      	cbnz	r0, 8002d1a <_dtoa_r+0x3a>
 8002d10:	4ba7      	ldr	r3, [pc, #668]	; (8002fb0 <_dtoa_r+0x2d0>)
 8002d12:	21ea      	movs	r1, #234	; 0xea
 8002d14:	48a7      	ldr	r0, [pc, #668]	; (8002fb4 <_dtoa_r+0x2d4>)
 8002d16:	f001 fa75 	bl	8004204 <__assert_func>
 8002d1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002d1e:	6005      	str	r5, [r0, #0]
 8002d20:	60c5      	str	r5, [r0, #12]
 8002d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	b151      	cbz	r1, 8002d3e <_dtoa_r+0x5e>
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	604a      	str	r2, [r1, #4]
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	4093      	lsls	r3, r2
 8002d30:	608b      	str	r3, [r1, #8]
 8002d32:	4620      	mov	r0, r4
 8002d34:	f000 fe1c 	bl	8003970 <_Bfree>
 8002d38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	1e3b      	subs	r3, r7, #0
 8002d40:	bfaa      	itet	ge
 8002d42:	2300      	movge	r3, #0
 8002d44:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8002d48:	f8c8 3000 	strge.w	r3, [r8]
 8002d4c:	4b9a      	ldr	r3, [pc, #616]	; (8002fb8 <_dtoa_r+0x2d8>)
 8002d4e:	bfbc      	itt	lt
 8002d50:	2201      	movlt	r2, #1
 8002d52:	f8c8 2000 	strlt.w	r2, [r8]
 8002d56:	ea33 030b 	bics.w	r3, r3, fp
 8002d5a:	d11b      	bne.n	8002d94 <_dtoa_r+0xb4>
 8002d5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d5e:	f242 730f 	movw	r3, #9999	; 0x270f
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002d68:	4333      	orrs	r3, r6
 8002d6a:	f000 8592 	beq.w	8003892 <_dtoa_r+0xbb2>
 8002d6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d70:	b963      	cbnz	r3, 8002d8c <_dtoa_r+0xac>
 8002d72:	4b92      	ldr	r3, [pc, #584]	; (8002fbc <_dtoa_r+0x2dc>)
 8002d74:	e022      	b.n	8002dbc <_dtoa_r+0xdc>
 8002d76:	4b92      	ldr	r3, [pc, #584]	; (8002fc0 <_dtoa_r+0x2e0>)
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	3308      	adds	r3, #8
 8002d7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	9801      	ldr	r0, [sp, #4]
 8002d82:	b013      	add	sp, #76	; 0x4c
 8002d84:	ecbd 8b04 	vpop	{d8-d9}
 8002d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d8c:	4b8b      	ldr	r3, [pc, #556]	; (8002fbc <_dtoa_r+0x2dc>)
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	3303      	adds	r3, #3
 8002d92:	e7f3      	b.n	8002d7c <_dtoa_r+0x9c>
 8002d94:	2200      	movs	r2, #0
 8002d96:	2300      	movs	r3, #0
 8002d98:	4650      	mov	r0, sl
 8002d9a:	4659      	mov	r1, fp
 8002d9c:	f7fd feb4 	bl	8000b08 <__aeabi_dcmpeq>
 8002da0:	ec4b ab19 	vmov	d9, sl, fp
 8002da4:	4680      	mov	r8, r0
 8002da6:	b158      	cbz	r0, 8002dc0 <_dtoa_r+0xe0>
 8002da8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002daa:	2301      	movs	r3, #1
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 856b 	beq.w	800388c <_dtoa_r+0xbac>
 8002db6:	4883      	ldr	r0, [pc, #524]	; (8002fc4 <_dtoa_r+0x2e4>)
 8002db8:	6018      	str	r0, [r3, #0]
 8002dba:	1e43      	subs	r3, r0, #1
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	e7df      	b.n	8002d80 <_dtoa_r+0xa0>
 8002dc0:	ec4b ab10 	vmov	d0, sl, fp
 8002dc4:	aa10      	add	r2, sp, #64	; 0x40
 8002dc6:	a911      	add	r1, sp, #68	; 0x44
 8002dc8:	4620      	mov	r0, r4
 8002dca:	f001 f8b9 	bl	8003f40 <__d2b>
 8002dce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8002dd2:	ee08 0a10 	vmov	s16, r0
 8002dd6:	2d00      	cmp	r5, #0
 8002dd8:	f000 8084 	beq.w	8002ee4 <_dtoa_r+0x204>
 8002ddc:	ee19 3a90 	vmov	r3, s19
 8002de0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002de4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8002de8:	4656      	mov	r6, sl
 8002dea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8002dee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002df2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8002df6:	4b74      	ldr	r3, [pc, #464]	; (8002fc8 <_dtoa_r+0x2e8>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4630      	mov	r0, r6
 8002dfc:	4639      	mov	r1, r7
 8002dfe:	f7fd fa63 	bl	80002c8 <__aeabi_dsub>
 8002e02:	a365      	add	r3, pc, #404	; (adr r3, 8002f98 <_dtoa_r+0x2b8>)
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f7fd fc16 	bl	8000638 <__aeabi_dmul>
 8002e0c:	a364      	add	r3, pc, #400	; (adr r3, 8002fa0 <_dtoa_r+0x2c0>)
 8002e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e12:	f7fd fa5b 	bl	80002cc <__adddf3>
 8002e16:	4606      	mov	r6, r0
 8002e18:	4628      	mov	r0, r5
 8002e1a:	460f      	mov	r7, r1
 8002e1c:	f7fd fba2 	bl	8000564 <__aeabi_i2d>
 8002e20:	a361      	add	r3, pc, #388	; (adr r3, 8002fa8 <_dtoa_r+0x2c8>)
 8002e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e26:	f7fd fc07 	bl	8000638 <__aeabi_dmul>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4630      	mov	r0, r6
 8002e30:	4639      	mov	r1, r7
 8002e32:	f7fd fa4b 	bl	80002cc <__adddf3>
 8002e36:	4606      	mov	r6, r0
 8002e38:	460f      	mov	r7, r1
 8002e3a:	f7fd fead 	bl	8000b98 <__aeabi_d2iz>
 8002e3e:	2200      	movs	r2, #0
 8002e40:	9000      	str	r0, [sp, #0]
 8002e42:	2300      	movs	r3, #0
 8002e44:	4630      	mov	r0, r6
 8002e46:	4639      	mov	r1, r7
 8002e48:	f7fd fe68 	bl	8000b1c <__aeabi_dcmplt>
 8002e4c:	b150      	cbz	r0, 8002e64 <_dtoa_r+0x184>
 8002e4e:	9800      	ldr	r0, [sp, #0]
 8002e50:	f7fd fb88 	bl	8000564 <__aeabi_i2d>
 8002e54:	4632      	mov	r2, r6
 8002e56:	463b      	mov	r3, r7
 8002e58:	f7fd fe56 	bl	8000b08 <__aeabi_dcmpeq>
 8002e5c:	b910      	cbnz	r0, 8002e64 <_dtoa_r+0x184>
 8002e5e:	9b00      	ldr	r3, [sp, #0]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	9b00      	ldr	r3, [sp, #0]
 8002e66:	2b16      	cmp	r3, #22
 8002e68:	d85a      	bhi.n	8002f20 <_dtoa_r+0x240>
 8002e6a:	9a00      	ldr	r2, [sp, #0]
 8002e6c:	4b57      	ldr	r3, [pc, #348]	; (8002fcc <_dtoa_r+0x2ec>)
 8002e6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e76:	ec51 0b19 	vmov	r0, r1, d9
 8002e7a:	f7fd fe4f 	bl	8000b1c <__aeabi_dcmplt>
 8002e7e:	2800      	cmp	r0, #0
 8002e80:	d050      	beq.n	8002f24 <_dtoa_r+0x244>
 8002e82:	9b00      	ldr	r3, [sp, #0]
 8002e84:	3b01      	subs	r3, #1
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	2300      	movs	r3, #0
 8002e8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002e8e:	1b5d      	subs	r5, r3, r5
 8002e90:	1e6b      	subs	r3, r5, #1
 8002e92:	9305      	str	r3, [sp, #20]
 8002e94:	bf45      	ittet	mi
 8002e96:	f1c5 0301 	rsbmi	r3, r5, #1
 8002e9a:	9304      	strmi	r3, [sp, #16]
 8002e9c:	2300      	movpl	r3, #0
 8002e9e:	2300      	movmi	r3, #0
 8002ea0:	bf4c      	ite	mi
 8002ea2:	9305      	strmi	r3, [sp, #20]
 8002ea4:	9304      	strpl	r3, [sp, #16]
 8002ea6:	9b00      	ldr	r3, [sp, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	db3d      	blt.n	8002f28 <_dtoa_r+0x248>
 8002eac:	9b05      	ldr	r3, [sp, #20]
 8002eae:	9a00      	ldr	r2, [sp, #0]
 8002eb0:	920a      	str	r2, [sp, #40]	; 0x28
 8002eb2:	4413      	add	r3, r2
 8002eb4:	9305      	str	r3, [sp, #20]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	9307      	str	r3, [sp, #28]
 8002eba:	9b06      	ldr	r3, [sp, #24]
 8002ebc:	2b09      	cmp	r3, #9
 8002ebe:	f200 8089 	bhi.w	8002fd4 <_dtoa_r+0x2f4>
 8002ec2:	2b05      	cmp	r3, #5
 8002ec4:	bfc4      	itt	gt
 8002ec6:	3b04      	subgt	r3, #4
 8002ec8:	9306      	strgt	r3, [sp, #24]
 8002eca:	9b06      	ldr	r3, [sp, #24]
 8002ecc:	f1a3 0302 	sub.w	r3, r3, #2
 8002ed0:	bfcc      	ite	gt
 8002ed2:	2500      	movgt	r5, #0
 8002ed4:	2501      	movle	r5, #1
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	f200 8087 	bhi.w	8002fea <_dtoa_r+0x30a>
 8002edc:	e8df f003 	tbb	[pc, r3]
 8002ee0:	59383a2d 	.word	0x59383a2d
 8002ee4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8002ee8:	441d      	add	r5, r3
 8002eea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	bfc1      	itttt	gt
 8002ef2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002ef6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8002efa:	fa0b f303 	lslgt.w	r3, fp, r3
 8002efe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8002f02:	bfda      	itte	le
 8002f04:	f1c3 0320 	rsble	r3, r3, #32
 8002f08:	fa06 f003 	lslle.w	r0, r6, r3
 8002f0c:	4318      	orrgt	r0, r3
 8002f0e:	f7fd fb19 	bl	8000544 <__aeabi_ui2d>
 8002f12:	2301      	movs	r3, #1
 8002f14:	4606      	mov	r6, r0
 8002f16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8002f1a:	3d01      	subs	r5, #1
 8002f1c:	930e      	str	r3, [sp, #56]	; 0x38
 8002f1e:	e76a      	b.n	8002df6 <_dtoa_r+0x116>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e7b2      	b.n	8002e8a <_dtoa_r+0x1aa>
 8002f24:	900b      	str	r0, [sp, #44]	; 0x2c
 8002f26:	e7b1      	b.n	8002e8c <_dtoa_r+0x1ac>
 8002f28:	9b04      	ldr	r3, [sp, #16]
 8002f2a:	9a00      	ldr	r2, [sp, #0]
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	9304      	str	r3, [sp, #16]
 8002f30:	4253      	negs	r3, r2
 8002f32:	9307      	str	r3, [sp, #28]
 8002f34:	2300      	movs	r3, #0
 8002f36:	930a      	str	r3, [sp, #40]	; 0x28
 8002f38:	e7bf      	b.n	8002eba <_dtoa_r+0x1da>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	9308      	str	r3, [sp, #32]
 8002f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	dc55      	bgt.n	8002ff0 <_dtoa_r+0x310>
 8002f44:	2301      	movs	r3, #1
 8002f46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	9209      	str	r2, [sp, #36]	; 0x24
 8002f4e:	e00c      	b.n	8002f6a <_dtoa_r+0x28a>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e7f3      	b.n	8002f3c <_dtoa_r+0x25c>
 8002f54:	2300      	movs	r3, #0
 8002f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f58:	9308      	str	r3, [sp, #32]
 8002f5a:	9b00      	ldr	r3, [sp, #0]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	9302      	str	r3, [sp, #8]
 8002f60:	3301      	adds	r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	9303      	str	r3, [sp, #12]
 8002f66:	bfb8      	it	lt
 8002f68:	2301      	movlt	r3, #1
 8002f6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	6042      	str	r2, [r0, #4]
 8002f70:	2204      	movs	r2, #4
 8002f72:	f102 0614 	add.w	r6, r2, #20
 8002f76:	429e      	cmp	r6, r3
 8002f78:	6841      	ldr	r1, [r0, #4]
 8002f7a:	d93d      	bls.n	8002ff8 <_dtoa_r+0x318>
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	f000 fcb7 	bl	80038f0 <_Balloc>
 8002f82:	9001      	str	r0, [sp, #4]
 8002f84:	2800      	cmp	r0, #0
 8002f86:	d13b      	bne.n	8003000 <_dtoa_r+0x320>
 8002f88:	4b11      	ldr	r3, [pc, #68]	; (8002fd0 <_dtoa_r+0x2f0>)
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002f90:	e6c0      	b.n	8002d14 <_dtoa_r+0x34>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e7df      	b.n	8002f56 <_dtoa_r+0x276>
 8002f96:	bf00      	nop
 8002f98:	636f4361 	.word	0x636f4361
 8002f9c:	3fd287a7 	.word	0x3fd287a7
 8002fa0:	8b60c8b3 	.word	0x8b60c8b3
 8002fa4:	3fc68a28 	.word	0x3fc68a28
 8002fa8:	509f79fb 	.word	0x509f79fb
 8002fac:	3fd34413 	.word	0x3fd34413
 8002fb0:	08004d9d 	.word	0x08004d9d
 8002fb4:	08004db4 	.word	0x08004db4
 8002fb8:	7ff00000 	.word	0x7ff00000
 8002fbc:	08004d99 	.word	0x08004d99
 8002fc0:	08004d90 	.word	0x08004d90
 8002fc4:	08004d6d 	.word	0x08004d6d
 8002fc8:	3ff80000 	.word	0x3ff80000
 8002fcc:	08004ea8 	.word	0x08004ea8
 8002fd0:	08004e0f 	.word	0x08004e0f
 8002fd4:	2501      	movs	r5, #1
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	9306      	str	r3, [sp, #24]
 8002fda:	9508      	str	r5, [sp, #32]
 8002fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2312      	movs	r3, #18
 8002fe8:	e7b0      	b.n	8002f4c <_dtoa_r+0x26c>
 8002fea:	2301      	movs	r3, #1
 8002fec:	9308      	str	r3, [sp, #32]
 8002fee:	e7f5      	b.n	8002fdc <_dtoa_r+0x2fc>
 8002ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ff2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002ff6:	e7b8      	b.n	8002f6a <_dtoa_r+0x28a>
 8002ff8:	3101      	adds	r1, #1
 8002ffa:	6041      	str	r1, [r0, #4]
 8002ffc:	0052      	lsls	r2, r2, #1
 8002ffe:	e7b8      	b.n	8002f72 <_dtoa_r+0x292>
 8003000:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003002:	9a01      	ldr	r2, [sp, #4]
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	9b03      	ldr	r3, [sp, #12]
 8003008:	2b0e      	cmp	r3, #14
 800300a:	f200 809d 	bhi.w	8003148 <_dtoa_r+0x468>
 800300e:	2d00      	cmp	r5, #0
 8003010:	f000 809a 	beq.w	8003148 <_dtoa_r+0x468>
 8003014:	9b00      	ldr	r3, [sp, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	dd32      	ble.n	8003080 <_dtoa_r+0x3a0>
 800301a:	4ab7      	ldr	r2, [pc, #732]	; (80032f8 <_dtoa_r+0x618>)
 800301c:	f003 030f 	and.w	r3, r3, #15
 8003020:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003024:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003028:	9b00      	ldr	r3, [sp, #0]
 800302a:	05d8      	lsls	r0, r3, #23
 800302c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003030:	d516      	bpl.n	8003060 <_dtoa_r+0x380>
 8003032:	4bb2      	ldr	r3, [pc, #712]	; (80032fc <_dtoa_r+0x61c>)
 8003034:	ec51 0b19 	vmov	r0, r1, d9
 8003038:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800303c:	f7fd fc26 	bl	800088c <__aeabi_ddiv>
 8003040:	f007 070f 	and.w	r7, r7, #15
 8003044:	4682      	mov	sl, r0
 8003046:	468b      	mov	fp, r1
 8003048:	2503      	movs	r5, #3
 800304a:	4eac      	ldr	r6, [pc, #688]	; (80032fc <_dtoa_r+0x61c>)
 800304c:	b957      	cbnz	r7, 8003064 <_dtoa_r+0x384>
 800304e:	4642      	mov	r2, r8
 8003050:	464b      	mov	r3, r9
 8003052:	4650      	mov	r0, sl
 8003054:	4659      	mov	r1, fp
 8003056:	f7fd fc19 	bl	800088c <__aeabi_ddiv>
 800305a:	4682      	mov	sl, r0
 800305c:	468b      	mov	fp, r1
 800305e:	e028      	b.n	80030b2 <_dtoa_r+0x3d2>
 8003060:	2502      	movs	r5, #2
 8003062:	e7f2      	b.n	800304a <_dtoa_r+0x36a>
 8003064:	07f9      	lsls	r1, r7, #31
 8003066:	d508      	bpl.n	800307a <_dtoa_r+0x39a>
 8003068:	4640      	mov	r0, r8
 800306a:	4649      	mov	r1, r9
 800306c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003070:	f7fd fae2 	bl	8000638 <__aeabi_dmul>
 8003074:	3501      	adds	r5, #1
 8003076:	4680      	mov	r8, r0
 8003078:	4689      	mov	r9, r1
 800307a:	107f      	asrs	r7, r7, #1
 800307c:	3608      	adds	r6, #8
 800307e:	e7e5      	b.n	800304c <_dtoa_r+0x36c>
 8003080:	f000 809b 	beq.w	80031ba <_dtoa_r+0x4da>
 8003084:	9b00      	ldr	r3, [sp, #0]
 8003086:	4f9d      	ldr	r7, [pc, #628]	; (80032fc <_dtoa_r+0x61c>)
 8003088:	425e      	negs	r6, r3
 800308a:	4b9b      	ldr	r3, [pc, #620]	; (80032f8 <_dtoa_r+0x618>)
 800308c:	f006 020f 	and.w	r2, r6, #15
 8003090:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	ec51 0b19 	vmov	r0, r1, d9
 800309c:	f7fd facc 	bl	8000638 <__aeabi_dmul>
 80030a0:	1136      	asrs	r6, r6, #4
 80030a2:	4682      	mov	sl, r0
 80030a4:	468b      	mov	fp, r1
 80030a6:	2300      	movs	r3, #0
 80030a8:	2502      	movs	r5, #2
 80030aa:	2e00      	cmp	r6, #0
 80030ac:	d17a      	bne.n	80031a4 <_dtoa_r+0x4c4>
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1d3      	bne.n	800305a <_dtoa_r+0x37a>
 80030b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8082 	beq.w	80031be <_dtoa_r+0x4de>
 80030ba:	4b91      	ldr	r3, [pc, #580]	; (8003300 <_dtoa_r+0x620>)
 80030bc:	2200      	movs	r2, #0
 80030be:	4650      	mov	r0, sl
 80030c0:	4659      	mov	r1, fp
 80030c2:	f7fd fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d079      	beq.n	80031be <_dtoa_r+0x4de>
 80030ca:	9b03      	ldr	r3, [sp, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d076      	beq.n	80031be <_dtoa_r+0x4de>
 80030d0:	9b02      	ldr	r3, [sp, #8]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	dd36      	ble.n	8003144 <_dtoa_r+0x464>
 80030d6:	9b00      	ldr	r3, [sp, #0]
 80030d8:	4650      	mov	r0, sl
 80030da:	4659      	mov	r1, fp
 80030dc:	1e5f      	subs	r7, r3, #1
 80030de:	2200      	movs	r2, #0
 80030e0:	4b88      	ldr	r3, [pc, #544]	; (8003304 <_dtoa_r+0x624>)
 80030e2:	f7fd faa9 	bl	8000638 <__aeabi_dmul>
 80030e6:	9e02      	ldr	r6, [sp, #8]
 80030e8:	4682      	mov	sl, r0
 80030ea:	468b      	mov	fp, r1
 80030ec:	3501      	adds	r5, #1
 80030ee:	4628      	mov	r0, r5
 80030f0:	f7fd fa38 	bl	8000564 <__aeabi_i2d>
 80030f4:	4652      	mov	r2, sl
 80030f6:	465b      	mov	r3, fp
 80030f8:	f7fd fa9e 	bl	8000638 <__aeabi_dmul>
 80030fc:	4b82      	ldr	r3, [pc, #520]	; (8003308 <_dtoa_r+0x628>)
 80030fe:	2200      	movs	r2, #0
 8003100:	f7fd f8e4 	bl	80002cc <__adddf3>
 8003104:	46d0      	mov	r8, sl
 8003106:	46d9      	mov	r9, fp
 8003108:	4682      	mov	sl, r0
 800310a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800310e:	2e00      	cmp	r6, #0
 8003110:	d158      	bne.n	80031c4 <_dtoa_r+0x4e4>
 8003112:	4b7e      	ldr	r3, [pc, #504]	; (800330c <_dtoa_r+0x62c>)
 8003114:	2200      	movs	r2, #0
 8003116:	4640      	mov	r0, r8
 8003118:	4649      	mov	r1, r9
 800311a:	f7fd f8d5 	bl	80002c8 <__aeabi_dsub>
 800311e:	4652      	mov	r2, sl
 8003120:	465b      	mov	r3, fp
 8003122:	4680      	mov	r8, r0
 8003124:	4689      	mov	r9, r1
 8003126:	f7fd fd17 	bl	8000b58 <__aeabi_dcmpgt>
 800312a:	2800      	cmp	r0, #0
 800312c:	f040 8295 	bne.w	800365a <_dtoa_r+0x97a>
 8003130:	4652      	mov	r2, sl
 8003132:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003136:	4640      	mov	r0, r8
 8003138:	4649      	mov	r1, r9
 800313a:	f7fd fcef 	bl	8000b1c <__aeabi_dcmplt>
 800313e:	2800      	cmp	r0, #0
 8003140:	f040 8289 	bne.w	8003656 <_dtoa_r+0x976>
 8003144:	ec5b ab19 	vmov	sl, fp, d9
 8003148:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800314a:	2b00      	cmp	r3, #0
 800314c:	f2c0 8148 	blt.w	80033e0 <_dtoa_r+0x700>
 8003150:	9a00      	ldr	r2, [sp, #0]
 8003152:	2a0e      	cmp	r2, #14
 8003154:	f300 8144 	bgt.w	80033e0 <_dtoa_r+0x700>
 8003158:	4b67      	ldr	r3, [pc, #412]	; (80032f8 <_dtoa_r+0x618>)
 800315a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800315e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003164:	2b00      	cmp	r3, #0
 8003166:	f280 80d5 	bge.w	8003314 <_dtoa_r+0x634>
 800316a:	9b03      	ldr	r3, [sp, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	f300 80d1 	bgt.w	8003314 <_dtoa_r+0x634>
 8003172:	f040 826f 	bne.w	8003654 <_dtoa_r+0x974>
 8003176:	4b65      	ldr	r3, [pc, #404]	; (800330c <_dtoa_r+0x62c>)
 8003178:	2200      	movs	r2, #0
 800317a:	4640      	mov	r0, r8
 800317c:	4649      	mov	r1, r9
 800317e:	f7fd fa5b 	bl	8000638 <__aeabi_dmul>
 8003182:	4652      	mov	r2, sl
 8003184:	465b      	mov	r3, fp
 8003186:	f7fd fcdd 	bl	8000b44 <__aeabi_dcmpge>
 800318a:	9e03      	ldr	r6, [sp, #12]
 800318c:	4637      	mov	r7, r6
 800318e:	2800      	cmp	r0, #0
 8003190:	f040 8245 	bne.w	800361e <_dtoa_r+0x93e>
 8003194:	9d01      	ldr	r5, [sp, #4]
 8003196:	2331      	movs	r3, #49	; 0x31
 8003198:	f805 3b01 	strb.w	r3, [r5], #1
 800319c:	9b00      	ldr	r3, [sp, #0]
 800319e:	3301      	adds	r3, #1
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	e240      	b.n	8003626 <_dtoa_r+0x946>
 80031a4:	07f2      	lsls	r2, r6, #31
 80031a6:	d505      	bpl.n	80031b4 <_dtoa_r+0x4d4>
 80031a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031ac:	f7fd fa44 	bl	8000638 <__aeabi_dmul>
 80031b0:	3501      	adds	r5, #1
 80031b2:	2301      	movs	r3, #1
 80031b4:	1076      	asrs	r6, r6, #1
 80031b6:	3708      	adds	r7, #8
 80031b8:	e777      	b.n	80030aa <_dtoa_r+0x3ca>
 80031ba:	2502      	movs	r5, #2
 80031bc:	e779      	b.n	80030b2 <_dtoa_r+0x3d2>
 80031be:	9f00      	ldr	r7, [sp, #0]
 80031c0:	9e03      	ldr	r6, [sp, #12]
 80031c2:	e794      	b.n	80030ee <_dtoa_r+0x40e>
 80031c4:	9901      	ldr	r1, [sp, #4]
 80031c6:	4b4c      	ldr	r3, [pc, #304]	; (80032f8 <_dtoa_r+0x618>)
 80031c8:	4431      	add	r1, r6
 80031ca:	910d      	str	r1, [sp, #52]	; 0x34
 80031cc:	9908      	ldr	r1, [sp, #32]
 80031ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80031d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80031d6:	2900      	cmp	r1, #0
 80031d8:	d043      	beq.n	8003262 <_dtoa_r+0x582>
 80031da:	494d      	ldr	r1, [pc, #308]	; (8003310 <_dtoa_r+0x630>)
 80031dc:	2000      	movs	r0, #0
 80031de:	f7fd fb55 	bl	800088c <__aeabi_ddiv>
 80031e2:	4652      	mov	r2, sl
 80031e4:	465b      	mov	r3, fp
 80031e6:	f7fd f86f 	bl	80002c8 <__aeabi_dsub>
 80031ea:	9d01      	ldr	r5, [sp, #4]
 80031ec:	4682      	mov	sl, r0
 80031ee:	468b      	mov	fp, r1
 80031f0:	4649      	mov	r1, r9
 80031f2:	4640      	mov	r0, r8
 80031f4:	f7fd fcd0 	bl	8000b98 <__aeabi_d2iz>
 80031f8:	4606      	mov	r6, r0
 80031fa:	f7fd f9b3 	bl	8000564 <__aeabi_i2d>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4640      	mov	r0, r8
 8003204:	4649      	mov	r1, r9
 8003206:	f7fd f85f 	bl	80002c8 <__aeabi_dsub>
 800320a:	3630      	adds	r6, #48	; 0x30
 800320c:	f805 6b01 	strb.w	r6, [r5], #1
 8003210:	4652      	mov	r2, sl
 8003212:	465b      	mov	r3, fp
 8003214:	4680      	mov	r8, r0
 8003216:	4689      	mov	r9, r1
 8003218:	f7fd fc80 	bl	8000b1c <__aeabi_dcmplt>
 800321c:	2800      	cmp	r0, #0
 800321e:	d163      	bne.n	80032e8 <_dtoa_r+0x608>
 8003220:	4642      	mov	r2, r8
 8003222:	464b      	mov	r3, r9
 8003224:	4936      	ldr	r1, [pc, #216]	; (8003300 <_dtoa_r+0x620>)
 8003226:	2000      	movs	r0, #0
 8003228:	f7fd f84e 	bl	80002c8 <__aeabi_dsub>
 800322c:	4652      	mov	r2, sl
 800322e:	465b      	mov	r3, fp
 8003230:	f7fd fc74 	bl	8000b1c <__aeabi_dcmplt>
 8003234:	2800      	cmp	r0, #0
 8003236:	f040 80b5 	bne.w	80033a4 <_dtoa_r+0x6c4>
 800323a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800323c:	429d      	cmp	r5, r3
 800323e:	d081      	beq.n	8003144 <_dtoa_r+0x464>
 8003240:	4b30      	ldr	r3, [pc, #192]	; (8003304 <_dtoa_r+0x624>)
 8003242:	2200      	movs	r2, #0
 8003244:	4650      	mov	r0, sl
 8003246:	4659      	mov	r1, fp
 8003248:	f7fd f9f6 	bl	8000638 <__aeabi_dmul>
 800324c:	4b2d      	ldr	r3, [pc, #180]	; (8003304 <_dtoa_r+0x624>)
 800324e:	4682      	mov	sl, r0
 8003250:	468b      	mov	fp, r1
 8003252:	4640      	mov	r0, r8
 8003254:	4649      	mov	r1, r9
 8003256:	2200      	movs	r2, #0
 8003258:	f7fd f9ee 	bl	8000638 <__aeabi_dmul>
 800325c:	4680      	mov	r8, r0
 800325e:	4689      	mov	r9, r1
 8003260:	e7c6      	b.n	80031f0 <_dtoa_r+0x510>
 8003262:	4650      	mov	r0, sl
 8003264:	4659      	mov	r1, fp
 8003266:	f7fd f9e7 	bl	8000638 <__aeabi_dmul>
 800326a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800326c:	9d01      	ldr	r5, [sp, #4]
 800326e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003270:	4682      	mov	sl, r0
 8003272:	468b      	mov	fp, r1
 8003274:	4649      	mov	r1, r9
 8003276:	4640      	mov	r0, r8
 8003278:	f7fd fc8e 	bl	8000b98 <__aeabi_d2iz>
 800327c:	4606      	mov	r6, r0
 800327e:	f7fd f971 	bl	8000564 <__aeabi_i2d>
 8003282:	3630      	adds	r6, #48	; 0x30
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4640      	mov	r0, r8
 800328a:	4649      	mov	r1, r9
 800328c:	f7fd f81c 	bl	80002c8 <__aeabi_dsub>
 8003290:	f805 6b01 	strb.w	r6, [r5], #1
 8003294:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003296:	429d      	cmp	r5, r3
 8003298:	4680      	mov	r8, r0
 800329a:	4689      	mov	r9, r1
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	d124      	bne.n	80032ec <_dtoa_r+0x60c>
 80032a2:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <_dtoa_r+0x630>)
 80032a4:	4650      	mov	r0, sl
 80032a6:	4659      	mov	r1, fp
 80032a8:	f7fd f810 	bl	80002cc <__adddf3>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4640      	mov	r0, r8
 80032b2:	4649      	mov	r1, r9
 80032b4:	f7fd fc50 	bl	8000b58 <__aeabi_dcmpgt>
 80032b8:	2800      	cmp	r0, #0
 80032ba:	d173      	bne.n	80033a4 <_dtoa_r+0x6c4>
 80032bc:	4652      	mov	r2, sl
 80032be:	465b      	mov	r3, fp
 80032c0:	4913      	ldr	r1, [pc, #76]	; (8003310 <_dtoa_r+0x630>)
 80032c2:	2000      	movs	r0, #0
 80032c4:	f7fd f800 	bl	80002c8 <__aeabi_dsub>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4640      	mov	r0, r8
 80032ce:	4649      	mov	r1, r9
 80032d0:	f7fd fc24 	bl	8000b1c <__aeabi_dcmplt>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	f43f af35 	beq.w	8003144 <_dtoa_r+0x464>
 80032da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80032dc:	1e6b      	subs	r3, r5, #1
 80032de:	930f      	str	r3, [sp, #60]	; 0x3c
 80032e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80032e4:	2b30      	cmp	r3, #48	; 0x30
 80032e6:	d0f8      	beq.n	80032da <_dtoa_r+0x5fa>
 80032e8:	9700      	str	r7, [sp, #0]
 80032ea:	e049      	b.n	8003380 <_dtoa_r+0x6a0>
 80032ec:	4b05      	ldr	r3, [pc, #20]	; (8003304 <_dtoa_r+0x624>)
 80032ee:	f7fd f9a3 	bl	8000638 <__aeabi_dmul>
 80032f2:	4680      	mov	r8, r0
 80032f4:	4689      	mov	r9, r1
 80032f6:	e7bd      	b.n	8003274 <_dtoa_r+0x594>
 80032f8:	08004ea8 	.word	0x08004ea8
 80032fc:	08004e80 	.word	0x08004e80
 8003300:	3ff00000 	.word	0x3ff00000
 8003304:	40240000 	.word	0x40240000
 8003308:	401c0000 	.word	0x401c0000
 800330c:	40140000 	.word	0x40140000
 8003310:	3fe00000 	.word	0x3fe00000
 8003314:	9d01      	ldr	r5, [sp, #4]
 8003316:	4656      	mov	r6, sl
 8003318:	465f      	mov	r7, fp
 800331a:	4642      	mov	r2, r8
 800331c:	464b      	mov	r3, r9
 800331e:	4630      	mov	r0, r6
 8003320:	4639      	mov	r1, r7
 8003322:	f7fd fab3 	bl	800088c <__aeabi_ddiv>
 8003326:	f7fd fc37 	bl	8000b98 <__aeabi_d2iz>
 800332a:	4682      	mov	sl, r0
 800332c:	f7fd f91a 	bl	8000564 <__aeabi_i2d>
 8003330:	4642      	mov	r2, r8
 8003332:	464b      	mov	r3, r9
 8003334:	f7fd f980 	bl	8000638 <__aeabi_dmul>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4630      	mov	r0, r6
 800333e:	4639      	mov	r1, r7
 8003340:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8003344:	f7fc ffc0 	bl	80002c8 <__aeabi_dsub>
 8003348:	f805 6b01 	strb.w	r6, [r5], #1
 800334c:	9e01      	ldr	r6, [sp, #4]
 800334e:	9f03      	ldr	r7, [sp, #12]
 8003350:	1bae      	subs	r6, r5, r6
 8003352:	42b7      	cmp	r7, r6
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	d135      	bne.n	80033c6 <_dtoa_r+0x6e6>
 800335a:	f7fc ffb7 	bl	80002cc <__adddf3>
 800335e:	4642      	mov	r2, r8
 8003360:	464b      	mov	r3, r9
 8003362:	4606      	mov	r6, r0
 8003364:	460f      	mov	r7, r1
 8003366:	f7fd fbf7 	bl	8000b58 <__aeabi_dcmpgt>
 800336a:	b9d0      	cbnz	r0, 80033a2 <_dtoa_r+0x6c2>
 800336c:	4642      	mov	r2, r8
 800336e:	464b      	mov	r3, r9
 8003370:	4630      	mov	r0, r6
 8003372:	4639      	mov	r1, r7
 8003374:	f7fd fbc8 	bl	8000b08 <__aeabi_dcmpeq>
 8003378:	b110      	cbz	r0, 8003380 <_dtoa_r+0x6a0>
 800337a:	f01a 0f01 	tst.w	sl, #1
 800337e:	d110      	bne.n	80033a2 <_dtoa_r+0x6c2>
 8003380:	4620      	mov	r0, r4
 8003382:	ee18 1a10 	vmov	r1, s16
 8003386:	f000 faf3 	bl	8003970 <_Bfree>
 800338a:	2300      	movs	r3, #0
 800338c:	9800      	ldr	r0, [sp, #0]
 800338e:	702b      	strb	r3, [r5, #0]
 8003390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003392:	3001      	adds	r0, #1
 8003394:	6018      	str	r0, [r3, #0]
 8003396:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003398:	2b00      	cmp	r3, #0
 800339a:	f43f acf1 	beq.w	8002d80 <_dtoa_r+0xa0>
 800339e:	601d      	str	r5, [r3, #0]
 80033a0:	e4ee      	b.n	8002d80 <_dtoa_r+0xa0>
 80033a2:	9f00      	ldr	r7, [sp, #0]
 80033a4:	462b      	mov	r3, r5
 80033a6:	461d      	mov	r5, r3
 80033a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80033ac:	2a39      	cmp	r2, #57	; 0x39
 80033ae:	d106      	bne.n	80033be <_dtoa_r+0x6de>
 80033b0:	9a01      	ldr	r2, [sp, #4]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d1f7      	bne.n	80033a6 <_dtoa_r+0x6c6>
 80033b6:	9901      	ldr	r1, [sp, #4]
 80033b8:	2230      	movs	r2, #48	; 0x30
 80033ba:	3701      	adds	r7, #1
 80033bc:	700a      	strb	r2, [r1, #0]
 80033be:	781a      	ldrb	r2, [r3, #0]
 80033c0:	3201      	adds	r2, #1
 80033c2:	701a      	strb	r2, [r3, #0]
 80033c4:	e790      	b.n	80032e8 <_dtoa_r+0x608>
 80033c6:	4ba6      	ldr	r3, [pc, #664]	; (8003660 <_dtoa_r+0x980>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	f7fd f935 	bl	8000638 <__aeabi_dmul>
 80033ce:	2200      	movs	r2, #0
 80033d0:	2300      	movs	r3, #0
 80033d2:	4606      	mov	r6, r0
 80033d4:	460f      	mov	r7, r1
 80033d6:	f7fd fb97 	bl	8000b08 <__aeabi_dcmpeq>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d09d      	beq.n	800331a <_dtoa_r+0x63a>
 80033de:	e7cf      	b.n	8003380 <_dtoa_r+0x6a0>
 80033e0:	9a08      	ldr	r2, [sp, #32]
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	f000 80d7 	beq.w	8003596 <_dtoa_r+0x8b6>
 80033e8:	9a06      	ldr	r2, [sp, #24]
 80033ea:	2a01      	cmp	r2, #1
 80033ec:	f300 80ba 	bgt.w	8003564 <_dtoa_r+0x884>
 80033f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033f2:	2a00      	cmp	r2, #0
 80033f4:	f000 80b2 	beq.w	800355c <_dtoa_r+0x87c>
 80033f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80033fc:	9e07      	ldr	r6, [sp, #28]
 80033fe:	9d04      	ldr	r5, [sp, #16]
 8003400:	9a04      	ldr	r2, [sp, #16]
 8003402:	441a      	add	r2, r3
 8003404:	9204      	str	r2, [sp, #16]
 8003406:	9a05      	ldr	r2, [sp, #20]
 8003408:	2101      	movs	r1, #1
 800340a:	441a      	add	r2, r3
 800340c:	4620      	mov	r0, r4
 800340e:	9205      	str	r2, [sp, #20]
 8003410:	f000 fb66 	bl	8003ae0 <__i2b>
 8003414:	4607      	mov	r7, r0
 8003416:	2d00      	cmp	r5, #0
 8003418:	dd0c      	ble.n	8003434 <_dtoa_r+0x754>
 800341a:	9b05      	ldr	r3, [sp, #20]
 800341c:	2b00      	cmp	r3, #0
 800341e:	dd09      	ble.n	8003434 <_dtoa_r+0x754>
 8003420:	42ab      	cmp	r3, r5
 8003422:	9a04      	ldr	r2, [sp, #16]
 8003424:	bfa8      	it	ge
 8003426:	462b      	movge	r3, r5
 8003428:	1ad2      	subs	r2, r2, r3
 800342a:	9204      	str	r2, [sp, #16]
 800342c:	9a05      	ldr	r2, [sp, #20]
 800342e:	1aed      	subs	r5, r5, r3
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	9305      	str	r3, [sp, #20]
 8003434:	9b07      	ldr	r3, [sp, #28]
 8003436:	b31b      	cbz	r3, 8003480 <_dtoa_r+0x7a0>
 8003438:	9b08      	ldr	r3, [sp, #32]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 80af 	beq.w	800359e <_dtoa_r+0x8be>
 8003440:	2e00      	cmp	r6, #0
 8003442:	dd13      	ble.n	800346c <_dtoa_r+0x78c>
 8003444:	4639      	mov	r1, r7
 8003446:	4632      	mov	r2, r6
 8003448:	4620      	mov	r0, r4
 800344a:	f000 fc09 	bl	8003c60 <__pow5mult>
 800344e:	ee18 2a10 	vmov	r2, s16
 8003452:	4601      	mov	r1, r0
 8003454:	4607      	mov	r7, r0
 8003456:	4620      	mov	r0, r4
 8003458:	f000 fb58 	bl	8003b0c <__multiply>
 800345c:	ee18 1a10 	vmov	r1, s16
 8003460:	4680      	mov	r8, r0
 8003462:	4620      	mov	r0, r4
 8003464:	f000 fa84 	bl	8003970 <_Bfree>
 8003468:	ee08 8a10 	vmov	s16, r8
 800346c:	9b07      	ldr	r3, [sp, #28]
 800346e:	1b9a      	subs	r2, r3, r6
 8003470:	d006      	beq.n	8003480 <_dtoa_r+0x7a0>
 8003472:	ee18 1a10 	vmov	r1, s16
 8003476:	4620      	mov	r0, r4
 8003478:	f000 fbf2 	bl	8003c60 <__pow5mult>
 800347c:	ee08 0a10 	vmov	s16, r0
 8003480:	2101      	movs	r1, #1
 8003482:	4620      	mov	r0, r4
 8003484:	f000 fb2c 	bl	8003ae0 <__i2b>
 8003488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800348a:	2b00      	cmp	r3, #0
 800348c:	4606      	mov	r6, r0
 800348e:	f340 8088 	ble.w	80035a2 <_dtoa_r+0x8c2>
 8003492:	461a      	mov	r2, r3
 8003494:	4601      	mov	r1, r0
 8003496:	4620      	mov	r0, r4
 8003498:	f000 fbe2 	bl	8003c60 <__pow5mult>
 800349c:	9b06      	ldr	r3, [sp, #24]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	4606      	mov	r6, r0
 80034a2:	f340 8081 	ble.w	80035a8 <_dtoa_r+0x8c8>
 80034a6:	f04f 0800 	mov.w	r8, #0
 80034aa:	6933      	ldr	r3, [r6, #16]
 80034ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80034b0:	6918      	ldr	r0, [r3, #16]
 80034b2:	f000 fac5 	bl	8003a40 <__hi0bits>
 80034b6:	f1c0 0020 	rsb	r0, r0, #32
 80034ba:	9b05      	ldr	r3, [sp, #20]
 80034bc:	4418      	add	r0, r3
 80034be:	f010 001f 	ands.w	r0, r0, #31
 80034c2:	f000 8092 	beq.w	80035ea <_dtoa_r+0x90a>
 80034c6:	f1c0 0320 	rsb	r3, r0, #32
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	f340 808a 	ble.w	80035e4 <_dtoa_r+0x904>
 80034d0:	f1c0 001c 	rsb	r0, r0, #28
 80034d4:	9b04      	ldr	r3, [sp, #16]
 80034d6:	4403      	add	r3, r0
 80034d8:	9304      	str	r3, [sp, #16]
 80034da:	9b05      	ldr	r3, [sp, #20]
 80034dc:	4403      	add	r3, r0
 80034de:	4405      	add	r5, r0
 80034e0:	9305      	str	r3, [sp, #20]
 80034e2:	9b04      	ldr	r3, [sp, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dd07      	ble.n	80034f8 <_dtoa_r+0x818>
 80034e8:	ee18 1a10 	vmov	r1, s16
 80034ec:	461a      	mov	r2, r3
 80034ee:	4620      	mov	r0, r4
 80034f0:	f000 fc10 	bl	8003d14 <__lshift>
 80034f4:	ee08 0a10 	vmov	s16, r0
 80034f8:	9b05      	ldr	r3, [sp, #20]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	dd05      	ble.n	800350a <_dtoa_r+0x82a>
 80034fe:	4631      	mov	r1, r6
 8003500:	461a      	mov	r2, r3
 8003502:	4620      	mov	r0, r4
 8003504:	f000 fc06 	bl	8003d14 <__lshift>
 8003508:	4606      	mov	r6, r0
 800350a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800350c:	2b00      	cmp	r3, #0
 800350e:	d06e      	beq.n	80035ee <_dtoa_r+0x90e>
 8003510:	ee18 0a10 	vmov	r0, s16
 8003514:	4631      	mov	r1, r6
 8003516:	f000 fc6d 	bl	8003df4 <__mcmp>
 800351a:	2800      	cmp	r0, #0
 800351c:	da67      	bge.n	80035ee <_dtoa_r+0x90e>
 800351e:	9b00      	ldr	r3, [sp, #0]
 8003520:	3b01      	subs	r3, #1
 8003522:	ee18 1a10 	vmov	r1, s16
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	220a      	movs	r2, #10
 800352a:	2300      	movs	r3, #0
 800352c:	4620      	mov	r0, r4
 800352e:	f000 fa41 	bl	80039b4 <__multadd>
 8003532:	9b08      	ldr	r3, [sp, #32]
 8003534:	ee08 0a10 	vmov	s16, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 81b1 	beq.w	80038a0 <_dtoa_r+0xbc0>
 800353e:	2300      	movs	r3, #0
 8003540:	4639      	mov	r1, r7
 8003542:	220a      	movs	r2, #10
 8003544:	4620      	mov	r0, r4
 8003546:	f000 fa35 	bl	80039b4 <__multadd>
 800354a:	9b02      	ldr	r3, [sp, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	4607      	mov	r7, r0
 8003550:	f300 808e 	bgt.w	8003670 <_dtoa_r+0x990>
 8003554:	9b06      	ldr	r3, [sp, #24]
 8003556:	2b02      	cmp	r3, #2
 8003558:	dc51      	bgt.n	80035fe <_dtoa_r+0x91e>
 800355a:	e089      	b.n	8003670 <_dtoa_r+0x990>
 800355c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800355e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003562:	e74b      	b.n	80033fc <_dtoa_r+0x71c>
 8003564:	9b03      	ldr	r3, [sp, #12]
 8003566:	1e5e      	subs	r6, r3, #1
 8003568:	9b07      	ldr	r3, [sp, #28]
 800356a:	42b3      	cmp	r3, r6
 800356c:	bfbf      	itttt	lt
 800356e:	9b07      	ldrlt	r3, [sp, #28]
 8003570:	9607      	strlt	r6, [sp, #28]
 8003572:	1af2      	sublt	r2, r6, r3
 8003574:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003576:	bfb6      	itet	lt
 8003578:	189b      	addlt	r3, r3, r2
 800357a:	1b9e      	subge	r6, r3, r6
 800357c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800357e:	9b03      	ldr	r3, [sp, #12]
 8003580:	bfb8      	it	lt
 8003582:	2600      	movlt	r6, #0
 8003584:	2b00      	cmp	r3, #0
 8003586:	bfb7      	itett	lt
 8003588:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800358c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8003590:	1a9d      	sublt	r5, r3, r2
 8003592:	2300      	movlt	r3, #0
 8003594:	e734      	b.n	8003400 <_dtoa_r+0x720>
 8003596:	9e07      	ldr	r6, [sp, #28]
 8003598:	9d04      	ldr	r5, [sp, #16]
 800359a:	9f08      	ldr	r7, [sp, #32]
 800359c:	e73b      	b.n	8003416 <_dtoa_r+0x736>
 800359e:	9a07      	ldr	r2, [sp, #28]
 80035a0:	e767      	b.n	8003472 <_dtoa_r+0x792>
 80035a2:	9b06      	ldr	r3, [sp, #24]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	dc18      	bgt.n	80035da <_dtoa_r+0x8fa>
 80035a8:	f1ba 0f00 	cmp.w	sl, #0
 80035ac:	d115      	bne.n	80035da <_dtoa_r+0x8fa>
 80035ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80035b2:	b993      	cbnz	r3, 80035da <_dtoa_r+0x8fa>
 80035b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80035b8:	0d1b      	lsrs	r3, r3, #20
 80035ba:	051b      	lsls	r3, r3, #20
 80035bc:	b183      	cbz	r3, 80035e0 <_dtoa_r+0x900>
 80035be:	9b04      	ldr	r3, [sp, #16]
 80035c0:	3301      	adds	r3, #1
 80035c2:	9304      	str	r3, [sp, #16]
 80035c4:	9b05      	ldr	r3, [sp, #20]
 80035c6:	3301      	adds	r3, #1
 80035c8:	9305      	str	r3, [sp, #20]
 80035ca:	f04f 0801 	mov.w	r8, #1
 80035ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f47f af6a 	bne.w	80034aa <_dtoa_r+0x7ca>
 80035d6:	2001      	movs	r0, #1
 80035d8:	e76f      	b.n	80034ba <_dtoa_r+0x7da>
 80035da:	f04f 0800 	mov.w	r8, #0
 80035de:	e7f6      	b.n	80035ce <_dtoa_r+0x8ee>
 80035e0:	4698      	mov	r8, r3
 80035e2:	e7f4      	b.n	80035ce <_dtoa_r+0x8ee>
 80035e4:	f43f af7d 	beq.w	80034e2 <_dtoa_r+0x802>
 80035e8:	4618      	mov	r0, r3
 80035ea:	301c      	adds	r0, #28
 80035ec:	e772      	b.n	80034d4 <_dtoa_r+0x7f4>
 80035ee:	9b03      	ldr	r3, [sp, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	dc37      	bgt.n	8003664 <_dtoa_r+0x984>
 80035f4:	9b06      	ldr	r3, [sp, #24]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	dd34      	ble.n	8003664 <_dtoa_r+0x984>
 80035fa:	9b03      	ldr	r3, [sp, #12]
 80035fc:	9302      	str	r3, [sp, #8]
 80035fe:	9b02      	ldr	r3, [sp, #8]
 8003600:	b96b      	cbnz	r3, 800361e <_dtoa_r+0x93e>
 8003602:	4631      	mov	r1, r6
 8003604:	2205      	movs	r2, #5
 8003606:	4620      	mov	r0, r4
 8003608:	f000 f9d4 	bl	80039b4 <__multadd>
 800360c:	4601      	mov	r1, r0
 800360e:	4606      	mov	r6, r0
 8003610:	ee18 0a10 	vmov	r0, s16
 8003614:	f000 fbee 	bl	8003df4 <__mcmp>
 8003618:	2800      	cmp	r0, #0
 800361a:	f73f adbb 	bgt.w	8003194 <_dtoa_r+0x4b4>
 800361e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003620:	9d01      	ldr	r5, [sp, #4]
 8003622:	43db      	mvns	r3, r3
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	f04f 0800 	mov.w	r8, #0
 800362a:	4631      	mov	r1, r6
 800362c:	4620      	mov	r0, r4
 800362e:	f000 f99f 	bl	8003970 <_Bfree>
 8003632:	2f00      	cmp	r7, #0
 8003634:	f43f aea4 	beq.w	8003380 <_dtoa_r+0x6a0>
 8003638:	f1b8 0f00 	cmp.w	r8, #0
 800363c:	d005      	beq.n	800364a <_dtoa_r+0x96a>
 800363e:	45b8      	cmp	r8, r7
 8003640:	d003      	beq.n	800364a <_dtoa_r+0x96a>
 8003642:	4641      	mov	r1, r8
 8003644:	4620      	mov	r0, r4
 8003646:	f000 f993 	bl	8003970 <_Bfree>
 800364a:	4639      	mov	r1, r7
 800364c:	4620      	mov	r0, r4
 800364e:	f000 f98f 	bl	8003970 <_Bfree>
 8003652:	e695      	b.n	8003380 <_dtoa_r+0x6a0>
 8003654:	2600      	movs	r6, #0
 8003656:	4637      	mov	r7, r6
 8003658:	e7e1      	b.n	800361e <_dtoa_r+0x93e>
 800365a:	9700      	str	r7, [sp, #0]
 800365c:	4637      	mov	r7, r6
 800365e:	e599      	b.n	8003194 <_dtoa_r+0x4b4>
 8003660:	40240000 	.word	0x40240000
 8003664:	9b08      	ldr	r3, [sp, #32]
 8003666:	2b00      	cmp	r3, #0
 8003668:	f000 80ca 	beq.w	8003800 <_dtoa_r+0xb20>
 800366c:	9b03      	ldr	r3, [sp, #12]
 800366e:	9302      	str	r3, [sp, #8]
 8003670:	2d00      	cmp	r5, #0
 8003672:	dd05      	ble.n	8003680 <_dtoa_r+0x9a0>
 8003674:	4639      	mov	r1, r7
 8003676:	462a      	mov	r2, r5
 8003678:	4620      	mov	r0, r4
 800367a:	f000 fb4b 	bl	8003d14 <__lshift>
 800367e:	4607      	mov	r7, r0
 8003680:	f1b8 0f00 	cmp.w	r8, #0
 8003684:	d05b      	beq.n	800373e <_dtoa_r+0xa5e>
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4620      	mov	r0, r4
 800368a:	f000 f931 	bl	80038f0 <_Balloc>
 800368e:	4605      	mov	r5, r0
 8003690:	b928      	cbnz	r0, 800369e <_dtoa_r+0x9be>
 8003692:	4b87      	ldr	r3, [pc, #540]	; (80038b0 <_dtoa_r+0xbd0>)
 8003694:	4602      	mov	r2, r0
 8003696:	f240 21ea 	movw	r1, #746	; 0x2ea
 800369a:	f7ff bb3b 	b.w	8002d14 <_dtoa_r+0x34>
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	3202      	adds	r2, #2
 80036a2:	0092      	lsls	r2, r2, #2
 80036a4:	f107 010c 	add.w	r1, r7, #12
 80036a8:	300c      	adds	r0, #12
 80036aa:	f000 f913 	bl	80038d4 <memcpy>
 80036ae:	2201      	movs	r2, #1
 80036b0:	4629      	mov	r1, r5
 80036b2:	4620      	mov	r0, r4
 80036b4:	f000 fb2e 	bl	8003d14 <__lshift>
 80036b8:	9b01      	ldr	r3, [sp, #4]
 80036ba:	f103 0901 	add.w	r9, r3, #1
 80036be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80036c2:	4413      	add	r3, r2
 80036c4:	9305      	str	r3, [sp, #20]
 80036c6:	f00a 0301 	and.w	r3, sl, #1
 80036ca:	46b8      	mov	r8, r7
 80036cc:	9304      	str	r3, [sp, #16]
 80036ce:	4607      	mov	r7, r0
 80036d0:	4631      	mov	r1, r6
 80036d2:	ee18 0a10 	vmov	r0, s16
 80036d6:	f7ff fa77 	bl	8002bc8 <quorem>
 80036da:	4641      	mov	r1, r8
 80036dc:	9002      	str	r0, [sp, #8]
 80036de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80036e2:	ee18 0a10 	vmov	r0, s16
 80036e6:	f000 fb85 	bl	8003df4 <__mcmp>
 80036ea:	463a      	mov	r2, r7
 80036ec:	9003      	str	r0, [sp, #12]
 80036ee:	4631      	mov	r1, r6
 80036f0:	4620      	mov	r0, r4
 80036f2:	f000 fb9b 	bl	8003e2c <__mdiff>
 80036f6:	68c2      	ldr	r2, [r0, #12]
 80036f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80036fc:	4605      	mov	r5, r0
 80036fe:	bb02      	cbnz	r2, 8003742 <_dtoa_r+0xa62>
 8003700:	4601      	mov	r1, r0
 8003702:	ee18 0a10 	vmov	r0, s16
 8003706:	f000 fb75 	bl	8003df4 <__mcmp>
 800370a:	4602      	mov	r2, r0
 800370c:	4629      	mov	r1, r5
 800370e:	4620      	mov	r0, r4
 8003710:	9207      	str	r2, [sp, #28]
 8003712:	f000 f92d 	bl	8003970 <_Bfree>
 8003716:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800371a:	ea43 0102 	orr.w	r1, r3, r2
 800371e:	9b04      	ldr	r3, [sp, #16]
 8003720:	430b      	orrs	r3, r1
 8003722:	464d      	mov	r5, r9
 8003724:	d10f      	bne.n	8003746 <_dtoa_r+0xa66>
 8003726:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800372a:	d02a      	beq.n	8003782 <_dtoa_r+0xaa2>
 800372c:	9b03      	ldr	r3, [sp, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	dd02      	ble.n	8003738 <_dtoa_r+0xa58>
 8003732:	9b02      	ldr	r3, [sp, #8]
 8003734:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8003738:	f88b a000 	strb.w	sl, [fp]
 800373c:	e775      	b.n	800362a <_dtoa_r+0x94a>
 800373e:	4638      	mov	r0, r7
 8003740:	e7ba      	b.n	80036b8 <_dtoa_r+0x9d8>
 8003742:	2201      	movs	r2, #1
 8003744:	e7e2      	b.n	800370c <_dtoa_r+0xa2c>
 8003746:	9b03      	ldr	r3, [sp, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	db04      	blt.n	8003756 <_dtoa_r+0xa76>
 800374c:	9906      	ldr	r1, [sp, #24]
 800374e:	430b      	orrs	r3, r1
 8003750:	9904      	ldr	r1, [sp, #16]
 8003752:	430b      	orrs	r3, r1
 8003754:	d122      	bne.n	800379c <_dtoa_r+0xabc>
 8003756:	2a00      	cmp	r2, #0
 8003758:	ddee      	ble.n	8003738 <_dtoa_r+0xa58>
 800375a:	ee18 1a10 	vmov	r1, s16
 800375e:	2201      	movs	r2, #1
 8003760:	4620      	mov	r0, r4
 8003762:	f000 fad7 	bl	8003d14 <__lshift>
 8003766:	4631      	mov	r1, r6
 8003768:	ee08 0a10 	vmov	s16, r0
 800376c:	f000 fb42 	bl	8003df4 <__mcmp>
 8003770:	2800      	cmp	r0, #0
 8003772:	dc03      	bgt.n	800377c <_dtoa_r+0xa9c>
 8003774:	d1e0      	bne.n	8003738 <_dtoa_r+0xa58>
 8003776:	f01a 0f01 	tst.w	sl, #1
 800377a:	d0dd      	beq.n	8003738 <_dtoa_r+0xa58>
 800377c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003780:	d1d7      	bne.n	8003732 <_dtoa_r+0xa52>
 8003782:	2339      	movs	r3, #57	; 0x39
 8003784:	f88b 3000 	strb.w	r3, [fp]
 8003788:	462b      	mov	r3, r5
 800378a:	461d      	mov	r5, r3
 800378c:	3b01      	subs	r3, #1
 800378e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003792:	2a39      	cmp	r2, #57	; 0x39
 8003794:	d071      	beq.n	800387a <_dtoa_r+0xb9a>
 8003796:	3201      	adds	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
 800379a:	e746      	b.n	800362a <_dtoa_r+0x94a>
 800379c:	2a00      	cmp	r2, #0
 800379e:	dd07      	ble.n	80037b0 <_dtoa_r+0xad0>
 80037a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80037a4:	d0ed      	beq.n	8003782 <_dtoa_r+0xaa2>
 80037a6:	f10a 0301 	add.w	r3, sl, #1
 80037aa:	f88b 3000 	strb.w	r3, [fp]
 80037ae:	e73c      	b.n	800362a <_dtoa_r+0x94a>
 80037b0:	9b05      	ldr	r3, [sp, #20]
 80037b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80037b6:	4599      	cmp	r9, r3
 80037b8:	d047      	beq.n	800384a <_dtoa_r+0xb6a>
 80037ba:	ee18 1a10 	vmov	r1, s16
 80037be:	2300      	movs	r3, #0
 80037c0:	220a      	movs	r2, #10
 80037c2:	4620      	mov	r0, r4
 80037c4:	f000 f8f6 	bl	80039b4 <__multadd>
 80037c8:	45b8      	cmp	r8, r7
 80037ca:	ee08 0a10 	vmov	s16, r0
 80037ce:	f04f 0300 	mov.w	r3, #0
 80037d2:	f04f 020a 	mov.w	r2, #10
 80037d6:	4641      	mov	r1, r8
 80037d8:	4620      	mov	r0, r4
 80037da:	d106      	bne.n	80037ea <_dtoa_r+0xb0a>
 80037dc:	f000 f8ea 	bl	80039b4 <__multadd>
 80037e0:	4680      	mov	r8, r0
 80037e2:	4607      	mov	r7, r0
 80037e4:	f109 0901 	add.w	r9, r9, #1
 80037e8:	e772      	b.n	80036d0 <_dtoa_r+0x9f0>
 80037ea:	f000 f8e3 	bl	80039b4 <__multadd>
 80037ee:	4639      	mov	r1, r7
 80037f0:	4680      	mov	r8, r0
 80037f2:	2300      	movs	r3, #0
 80037f4:	220a      	movs	r2, #10
 80037f6:	4620      	mov	r0, r4
 80037f8:	f000 f8dc 	bl	80039b4 <__multadd>
 80037fc:	4607      	mov	r7, r0
 80037fe:	e7f1      	b.n	80037e4 <_dtoa_r+0xb04>
 8003800:	9b03      	ldr	r3, [sp, #12]
 8003802:	9302      	str	r3, [sp, #8]
 8003804:	9d01      	ldr	r5, [sp, #4]
 8003806:	ee18 0a10 	vmov	r0, s16
 800380a:	4631      	mov	r1, r6
 800380c:	f7ff f9dc 	bl	8002bc8 <quorem>
 8003810:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8003814:	9b01      	ldr	r3, [sp, #4]
 8003816:	f805 ab01 	strb.w	sl, [r5], #1
 800381a:	1aea      	subs	r2, r5, r3
 800381c:	9b02      	ldr	r3, [sp, #8]
 800381e:	4293      	cmp	r3, r2
 8003820:	dd09      	ble.n	8003836 <_dtoa_r+0xb56>
 8003822:	ee18 1a10 	vmov	r1, s16
 8003826:	2300      	movs	r3, #0
 8003828:	220a      	movs	r2, #10
 800382a:	4620      	mov	r0, r4
 800382c:	f000 f8c2 	bl	80039b4 <__multadd>
 8003830:	ee08 0a10 	vmov	s16, r0
 8003834:	e7e7      	b.n	8003806 <_dtoa_r+0xb26>
 8003836:	9b02      	ldr	r3, [sp, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	bfc8      	it	gt
 800383c:	461d      	movgt	r5, r3
 800383e:	9b01      	ldr	r3, [sp, #4]
 8003840:	bfd8      	it	le
 8003842:	2501      	movle	r5, #1
 8003844:	441d      	add	r5, r3
 8003846:	f04f 0800 	mov.w	r8, #0
 800384a:	ee18 1a10 	vmov	r1, s16
 800384e:	2201      	movs	r2, #1
 8003850:	4620      	mov	r0, r4
 8003852:	f000 fa5f 	bl	8003d14 <__lshift>
 8003856:	4631      	mov	r1, r6
 8003858:	ee08 0a10 	vmov	s16, r0
 800385c:	f000 faca 	bl	8003df4 <__mcmp>
 8003860:	2800      	cmp	r0, #0
 8003862:	dc91      	bgt.n	8003788 <_dtoa_r+0xaa8>
 8003864:	d102      	bne.n	800386c <_dtoa_r+0xb8c>
 8003866:	f01a 0f01 	tst.w	sl, #1
 800386a:	d18d      	bne.n	8003788 <_dtoa_r+0xaa8>
 800386c:	462b      	mov	r3, r5
 800386e:	461d      	mov	r5, r3
 8003870:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003874:	2a30      	cmp	r2, #48	; 0x30
 8003876:	d0fa      	beq.n	800386e <_dtoa_r+0xb8e>
 8003878:	e6d7      	b.n	800362a <_dtoa_r+0x94a>
 800387a:	9a01      	ldr	r2, [sp, #4]
 800387c:	429a      	cmp	r2, r3
 800387e:	d184      	bne.n	800378a <_dtoa_r+0xaaa>
 8003880:	9b00      	ldr	r3, [sp, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	2331      	movs	r3, #49	; 0x31
 8003888:	7013      	strb	r3, [r2, #0]
 800388a:	e6ce      	b.n	800362a <_dtoa_r+0x94a>
 800388c:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <_dtoa_r+0xbd4>)
 800388e:	f7ff ba95 	b.w	8002dbc <_dtoa_r+0xdc>
 8003892:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003894:	2b00      	cmp	r3, #0
 8003896:	f47f aa6e 	bne.w	8002d76 <_dtoa_r+0x96>
 800389a:	4b07      	ldr	r3, [pc, #28]	; (80038b8 <_dtoa_r+0xbd8>)
 800389c:	f7ff ba8e 	b.w	8002dbc <_dtoa_r+0xdc>
 80038a0:	9b02      	ldr	r3, [sp, #8]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	dcae      	bgt.n	8003804 <_dtoa_r+0xb24>
 80038a6:	9b06      	ldr	r3, [sp, #24]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	f73f aea8 	bgt.w	80035fe <_dtoa_r+0x91e>
 80038ae:	e7a9      	b.n	8003804 <_dtoa_r+0xb24>
 80038b0:	08004e0f 	.word	0x08004e0f
 80038b4:	08004d6c 	.word	0x08004d6c
 80038b8:	08004d90 	.word	0x08004d90

080038bc <_localeconv_r>:
 80038bc:	4800      	ldr	r0, [pc, #0]	; (80038c0 <_localeconv_r+0x4>)
 80038be:	4770      	bx	lr
 80038c0:	20000160 	.word	0x20000160

080038c4 <malloc>:
 80038c4:	4b02      	ldr	r3, [pc, #8]	; (80038d0 <malloc+0xc>)
 80038c6:	4601      	mov	r1, r0
 80038c8:	6818      	ldr	r0, [r3, #0]
 80038ca:	f000 bc17 	b.w	80040fc <_malloc_r>
 80038ce:	bf00      	nop
 80038d0:	2000000c 	.word	0x2000000c

080038d4 <memcpy>:
 80038d4:	440a      	add	r2, r1
 80038d6:	4291      	cmp	r1, r2
 80038d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80038dc:	d100      	bne.n	80038e0 <memcpy+0xc>
 80038de:	4770      	bx	lr
 80038e0:	b510      	push	{r4, lr}
 80038e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038ea:	4291      	cmp	r1, r2
 80038ec:	d1f9      	bne.n	80038e2 <memcpy+0xe>
 80038ee:	bd10      	pop	{r4, pc}

080038f0 <_Balloc>:
 80038f0:	b570      	push	{r4, r5, r6, lr}
 80038f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80038f4:	4604      	mov	r4, r0
 80038f6:	460d      	mov	r5, r1
 80038f8:	b976      	cbnz	r6, 8003918 <_Balloc+0x28>
 80038fa:	2010      	movs	r0, #16
 80038fc:	f7ff ffe2 	bl	80038c4 <malloc>
 8003900:	4602      	mov	r2, r0
 8003902:	6260      	str	r0, [r4, #36]	; 0x24
 8003904:	b920      	cbnz	r0, 8003910 <_Balloc+0x20>
 8003906:	4b18      	ldr	r3, [pc, #96]	; (8003968 <_Balloc+0x78>)
 8003908:	4818      	ldr	r0, [pc, #96]	; (800396c <_Balloc+0x7c>)
 800390a:	2166      	movs	r1, #102	; 0x66
 800390c:	f000 fc7a 	bl	8004204 <__assert_func>
 8003910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003914:	6006      	str	r6, [r0, #0]
 8003916:	60c6      	str	r6, [r0, #12]
 8003918:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800391a:	68f3      	ldr	r3, [r6, #12]
 800391c:	b183      	cbz	r3, 8003940 <_Balloc+0x50>
 800391e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003926:	b9b8      	cbnz	r0, 8003958 <_Balloc+0x68>
 8003928:	2101      	movs	r1, #1
 800392a:	fa01 f605 	lsl.w	r6, r1, r5
 800392e:	1d72      	adds	r2, r6, #5
 8003930:	0092      	lsls	r2, r2, #2
 8003932:	4620      	mov	r0, r4
 8003934:	f000 fb60 	bl	8003ff8 <_calloc_r>
 8003938:	b160      	cbz	r0, 8003954 <_Balloc+0x64>
 800393a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800393e:	e00e      	b.n	800395e <_Balloc+0x6e>
 8003940:	2221      	movs	r2, #33	; 0x21
 8003942:	2104      	movs	r1, #4
 8003944:	4620      	mov	r0, r4
 8003946:	f000 fb57 	bl	8003ff8 <_calloc_r>
 800394a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800394c:	60f0      	str	r0, [r6, #12]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1e4      	bne.n	800391e <_Balloc+0x2e>
 8003954:	2000      	movs	r0, #0
 8003956:	bd70      	pop	{r4, r5, r6, pc}
 8003958:	6802      	ldr	r2, [r0, #0]
 800395a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800395e:	2300      	movs	r3, #0
 8003960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003964:	e7f7      	b.n	8003956 <_Balloc+0x66>
 8003966:	bf00      	nop
 8003968:	08004d9d 	.word	0x08004d9d
 800396c:	08004e20 	.word	0x08004e20

08003970 <_Bfree>:
 8003970:	b570      	push	{r4, r5, r6, lr}
 8003972:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003974:	4605      	mov	r5, r0
 8003976:	460c      	mov	r4, r1
 8003978:	b976      	cbnz	r6, 8003998 <_Bfree+0x28>
 800397a:	2010      	movs	r0, #16
 800397c:	f7ff ffa2 	bl	80038c4 <malloc>
 8003980:	4602      	mov	r2, r0
 8003982:	6268      	str	r0, [r5, #36]	; 0x24
 8003984:	b920      	cbnz	r0, 8003990 <_Bfree+0x20>
 8003986:	4b09      	ldr	r3, [pc, #36]	; (80039ac <_Bfree+0x3c>)
 8003988:	4809      	ldr	r0, [pc, #36]	; (80039b0 <_Bfree+0x40>)
 800398a:	218a      	movs	r1, #138	; 0x8a
 800398c:	f000 fc3a 	bl	8004204 <__assert_func>
 8003990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003994:	6006      	str	r6, [r0, #0]
 8003996:	60c6      	str	r6, [r0, #12]
 8003998:	b13c      	cbz	r4, 80039aa <_Bfree+0x3a>
 800399a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800399c:	6862      	ldr	r2, [r4, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80039a4:	6021      	str	r1, [r4, #0]
 80039a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	08004d9d 	.word	0x08004d9d
 80039b0:	08004e20 	.word	0x08004e20

080039b4 <__multadd>:
 80039b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b8:	690d      	ldr	r5, [r1, #16]
 80039ba:	4607      	mov	r7, r0
 80039bc:	460c      	mov	r4, r1
 80039be:	461e      	mov	r6, r3
 80039c0:	f101 0c14 	add.w	ip, r1, #20
 80039c4:	2000      	movs	r0, #0
 80039c6:	f8dc 3000 	ldr.w	r3, [ip]
 80039ca:	b299      	uxth	r1, r3
 80039cc:	fb02 6101 	mla	r1, r2, r1, r6
 80039d0:	0c1e      	lsrs	r6, r3, #16
 80039d2:	0c0b      	lsrs	r3, r1, #16
 80039d4:	fb02 3306 	mla	r3, r2, r6, r3
 80039d8:	b289      	uxth	r1, r1
 80039da:	3001      	adds	r0, #1
 80039dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80039e0:	4285      	cmp	r5, r0
 80039e2:	f84c 1b04 	str.w	r1, [ip], #4
 80039e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80039ea:	dcec      	bgt.n	80039c6 <__multadd+0x12>
 80039ec:	b30e      	cbz	r6, 8003a32 <__multadd+0x7e>
 80039ee:	68a3      	ldr	r3, [r4, #8]
 80039f0:	42ab      	cmp	r3, r5
 80039f2:	dc19      	bgt.n	8003a28 <__multadd+0x74>
 80039f4:	6861      	ldr	r1, [r4, #4]
 80039f6:	4638      	mov	r0, r7
 80039f8:	3101      	adds	r1, #1
 80039fa:	f7ff ff79 	bl	80038f0 <_Balloc>
 80039fe:	4680      	mov	r8, r0
 8003a00:	b928      	cbnz	r0, 8003a0e <__multadd+0x5a>
 8003a02:	4602      	mov	r2, r0
 8003a04:	4b0c      	ldr	r3, [pc, #48]	; (8003a38 <__multadd+0x84>)
 8003a06:	480d      	ldr	r0, [pc, #52]	; (8003a3c <__multadd+0x88>)
 8003a08:	21b5      	movs	r1, #181	; 0xb5
 8003a0a:	f000 fbfb 	bl	8004204 <__assert_func>
 8003a0e:	6922      	ldr	r2, [r4, #16]
 8003a10:	3202      	adds	r2, #2
 8003a12:	f104 010c 	add.w	r1, r4, #12
 8003a16:	0092      	lsls	r2, r2, #2
 8003a18:	300c      	adds	r0, #12
 8003a1a:	f7ff ff5b 	bl	80038d4 <memcpy>
 8003a1e:	4621      	mov	r1, r4
 8003a20:	4638      	mov	r0, r7
 8003a22:	f7ff ffa5 	bl	8003970 <_Bfree>
 8003a26:	4644      	mov	r4, r8
 8003a28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003a2c:	3501      	adds	r5, #1
 8003a2e:	615e      	str	r6, [r3, #20]
 8003a30:	6125      	str	r5, [r4, #16]
 8003a32:	4620      	mov	r0, r4
 8003a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a38:	08004e0f 	.word	0x08004e0f
 8003a3c:	08004e20 	.word	0x08004e20

08003a40 <__hi0bits>:
 8003a40:	0c03      	lsrs	r3, r0, #16
 8003a42:	041b      	lsls	r3, r3, #16
 8003a44:	b9d3      	cbnz	r3, 8003a7c <__hi0bits+0x3c>
 8003a46:	0400      	lsls	r0, r0, #16
 8003a48:	2310      	movs	r3, #16
 8003a4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8003a4e:	bf04      	itt	eq
 8003a50:	0200      	lsleq	r0, r0, #8
 8003a52:	3308      	addeq	r3, #8
 8003a54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8003a58:	bf04      	itt	eq
 8003a5a:	0100      	lsleq	r0, r0, #4
 8003a5c:	3304      	addeq	r3, #4
 8003a5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8003a62:	bf04      	itt	eq
 8003a64:	0080      	lsleq	r0, r0, #2
 8003a66:	3302      	addeq	r3, #2
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	db05      	blt.n	8003a78 <__hi0bits+0x38>
 8003a6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003a70:	f103 0301 	add.w	r3, r3, #1
 8003a74:	bf08      	it	eq
 8003a76:	2320      	moveq	r3, #32
 8003a78:	4618      	mov	r0, r3
 8003a7a:	4770      	bx	lr
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	e7e4      	b.n	8003a4a <__hi0bits+0xa>

08003a80 <__lo0bits>:
 8003a80:	6803      	ldr	r3, [r0, #0]
 8003a82:	f013 0207 	ands.w	r2, r3, #7
 8003a86:	4601      	mov	r1, r0
 8003a88:	d00b      	beq.n	8003aa2 <__lo0bits+0x22>
 8003a8a:	07da      	lsls	r2, r3, #31
 8003a8c:	d423      	bmi.n	8003ad6 <__lo0bits+0x56>
 8003a8e:	0798      	lsls	r0, r3, #30
 8003a90:	bf49      	itett	mi
 8003a92:	085b      	lsrmi	r3, r3, #1
 8003a94:	089b      	lsrpl	r3, r3, #2
 8003a96:	2001      	movmi	r0, #1
 8003a98:	600b      	strmi	r3, [r1, #0]
 8003a9a:	bf5c      	itt	pl
 8003a9c:	600b      	strpl	r3, [r1, #0]
 8003a9e:	2002      	movpl	r0, #2
 8003aa0:	4770      	bx	lr
 8003aa2:	b298      	uxth	r0, r3
 8003aa4:	b9a8      	cbnz	r0, 8003ad2 <__lo0bits+0x52>
 8003aa6:	0c1b      	lsrs	r3, r3, #16
 8003aa8:	2010      	movs	r0, #16
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	b90a      	cbnz	r2, 8003ab2 <__lo0bits+0x32>
 8003aae:	3008      	adds	r0, #8
 8003ab0:	0a1b      	lsrs	r3, r3, #8
 8003ab2:	071a      	lsls	r2, r3, #28
 8003ab4:	bf04      	itt	eq
 8003ab6:	091b      	lsreq	r3, r3, #4
 8003ab8:	3004      	addeq	r0, #4
 8003aba:	079a      	lsls	r2, r3, #30
 8003abc:	bf04      	itt	eq
 8003abe:	089b      	lsreq	r3, r3, #2
 8003ac0:	3002      	addeq	r0, #2
 8003ac2:	07da      	lsls	r2, r3, #31
 8003ac4:	d403      	bmi.n	8003ace <__lo0bits+0x4e>
 8003ac6:	085b      	lsrs	r3, r3, #1
 8003ac8:	f100 0001 	add.w	r0, r0, #1
 8003acc:	d005      	beq.n	8003ada <__lo0bits+0x5a>
 8003ace:	600b      	str	r3, [r1, #0]
 8003ad0:	4770      	bx	lr
 8003ad2:	4610      	mov	r0, r2
 8003ad4:	e7e9      	b.n	8003aaa <__lo0bits+0x2a>
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	4770      	bx	lr
 8003ada:	2020      	movs	r0, #32
 8003adc:	4770      	bx	lr
	...

08003ae0 <__i2b>:
 8003ae0:	b510      	push	{r4, lr}
 8003ae2:	460c      	mov	r4, r1
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	f7ff ff03 	bl	80038f0 <_Balloc>
 8003aea:	4602      	mov	r2, r0
 8003aec:	b928      	cbnz	r0, 8003afa <__i2b+0x1a>
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <__i2b+0x24>)
 8003af0:	4805      	ldr	r0, [pc, #20]	; (8003b08 <__i2b+0x28>)
 8003af2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003af6:	f000 fb85 	bl	8004204 <__assert_func>
 8003afa:	2301      	movs	r3, #1
 8003afc:	6144      	str	r4, [r0, #20]
 8003afe:	6103      	str	r3, [r0, #16]
 8003b00:	bd10      	pop	{r4, pc}
 8003b02:	bf00      	nop
 8003b04:	08004e0f 	.word	0x08004e0f
 8003b08:	08004e20 	.word	0x08004e20

08003b0c <__multiply>:
 8003b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b10:	4691      	mov	r9, r2
 8003b12:	690a      	ldr	r2, [r1, #16]
 8003b14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	bfb8      	it	lt
 8003b1c:	460b      	movlt	r3, r1
 8003b1e:	460c      	mov	r4, r1
 8003b20:	bfbc      	itt	lt
 8003b22:	464c      	movlt	r4, r9
 8003b24:	4699      	movlt	r9, r3
 8003b26:	6927      	ldr	r7, [r4, #16]
 8003b28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003b2c:	68a3      	ldr	r3, [r4, #8]
 8003b2e:	6861      	ldr	r1, [r4, #4]
 8003b30:	eb07 060a 	add.w	r6, r7, sl
 8003b34:	42b3      	cmp	r3, r6
 8003b36:	b085      	sub	sp, #20
 8003b38:	bfb8      	it	lt
 8003b3a:	3101      	addlt	r1, #1
 8003b3c:	f7ff fed8 	bl	80038f0 <_Balloc>
 8003b40:	b930      	cbnz	r0, 8003b50 <__multiply+0x44>
 8003b42:	4602      	mov	r2, r0
 8003b44:	4b44      	ldr	r3, [pc, #272]	; (8003c58 <__multiply+0x14c>)
 8003b46:	4845      	ldr	r0, [pc, #276]	; (8003c5c <__multiply+0x150>)
 8003b48:	f240 115d 	movw	r1, #349	; 0x15d
 8003b4c:	f000 fb5a 	bl	8004204 <__assert_func>
 8003b50:	f100 0514 	add.w	r5, r0, #20
 8003b54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003b58:	462b      	mov	r3, r5
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	4543      	cmp	r3, r8
 8003b5e:	d321      	bcc.n	8003ba4 <__multiply+0x98>
 8003b60:	f104 0314 	add.w	r3, r4, #20
 8003b64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8003b68:	f109 0314 	add.w	r3, r9, #20
 8003b6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8003b70:	9202      	str	r2, [sp, #8]
 8003b72:	1b3a      	subs	r2, r7, r4
 8003b74:	3a15      	subs	r2, #21
 8003b76:	f022 0203 	bic.w	r2, r2, #3
 8003b7a:	3204      	adds	r2, #4
 8003b7c:	f104 0115 	add.w	r1, r4, #21
 8003b80:	428f      	cmp	r7, r1
 8003b82:	bf38      	it	cc
 8003b84:	2204      	movcc	r2, #4
 8003b86:	9201      	str	r2, [sp, #4]
 8003b88:	9a02      	ldr	r2, [sp, #8]
 8003b8a:	9303      	str	r3, [sp, #12]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d80c      	bhi.n	8003baa <__multiply+0x9e>
 8003b90:	2e00      	cmp	r6, #0
 8003b92:	dd03      	ble.n	8003b9c <__multiply+0x90>
 8003b94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d05a      	beq.n	8003c52 <__multiply+0x146>
 8003b9c:	6106      	str	r6, [r0, #16]
 8003b9e:	b005      	add	sp, #20
 8003ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ba4:	f843 2b04 	str.w	r2, [r3], #4
 8003ba8:	e7d8      	b.n	8003b5c <__multiply+0x50>
 8003baa:	f8b3 a000 	ldrh.w	sl, [r3]
 8003bae:	f1ba 0f00 	cmp.w	sl, #0
 8003bb2:	d024      	beq.n	8003bfe <__multiply+0xf2>
 8003bb4:	f104 0e14 	add.w	lr, r4, #20
 8003bb8:	46a9      	mov	r9, r5
 8003bba:	f04f 0c00 	mov.w	ip, #0
 8003bbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8003bc2:	f8d9 1000 	ldr.w	r1, [r9]
 8003bc6:	fa1f fb82 	uxth.w	fp, r2
 8003bca:	b289      	uxth	r1, r1
 8003bcc:	fb0a 110b 	mla	r1, sl, fp, r1
 8003bd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8003bd4:	f8d9 2000 	ldr.w	r2, [r9]
 8003bd8:	4461      	add	r1, ip
 8003bda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003bde:	fb0a c20b 	mla	r2, sl, fp, ip
 8003be2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003be6:	b289      	uxth	r1, r1
 8003be8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003bec:	4577      	cmp	r7, lr
 8003bee:	f849 1b04 	str.w	r1, [r9], #4
 8003bf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003bf6:	d8e2      	bhi.n	8003bbe <__multiply+0xb2>
 8003bf8:	9a01      	ldr	r2, [sp, #4]
 8003bfa:	f845 c002 	str.w	ip, [r5, r2]
 8003bfe:	9a03      	ldr	r2, [sp, #12]
 8003c00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003c04:	3304      	adds	r3, #4
 8003c06:	f1b9 0f00 	cmp.w	r9, #0
 8003c0a:	d020      	beq.n	8003c4e <__multiply+0x142>
 8003c0c:	6829      	ldr	r1, [r5, #0]
 8003c0e:	f104 0c14 	add.w	ip, r4, #20
 8003c12:	46ae      	mov	lr, r5
 8003c14:	f04f 0a00 	mov.w	sl, #0
 8003c18:	f8bc b000 	ldrh.w	fp, [ip]
 8003c1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8003c20:	fb09 220b 	mla	r2, r9, fp, r2
 8003c24:	4492      	add	sl, r2
 8003c26:	b289      	uxth	r1, r1
 8003c28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8003c2c:	f84e 1b04 	str.w	r1, [lr], #4
 8003c30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003c34:	f8be 1000 	ldrh.w	r1, [lr]
 8003c38:	0c12      	lsrs	r2, r2, #16
 8003c3a:	fb09 1102 	mla	r1, r9, r2, r1
 8003c3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8003c42:	4567      	cmp	r7, ip
 8003c44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8003c48:	d8e6      	bhi.n	8003c18 <__multiply+0x10c>
 8003c4a:	9a01      	ldr	r2, [sp, #4]
 8003c4c:	50a9      	str	r1, [r5, r2]
 8003c4e:	3504      	adds	r5, #4
 8003c50:	e79a      	b.n	8003b88 <__multiply+0x7c>
 8003c52:	3e01      	subs	r6, #1
 8003c54:	e79c      	b.n	8003b90 <__multiply+0x84>
 8003c56:	bf00      	nop
 8003c58:	08004e0f 	.word	0x08004e0f
 8003c5c:	08004e20 	.word	0x08004e20

08003c60 <__pow5mult>:
 8003c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c64:	4615      	mov	r5, r2
 8003c66:	f012 0203 	ands.w	r2, r2, #3
 8003c6a:	4606      	mov	r6, r0
 8003c6c:	460f      	mov	r7, r1
 8003c6e:	d007      	beq.n	8003c80 <__pow5mult+0x20>
 8003c70:	4c25      	ldr	r4, [pc, #148]	; (8003d08 <__pow5mult+0xa8>)
 8003c72:	3a01      	subs	r2, #1
 8003c74:	2300      	movs	r3, #0
 8003c76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003c7a:	f7ff fe9b 	bl	80039b4 <__multadd>
 8003c7e:	4607      	mov	r7, r0
 8003c80:	10ad      	asrs	r5, r5, #2
 8003c82:	d03d      	beq.n	8003d00 <__pow5mult+0xa0>
 8003c84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003c86:	b97c      	cbnz	r4, 8003ca8 <__pow5mult+0x48>
 8003c88:	2010      	movs	r0, #16
 8003c8a:	f7ff fe1b 	bl	80038c4 <malloc>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	6270      	str	r0, [r6, #36]	; 0x24
 8003c92:	b928      	cbnz	r0, 8003ca0 <__pow5mult+0x40>
 8003c94:	4b1d      	ldr	r3, [pc, #116]	; (8003d0c <__pow5mult+0xac>)
 8003c96:	481e      	ldr	r0, [pc, #120]	; (8003d10 <__pow5mult+0xb0>)
 8003c98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003c9c:	f000 fab2 	bl	8004204 <__assert_func>
 8003ca0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003ca4:	6004      	str	r4, [r0, #0]
 8003ca6:	60c4      	str	r4, [r0, #12]
 8003ca8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003cac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003cb0:	b94c      	cbnz	r4, 8003cc6 <__pow5mult+0x66>
 8003cb2:	f240 2171 	movw	r1, #625	; 0x271
 8003cb6:	4630      	mov	r0, r6
 8003cb8:	f7ff ff12 	bl	8003ae0 <__i2b>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	6003      	str	r3, [r0, #0]
 8003cc6:	f04f 0900 	mov.w	r9, #0
 8003cca:	07eb      	lsls	r3, r5, #31
 8003ccc:	d50a      	bpl.n	8003ce4 <__pow5mult+0x84>
 8003cce:	4639      	mov	r1, r7
 8003cd0:	4622      	mov	r2, r4
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	f7ff ff1a 	bl	8003b0c <__multiply>
 8003cd8:	4639      	mov	r1, r7
 8003cda:	4680      	mov	r8, r0
 8003cdc:	4630      	mov	r0, r6
 8003cde:	f7ff fe47 	bl	8003970 <_Bfree>
 8003ce2:	4647      	mov	r7, r8
 8003ce4:	106d      	asrs	r5, r5, #1
 8003ce6:	d00b      	beq.n	8003d00 <__pow5mult+0xa0>
 8003ce8:	6820      	ldr	r0, [r4, #0]
 8003cea:	b938      	cbnz	r0, 8003cfc <__pow5mult+0x9c>
 8003cec:	4622      	mov	r2, r4
 8003cee:	4621      	mov	r1, r4
 8003cf0:	4630      	mov	r0, r6
 8003cf2:	f7ff ff0b 	bl	8003b0c <__multiply>
 8003cf6:	6020      	str	r0, [r4, #0]
 8003cf8:	f8c0 9000 	str.w	r9, [r0]
 8003cfc:	4604      	mov	r4, r0
 8003cfe:	e7e4      	b.n	8003cca <__pow5mult+0x6a>
 8003d00:	4638      	mov	r0, r7
 8003d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d06:	bf00      	nop
 8003d08:	08004f70 	.word	0x08004f70
 8003d0c:	08004d9d 	.word	0x08004d9d
 8003d10:	08004e20 	.word	0x08004e20

08003d14 <__lshift>:
 8003d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d18:	460c      	mov	r4, r1
 8003d1a:	6849      	ldr	r1, [r1, #4]
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003d22:	68a3      	ldr	r3, [r4, #8]
 8003d24:	4607      	mov	r7, r0
 8003d26:	4691      	mov	r9, r2
 8003d28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003d2c:	f108 0601 	add.w	r6, r8, #1
 8003d30:	42b3      	cmp	r3, r6
 8003d32:	db0b      	blt.n	8003d4c <__lshift+0x38>
 8003d34:	4638      	mov	r0, r7
 8003d36:	f7ff fddb 	bl	80038f0 <_Balloc>
 8003d3a:	4605      	mov	r5, r0
 8003d3c:	b948      	cbnz	r0, 8003d52 <__lshift+0x3e>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	4b2a      	ldr	r3, [pc, #168]	; (8003dec <__lshift+0xd8>)
 8003d42:	482b      	ldr	r0, [pc, #172]	; (8003df0 <__lshift+0xdc>)
 8003d44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003d48:	f000 fa5c 	bl	8004204 <__assert_func>
 8003d4c:	3101      	adds	r1, #1
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	e7ee      	b.n	8003d30 <__lshift+0x1c>
 8003d52:	2300      	movs	r3, #0
 8003d54:	f100 0114 	add.w	r1, r0, #20
 8003d58:	f100 0210 	add.w	r2, r0, #16
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	4553      	cmp	r3, sl
 8003d60:	db37      	blt.n	8003dd2 <__lshift+0xbe>
 8003d62:	6920      	ldr	r0, [r4, #16]
 8003d64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003d68:	f104 0314 	add.w	r3, r4, #20
 8003d6c:	f019 091f 	ands.w	r9, r9, #31
 8003d70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003d74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003d78:	d02f      	beq.n	8003dda <__lshift+0xc6>
 8003d7a:	f1c9 0e20 	rsb	lr, r9, #32
 8003d7e:	468a      	mov	sl, r1
 8003d80:	f04f 0c00 	mov.w	ip, #0
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	fa02 f209 	lsl.w	r2, r2, r9
 8003d8a:	ea42 020c 	orr.w	r2, r2, ip
 8003d8e:	f84a 2b04 	str.w	r2, [sl], #4
 8003d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d96:	4298      	cmp	r0, r3
 8003d98:	fa22 fc0e 	lsr.w	ip, r2, lr
 8003d9c:	d8f2      	bhi.n	8003d84 <__lshift+0x70>
 8003d9e:	1b03      	subs	r3, r0, r4
 8003da0:	3b15      	subs	r3, #21
 8003da2:	f023 0303 	bic.w	r3, r3, #3
 8003da6:	3304      	adds	r3, #4
 8003da8:	f104 0215 	add.w	r2, r4, #21
 8003dac:	4290      	cmp	r0, r2
 8003dae:	bf38      	it	cc
 8003db0:	2304      	movcc	r3, #4
 8003db2:	f841 c003 	str.w	ip, [r1, r3]
 8003db6:	f1bc 0f00 	cmp.w	ip, #0
 8003dba:	d001      	beq.n	8003dc0 <__lshift+0xac>
 8003dbc:	f108 0602 	add.w	r6, r8, #2
 8003dc0:	3e01      	subs	r6, #1
 8003dc2:	4638      	mov	r0, r7
 8003dc4:	612e      	str	r6, [r5, #16]
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	f7ff fdd2 	bl	8003970 <_Bfree>
 8003dcc:	4628      	mov	r0, r5
 8003dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	e7c1      	b.n	8003d5e <__lshift+0x4a>
 8003dda:	3904      	subs	r1, #4
 8003ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003de0:	f841 2f04 	str.w	r2, [r1, #4]!
 8003de4:	4298      	cmp	r0, r3
 8003de6:	d8f9      	bhi.n	8003ddc <__lshift+0xc8>
 8003de8:	e7ea      	b.n	8003dc0 <__lshift+0xac>
 8003dea:	bf00      	nop
 8003dec:	08004e0f 	.word	0x08004e0f
 8003df0:	08004e20 	.word	0x08004e20

08003df4 <__mcmp>:
 8003df4:	b530      	push	{r4, r5, lr}
 8003df6:	6902      	ldr	r2, [r0, #16]
 8003df8:	690c      	ldr	r4, [r1, #16]
 8003dfa:	1b12      	subs	r2, r2, r4
 8003dfc:	d10e      	bne.n	8003e1c <__mcmp+0x28>
 8003dfe:	f100 0314 	add.w	r3, r0, #20
 8003e02:	3114      	adds	r1, #20
 8003e04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8003e08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8003e0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8003e10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8003e14:	42a5      	cmp	r5, r4
 8003e16:	d003      	beq.n	8003e20 <__mcmp+0x2c>
 8003e18:	d305      	bcc.n	8003e26 <__mcmp+0x32>
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	bd30      	pop	{r4, r5, pc}
 8003e20:	4283      	cmp	r3, r0
 8003e22:	d3f3      	bcc.n	8003e0c <__mcmp+0x18>
 8003e24:	e7fa      	b.n	8003e1c <__mcmp+0x28>
 8003e26:	f04f 32ff 	mov.w	r2, #4294967295
 8003e2a:	e7f7      	b.n	8003e1c <__mcmp+0x28>

08003e2c <__mdiff>:
 8003e2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e30:	460c      	mov	r4, r1
 8003e32:	4606      	mov	r6, r0
 8003e34:	4611      	mov	r1, r2
 8003e36:	4620      	mov	r0, r4
 8003e38:	4690      	mov	r8, r2
 8003e3a:	f7ff ffdb 	bl	8003df4 <__mcmp>
 8003e3e:	1e05      	subs	r5, r0, #0
 8003e40:	d110      	bne.n	8003e64 <__mdiff+0x38>
 8003e42:	4629      	mov	r1, r5
 8003e44:	4630      	mov	r0, r6
 8003e46:	f7ff fd53 	bl	80038f0 <_Balloc>
 8003e4a:	b930      	cbnz	r0, 8003e5a <__mdiff+0x2e>
 8003e4c:	4b3a      	ldr	r3, [pc, #232]	; (8003f38 <__mdiff+0x10c>)
 8003e4e:	4602      	mov	r2, r0
 8003e50:	f240 2132 	movw	r1, #562	; 0x232
 8003e54:	4839      	ldr	r0, [pc, #228]	; (8003f3c <__mdiff+0x110>)
 8003e56:	f000 f9d5 	bl	8004204 <__assert_func>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003e60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e64:	bfa4      	itt	ge
 8003e66:	4643      	movge	r3, r8
 8003e68:	46a0      	movge	r8, r4
 8003e6a:	4630      	mov	r0, r6
 8003e6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003e70:	bfa6      	itte	ge
 8003e72:	461c      	movge	r4, r3
 8003e74:	2500      	movge	r5, #0
 8003e76:	2501      	movlt	r5, #1
 8003e78:	f7ff fd3a 	bl	80038f0 <_Balloc>
 8003e7c:	b920      	cbnz	r0, 8003e88 <__mdiff+0x5c>
 8003e7e:	4b2e      	ldr	r3, [pc, #184]	; (8003f38 <__mdiff+0x10c>)
 8003e80:	4602      	mov	r2, r0
 8003e82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003e86:	e7e5      	b.n	8003e54 <__mdiff+0x28>
 8003e88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8003e8c:	6926      	ldr	r6, [r4, #16]
 8003e8e:	60c5      	str	r5, [r0, #12]
 8003e90:	f104 0914 	add.w	r9, r4, #20
 8003e94:	f108 0514 	add.w	r5, r8, #20
 8003e98:	f100 0e14 	add.w	lr, r0, #20
 8003e9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8003ea0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8003ea4:	f108 0210 	add.w	r2, r8, #16
 8003ea8:	46f2      	mov	sl, lr
 8003eaa:	2100      	movs	r1, #0
 8003eac:	f859 3b04 	ldr.w	r3, [r9], #4
 8003eb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8003eb4:	fa1f f883 	uxth.w	r8, r3
 8003eb8:	fa11 f18b 	uxtah	r1, r1, fp
 8003ebc:	0c1b      	lsrs	r3, r3, #16
 8003ebe:	eba1 0808 	sub.w	r8, r1, r8
 8003ec2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8003ec6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8003eca:	fa1f f888 	uxth.w	r8, r8
 8003ece:	1419      	asrs	r1, r3, #16
 8003ed0:	454e      	cmp	r6, r9
 8003ed2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8003ed6:	f84a 3b04 	str.w	r3, [sl], #4
 8003eda:	d8e7      	bhi.n	8003eac <__mdiff+0x80>
 8003edc:	1b33      	subs	r3, r6, r4
 8003ede:	3b15      	subs	r3, #21
 8003ee0:	f023 0303 	bic.w	r3, r3, #3
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	3415      	adds	r4, #21
 8003ee8:	42a6      	cmp	r6, r4
 8003eea:	bf38      	it	cc
 8003eec:	2304      	movcc	r3, #4
 8003eee:	441d      	add	r5, r3
 8003ef0:	4473      	add	r3, lr
 8003ef2:	469e      	mov	lr, r3
 8003ef4:	462e      	mov	r6, r5
 8003ef6:	4566      	cmp	r6, ip
 8003ef8:	d30e      	bcc.n	8003f18 <__mdiff+0xec>
 8003efa:	f10c 0203 	add.w	r2, ip, #3
 8003efe:	1b52      	subs	r2, r2, r5
 8003f00:	f022 0203 	bic.w	r2, r2, #3
 8003f04:	3d03      	subs	r5, #3
 8003f06:	45ac      	cmp	ip, r5
 8003f08:	bf38      	it	cc
 8003f0a:	2200      	movcc	r2, #0
 8003f0c:	441a      	add	r2, r3
 8003f0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8003f12:	b17b      	cbz	r3, 8003f34 <__mdiff+0x108>
 8003f14:	6107      	str	r7, [r0, #16]
 8003f16:	e7a3      	b.n	8003e60 <__mdiff+0x34>
 8003f18:	f856 8b04 	ldr.w	r8, [r6], #4
 8003f1c:	fa11 f288 	uxtah	r2, r1, r8
 8003f20:	1414      	asrs	r4, r2, #16
 8003f22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8003f26:	b292      	uxth	r2, r2
 8003f28:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8003f2c:	f84e 2b04 	str.w	r2, [lr], #4
 8003f30:	1421      	asrs	r1, r4, #16
 8003f32:	e7e0      	b.n	8003ef6 <__mdiff+0xca>
 8003f34:	3f01      	subs	r7, #1
 8003f36:	e7ea      	b.n	8003f0e <__mdiff+0xe2>
 8003f38:	08004e0f 	.word	0x08004e0f
 8003f3c:	08004e20 	.word	0x08004e20

08003f40 <__d2b>:
 8003f40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003f44:	4689      	mov	r9, r1
 8003f46:	2101      	movs	r1, #1
 8003f48:	ec57 6b10 	vmov	r6, r7, d0
 8003f4c:	4690      	mov	r8, r2
 8003f4e:	f7ff fccf 	bl	80038f0 <_Balloc>
 8003f52:	4604      	mov	r4, r0
 8003f54:	b930      	cbnz	r0, 8003f64 <__d2b+0x24>
 8003f56:	4602      	mov	r2, r0
 8003f58:	4b25      	ldr	r3, [pc, #148]	; (8003ff0 <__d2b+0xb0>)
 8003f5a:	4826      	ldr	r0, [pc, #152]	; (8003ff4 <__d2b+0xb4>)
 8003f5c:	f240 310a 	movw	r1, #778	; 0x30a
 8003f60:	f000 f950 	bl	8004204 <__assert_func>
 8003f64:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8003f68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003f6c:	bb35      	cbnz	r5, 8003fbc <__d2b+0x7c>
 8003f6e:	2e00      	cmp	r6, #0
 8003f70:	9301      	str	r3, [sp, #4]
 8003f72:	d028      	beq.n	8003fc6 <__d2b+0x86>
 8003f74:	4668      	mov	r0, sp
 8003f76:	9600      	str	r6, [sp, #0]
 8003f78:	f7ff fd82 	bl	8003a80 <__lo0bits>
 8003f7c:	9900      	ldr	r1, [sp, #0]
 8003f7e:	b300      	cbz	r0, 8003fc2 <__d2b+0x82>
 8003f80:	9a01      	ldr	r2, [sp, #4]
 8003f82:	f1c0 0320 	rsb	r3, r0, #32
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	430b      	orrs	r3, r1
 8003f8c:	40c2      	lsrs	r2, r0
 8003f8e:	6163      	str	r3, [r4, #20]
 8003f90:	9201      	str	r2, [sp, #4]
 8003f92:	9b01      	ldr	r3, [sp, #4]
 8003f94:	61a3      	str	r3, [r4, #24]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	bf14      	ite	ne
 8003f9a:	2202      	movne	r2, #2
 8003f9c:	2201      	moveq	r2, #1
 8003f9e:	6122      	str	r2, [r4, #16]
 8003fa0:	b1d5      	cbz	r5, 8003fd8 <__d2b+0x98>
 8003fa2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8003fa6:	4405      	add	r5, r0
 8003fa8:	f8c9 5000 	str.w	r5, [r9]
 8003fac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003fb0:	f8c8 0000 	str.w	r0, [r8]
 8003fb4:	4620      	mov	r0, r4
 8003fb6:	b003      	add	sp, #12
 8003fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003fbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fc0:	e7d5      	b.n	8003f6e <__d2b+0x2e>
 8003fc2:	6161      	str	r1, [r4, #20]
 8003fc4:	e7e5      	b.n	8003f92 <__d2b+0x52>
 8003fc6:	a801      	add	r0, sp, #4
 8003fc8:	f7ff fd5a 	bl	8003a80 <__lo0bits>
 8003fcc:	9b01      	ldr	r3, [sp, #4]
 8003fce:	6163      	str	r3, [r4, #20]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	6122      	str	r2, [r4, #16]
 8003fd4:	3020      	adds	r0, #32
 8003fd6:	e7e3      	b.n	8003fa0 <__d2b+0x60>
 8003fd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003fdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003fe0:	f8c9 0000 	str.w	r0, [r9]
 8003fe4:	6918      	ldr	r0, [r3, #16]
 8003fe6:	f7ff fd2b 	bl	8003a40 <__hi0bits>
 8003fea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003fee:	e7df      	b.n	8003fb0 <__d2b+0x70>
 8003ff0:	08004e0f 	.word	0x08004e0f
 8003ff4:	08004e20 	.word	0x08004e20

08003ff8 <_calloc_r>:
 8003ff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ffa:	fba1 2402 	umull	r2, r4, r1, r2
 8003ffe:	b94c      	cbnz	r4, 8004014 <_calloc_r+0x1c>
 8004000:	4611      	mov	r1, r2
 8004002:	9201      	str	r2, [sp, #4]
 8004004:	f000 f87a 	bl	80040fc <_malloc_r>
 8004008:	9a01      	ldr	r2, [sp, #4]
 800400a:	4605      	mov	r5, r0
 800400c:	b930      	cbnz	r0, 800401c <_calloc_r+0x24>
 800400e:	4628      	mov	r0, r5
 8004010:	b003      	add	sp, #12
 8004012:	bd30      	pop	{r4, r5, pc}
 8004014:	220c      	movs	r2, #12
 8004016:	6002      	str	r2, [r0, #0]
 8004018:	2500      	movs	r5, #0
 800401a:	e7f8      	b.n	800400e <_calloc_r+0x16>
 800401c:	4621      	mov	r1, r4
 800401e:	f7fe f961 	bl	80022e4 <memset>
 8004022:	e7f4      	b.n	800400e <_calloc_r+0x16>

08004024 <_free_r>:
 8004024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004026:	2900      	cmp	r1, #0
 8004028:	d044      	beq.n	80040b4 <_free_r+0x90>
 800402a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800402e:	9001      	str	r0, [sp, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	f1a1 0404 	sub.w	r4, r1, #4
 8004036:	bfb8      	it	lt
 8004038:	18e4      	addlt	r4, r4, r3
 800403a:	f000 f925 	bl	8004288 <__malloc_lock>
 800403e:	4a1e      	ldr	r2, [pc, #120]	; (80040b8 <_free_r+0x94>)
 8004040:	9801      	ldr	r0, [sp, #4]
 8004042:	6813      	ldr	r3, [r2, #0]
 8004044:	b933      	cbnz	r3, 8004054 <_free_r+0x30>
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	6014      	str	r4, [r2, #0]
 800404a:	b003      	add	sp, #12
 800404c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004050:	f000 b920 	b.w	8004294 <__malloc_unlock>
 8004054:	42a3      	cmp	r3, r4
 8004056:	d908      	bls.n	800406a <_free_r+0x46>
 8004058:	6825      	ldr	r5, [r4, #0]
 800405a:	1961      	adds	r1, r4, r5
 800405c:	428b      	cmp	r3, r1
 800405e:	bf01      	itttt	eq
 8004060:	6819      	ldreq	r1, [r3, #0]
 8004062:	685b      	ldreq	r3, [r3, #4]
 8004064:	1949      	addeq	r1, r1, r5
 8004066:	6021      	streq	r1, [r4, #0]
 8004068:	e7ed      	b.n	8004046 <_free_r+0x22>
 800406a:	461a      	mov	r2, r3
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	b10b      	cbz	r3, 8004074 <_free_r+0x50>
 8004070:	42a3      	cmp	r3, r4
 8004072:	d9fa      	bls.n	800406a <_free_r+0x46>
 8004074:	6811      	ldr	r1, [r2, #0]
 8004076:	1855      	adds	r5, r2, r1
 8004078:	42a5      	cmp	r5, r4
 800407a:	d10b      	bne.n	8004094 <_free_r+0x70>
 800407c:	6824      	ldr	r4, [r4, #0]
 800407e:	4421      	add	r1, r4
 8004080:	1854      	adds	r4, r2, r1
 8004082:	42a3      	cmp	r3, r4
 8004084:	6011      	str	r1, [r2, #0]
 8004086:	d1e0      	bne.n	800404a <_free_r+0x26>
 8004088:	681c      	ldr	r4, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	6053      	str	r3, [r2, #4]
 800408e:	4421      	add	r1, r4
 8004090:	6011      	str	r1, [r2, #0]
 8004092:	e7da      	b.n	800404a <_free_r+0x26>
 8004094:	d902      	bls.n	800409c <_free_r+0x78>
 8004096:	230c      	movs	r3, #12
 8004098:	6003      	str	r3, [r0, #0]
 800409a:	e7d6      	b.n	800404a <_free_r+0x26>
 800409c:	6825      	ldr	r5, [r4, #0]
 800409e:	1961      	adds	r1, r4, r5
 80040a0:	428b      	cmp	r3, r1
 80040a2:	bf04      	itt	eq
 80040a4:	6819      	ldreq	r1, [r3, #0]
 80040a6:	685b      	ldreq	r3, [r3, #4]
 80040a8:	6063      	str	r3, [r4, #4]
 80040aa:	bf04      	itt	eq
 80040ac:	1949      	addeq	r1, r1, r5
 80040ae:	6021      	streq	r1, [r4, #0]
 80040b0:	6054      	str	r4, [r2, #4]
 80040b2:	e7ca      	b.n	800404a <_free_r+0x26>
 80040b4:	b003      	add	sp, #12
 80040b6:	bd30      	pop	{r4, r5, pc}
 80040b8:	200002ec 	.word	0x200002ec

080040bc <sbrk_aligned>:
 80040bc:	b570      	push	{r4, r5, r6, lr}
 80040be:	4e0e      	ldr	r6, [pc, #56]	; (80040f8 <sbrk_aligned+0x3c>)
 80040c0:	460c      	mov	r4, r1
 80040c2:	6831      	ldr	r1, [r6, #0]
 80040c4:	4605      	mov	r5, r0
 80040c6:	b911      	cbnz	r1, 80040ce <sbrk_aligned+0x12>
 80040c8:	f000 f88c 	bl	80041e4 <_sbrk_r>
 80040cc:	6030      	str	r0, [r6, #0]
 80040ce:	4621      	mov	r1, r4
 80040d0:	4628      	mov	r0, r5
 80040d2:	f000 f887 	bl	80041e4 <_sbrk_r>
 80040d6:	1c43      	adds	r3, r0, #1
 80040d8:	d00a      	beq.n	80040f0 <sbrk_aligned+0x34>
 80040da:	1cc4      	adds	r4, r0, #3
 80040dc:	f024 0403 	bic.w	r4, r4, #3
 80040e0:	42a0      	cmp	r0, r4
 80040e2:	d007      	beq.n	80040f4 <sbrk_aligned+0x38>
 80040e4:	1a21      	subs	r1, r4, r0
 80040e6:	4628      	mov	r0, r5
 80040e8:	f000 f87c 	bl	80041e4 <_sbrk_r>
 80040ec:	3001      	adds	r0, #1
 80040ee:	d101      	bne.n	80040f4 <sbrk_aligned+0x38>
 80040f0:	f04f 34ff 	mov.w	r4, #4294967295
 80040f4:	4620      	mov	r0, r4
 80040f6:	bd70      	pop	{r4, r5, r6, pc}
 80040f8:	200002f0 	.word	0x200002f0

080040fc <_malloc_r>:
 80040fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004100:	1ccd      	adds	r5, r1, #3
 8004102:	f025 0503 	bic.w	r5, r5, #3
 8004106:	3508      	adds	r5, #8
 8004108:	2d0c      	cmp	r5, #12
 800410a:	bf38      	it	cc
 800410c:	250c      	movcc	r5, #12
 800410e:	2d00      	cmp	r5, #0
 8004110:	4607      	mov	r7, r0
 8004112:	db01      	blt.n	8004118 <_malloc_r+0x1c>
 8004114:	42a9      	cmp	r1, r5
 8004116:	d905      	bls.n	8004124 <_malloc_r+0x28>
 8004118:	230c      	movs	r3, #12
 800411a:	603b      	str	r3, [r7, #0]
 800411c:	2600      	movs	r6, #0
 800411e:	4630      	mov	r0, r6
 8004120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004124:	4e2e      	ldr	r6, [pc, #184]	; (80041e0 <_malloc_r+0xe4>)
 8004126:	f000 f8af 	bl	8004288 <__malloc_lock>
 800412a:	6833      	ldr	r3, [r6, #0]
 800412c:	461c      	mov	r4, r3
 800412e:	bb34      	cbnz	r4, 800417e <_malloc_r+0x82>
 8004130:	4629      	mov	r1, r5
 8004132:	4638      	mov	r0, r7
 8004134:	f7ff ffc2 	bl	80040bc <sbrk_aligned>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	4604      	mov	r4, r0
 800413c:	d14d      	bne.n	80041da <_malloc_r+0xde>
 800413e:	6834      	ldr	r4, [r6, #0]
 8004140:	4626      	mov	r6, r4
 8004142:	2e00      	cmp	r6, #0
 8004144:	d140      	bne.n	80041c8 <_malloc_r+0xcc>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	4631      	mov	r1, r6
 800414a:	4638      	mov	r0, r7
 800414c:	eb04 0803 	add.w	r8, r4, r3
 8004150:	f000 f848 	bl	80041e4 <_sbrk_r>
 8004154:	4580      	cmp	r8, r0
 8004156:	d13a      	bne.n	80041ce <_malloc_r+0xd2>
 8004158:	6821      	ldr	r1, [r4, #0]
 800415a:	3503      	adds	r5, #3
 800415c:	1a6d      	subs	r5, r5, r1
 800415e:	f025 0503 	bic.w	r5, r5, #3
 8004162:	3508      	adds	r5, #8
 8004164:	2d0c      	cmp	r5, #12
 8004166:	bf38      	it	cc
 8004168:	250c      	movcc	r5, #12
 800416a:	4629      	mov	r1, r5
 800416c:	4638      	mov	r0, r7
 800416e:	f7ff ffa5 	bl	80040bc <sbrk_aligned>
 8004172:	3001      	adds	r0, #1
 8004174:	d02b      	beq.n	80041ce <_malloc_r+0xd2>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	442b      	add	r3, r5
 800417a:	6023      	str	r3, [r4, #0]
 800417c:	e00e      	b.n	800419c <_malloc_r+0xa0>
 800417e:	6822      	ldr	r2, [r4, #0]
 8004180:	1b52      	subs	r2, r2, r5
 8004182:	d41e      	bmi.n	80041c2 <_malloc_r+0xc6>
 8004184:	2a0b      	cmp	r2, #11
 8004186:	d916      	bls.n	80041b6 <_malloc_r+0xba>
 8004188:	1961      	adds	r1, r4, r5
 800418a:	42a3      	cmp	r3, r4
 800418c:	6025      	str	r5, [r4, #0]
 800418e:	bf18      	it	ne
 8004190:	6059      	strne	r1, [r3, #4]
 8004192:	6863      	ldr	r3, [r4, #4]
 8004194:	bf08      	it	eq
 8004196:	6031      	streq	r1, [r6, #0]
 8004198:	5162      	str	r2, [r4, r5]
 800419a:	604b      	str	r3, [r1, #4]
 800419c:	4638      	mov	r0, r7
 800419e:	f104 060b 	add.w	r6, r4, #11
 80041a2:	f000 f877 	bl	8004294 <__malloc_unlock>
 80041a6:	f026 0607 	bic.w	r6, r6, #7
 80041aa:	1d23      	adds	r3, r4, #4
 80041ac:	1af2      	subs	r2, r6, r3
 80041ae:	d0b6      	beq.n	800411e <_malloc_r+0x22>
 80041b0:	1b9b      	subs	r3, r3, r6
 80041b2:	50a3      	str	r3, [r4, r2]
 80041b4:	e7b3      	b.n	800411e <_malloc_r+0x22>
 80041b6:	6862      	ldr	r2, [r4, #4]
 80041b8:	42a3      	cmp	r3, r4
 80041ba:	bf0c      	ite	eq
 80041bc:	6032      	streq	r2, [r6, #0]
 80041be:	605a      	strne	r2, [r3, #4]
 80041c0:	e7ec      	b.n	800419c <_malloc_r+0xa0>
 80041c2:	4623      	mov	r3, r4
 80041c4:	6864      	ldr	r4, [r4, #4]
 80041c6:	e7b2      	b.n	800412e <_malloc_r+0x32>
 80041c8:	4634      	mov	r4, r6
 80041ca:	6876      	ldr	r6, [r6, #4]
 80041cc:	e7b9      	b.n	8004142 <_malloc_r+0x46>
 80041ce:	230c      	movs	r3, #12
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	4638      	mov	r0, r7
 80041d4:	f000 f85e 	bl	8004294 <__malloc_unlock>
 80041d8:	e7a1      	b.n	800411e <_malloc_r+0x22>
 80041da:	6025      	str	r5, [r4, #0]
 80041dc:	e7de      	b.n	800419c <_malloc_r+0xa0>
 80041de:	bf00      	nop
 80041e0:	200002ec 	.word	0x200002ec

080041e4 <_sbrk_r>:
 80041e4:	b538      	push	{r3, r4, r5, lr}
 80041e6:	4d06      	ldr	r5, [pc, #24]	; (8004200 <_sbrk_r+0x1c>)
 80041e8:	2300      	movs	r3, #0
 80041ea:	4604      	mov	r4, r0
 80041ec:	4608      	mov	r0, r1
 80041ee:	602b      	str	r3, [r5, #0]
 80041f0:	f7fc fff6 	bl	80011e0 <_sbrk>
 80041f4:	1c43      	adds	r3, r0, #1
 80041f6:	d102      	bne.n	80041fe <_sbrk_r+0x1a>
 80041f8:	682b      	ldr	r3, [r5, #0]
 80041fa:	b103      	cbz	r3, 80041fe <_sbrk_r+0x1a>
 80041fc:	6023      	str	r3, [r4, #0]
 80041fe:	bd38      	pop	{r3, r4, r5, pc}
 8004200:	200002f4 	.word	0x200002f4

08004204 <__assert_func>:
 8004204:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004206:	4614      	mov	r4, r2
 8004208:	461a      	mov	r2, r3
 800420a:	4b09      	ldr	r3, [pc, #36]	; (8004230 <__assert_func+0x2c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4605      	mov	r5, r0
 8004210:	68d8      	ldr	r0, [r3, #12]
 8004212:	b14c      	cbz	r4, 8004228 <__assert_func+0x24>
 8004214:	4b07      	ldr	r3, [pc, #28]	; (8004234 <__assert_func+0x30>)
 8004216:	9100      	str	r1, [sp, #0]
 8004218:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800421c:	4906      	ldr	r1, [pc, #24]	; (8004238 <__assert_func+0x34>)
 800421e:	462b      	mov	r3, r5
 8004220:	f000 f80e 	bl	8004240 <fiprintf>
 8004224:	f000 fa64 	bl	80046f0 <abort>
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <__assert_func+0x38>)
 800422a:	461c      	mov	r4, r3
 800422c:	e7f3      	b.n	8004216 <__assert_func+0x12>
 800422e:	bf00      	nop
 8004230:	2000000c 	.word	0x2000000c
 8004234:	08004f7c 	.word	0x08004f7c
 8004238:	08004f89 	.word	0x08004f89
 800423c:	08004fb7 	.word	0x08004fb7

08004240 <fiprintf>:
 8004240:	b40e      	push	{r1, r2, r3}
 8004242:	b503      	push	{r0, r1, lr}
 8004244:	4601      	mov	r1, r0
 8004246:	ab03      	add	r3, sp, #12
 8004248:	4805      	ldr	r0, [pc, #20]	; (8004260 <fiprintf+0x20>)
 800424a:	f853 2b04 	ldr.w	r2, [r3], #4
 800424e:	6800      	ldr	r0, [r0, #0]
 8004250:	9301      	str	r3, [sp, #4]
 8004252:	f000 f84f 	bl	80042f4 <_vfiprintf_r>
 8004256:	b002      	add	sp, #8
 8004258:	f85d eb04 	ldr.w	lr, [sp], #4
 800425c:	b003      	add	sp, #12
 800425e:	4770      	bx	lr
 8004260:	2000000c 	.word	0x2000000c

08004264 <__ascii_mbtowc>:
 8004264:	b082      	sub	sp, #8
 8004266:	b901      	cbnz	r1, 800426a <__ascii_mbtowc+0x6>
 8004268:	a901      	add	r1, sp, #4
 800426a:	b142      	cbz	r2, 800427e <__ascii_mbtowc+0x1a>
 800426c:	b14b      	cbz	r3, 8004282 <__ascii_mbtowc+0x1e>
 800426e:	7813      	ldrb	r3, [r2, #0]
 8004270:	600b      	str	r3, [r1, #0]
 8004272:	7812      	ldrb	r2, [r2, #0]
 8004274:	1e10      	subs	r0, r2, #0
 8004276:	bf18      	it	ne
 8004278:	2001      	movne	r0, #1
 800427a:	b002      	add	sp, #8
 800427c:	4770      	bx	lr
 800427e:	4610      	mov	r0, r2
 8004280:	e7fb      	b.n	800427a <__ascii_mbtowc+0x16>
 8004282:	f06f 0001 	mvn.w	r0, #1
 8004286:	e7f8      	b.n	800427a <__ascii_mbtowc+0x16>

08004288 <__malloc_lock>:
 8004288:	4801      	ldr	r0, [pc, #4]	; (8004290 <__malloc_lock+0x8>)
 800428a:	f000 bbf1 	b.w	8004a70 <__retarget_lock_acquire_recursive>
 800428e:	bf00      	nop
 8004290:	200002f8 	.word	0x200002f8

08004294 <__malloc_unlock>:
 8004294:	4801      	ldr	r0, [pc, #4]	; (800429c <__malloc_unlock+0x8>)
 8004296:	f000 bbec 	b.w	8004a72 <__retarget_lock_release_recursive>
 800429a:	bf00      	nop
 800429c:	200002f8 	.word	0x200002f8

080042a0 <__sfputc_r>:
 80042a0:	6893      	ldr	r3, [r2, #8]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	b410      	push	{r4}
 80042a8:	6093      	str	r3, [r2, #8]
 80042aa:	da08      	bge.n	80042be <__sfputc_r+0x1e>
 80042ac:	6994      	ldr	r4, [r2, #24]
 80042ae:	42a3      	cmp	r3, r4
 80042b0:	db01      	blt.n	80042b6 <__sfputc_r+0x16>
 80042b2:	290a      	cmp	r1, #10
 80042b4:	d103      	bne.n	80042be <__sfputc_r+0x1e>
 80042b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ba:	f000 b94b 	b.w	8004554 <__swbuf_r>
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	1c58      	adds	r0, r3, #1
 80042c2:	6010      	str	r0, [r2, #0]
 80042c4:	7019      	strb	r1, [r3, #0]
 80042c6:	4608      	mov	r0, r1
 80042c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <__sfputs_r>:
 80042ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d0:	4606      	mov	r6, r0
 80042d2:	460f      	mov	r7, r1
 80042d4:	4614      	mov	r4, r2
 80042d6:	18d5      	adds	r5, r2, r3
 80042d8:	42ac      	cmp	r4, r5
 80042da:	d101      	bne.n	80042e0 <__sfputs_r+0x12>
 80042dc:	2000      	movs	r0, #0
 80042de:	e007      	b.n	80042f0 <__sfputs_r+0x22>
 80042e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042e4:	463a      	mov	r2, r7
 80042e6:	4630      	mov	r0, r6
 80042e8:	f7ff ffda 	bl	80042a0 <__sfputc_r>
 80042ec:	1c43      	adds	r3, r0, #1
 80042ee:	d1f3      	bne.n	80042d8 <__sfputs_r+0xa>
 80042f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042f4 <_vfiprintf_r>:
 80042f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f8:	460d      	mov	r5, r1
 80042fa:	b09d      	sub	sp, #116	; 0x74
 80042fc:	4614      	mov	r4, r2
 80042fe:	4698      	mov	r8, r3
 8004300:	4606      	mov	r6, r0
 8004302:	b118      	cbz	r0, 800430c <_vfiprintf_r+0x18>
 8004304:	6983      	ldr	r3, [r0, #24]
 8004306:	b90b      	cbnz	r3, 800430c <_vfiprintf_r+0x18>
 8004308:	f000 fb14 	bl	8004934 <__sinit>
 800430c:	4b89      	ldr	r3, [pc, #548]	; (8004534 <_vfiprintf_r+0x240>)
 800430e:	429d      	cmp	r5, r3
 8004310:	d11b      	bne.n	800434a <_vfiprintf_r+0x56>
 8004312:	6875      	ldr	r5, [r6, #4]
 8004314:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004316:	07d9      	lsls	r1, r3, #31
 8004318:	d405      	bmi.n	8004326 <_vfiprintf_r+0x32>
 800431a:	89ab      	ldrh	r3, [r5, #12]
 800431c:	059a      	lsls	r2, r3, #22
 800431e:	d402      	bmi.n	8004326 <_vfiprintf_r+0x32>
 8004320:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004322:	f000 fba5 	bl	8004a70 <__retarget_lock_acquire_recursive>
 8004326:	89ab      	ldrh	r3, [r5, #12]
 8004328:	071b      	lsls	r3, r3, #28
 800432a:	d501      	bpl.n	8004330 <_vfiprintf_r+0x3c>
 800432c:	692b      	ldr	r3, [r5, #16]
 800432e:	b9eb      	cbnz	r3, 800436c <_vfiprintf_r+0x78>
 8004330:	4629      	mov	r1, r5
 8004332:	4630      	mov	r0, r6
 8004334:	f000 f96e 	bl	8004614 <__swsetup_r>
 8004338:	b1c0      	cbz	r0, 800436c <_vfiprintf_r+0x78>
 800433a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800433c:	07dc      	lsls	r4, r3, #31
 800433e:	d50e      	bpl.n	800435e <_vfiprintf_r+0x6a>
 8004340:	f04f 30ff 	mov.w	r0, #4294967295
 8004344:	b01d      	add	sp, #116	; 0x74
 8004346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800434a:	4b7b      	ldr	r3, [pc, #492]	; (8004538 <_vfiprintf_r+0x244>)
 800434c:	429d      	cmp	r5, r3
 800434e:	d101      	bne.n	8004354 <_vfiprintf_r+0x60>
 8004350:	68b5      	ldr	r5, [r6, #8]
 8004352:	e7df      	b.n	8004314 <_vfiprintf_r+0x20>
 8004354:	4b79      	ldr	r3, [pc, #484]	; (800453c <_vfiprintf_r+0x248>)
 8004356:	429d      	cmp	r5, r3
 8004358:	bf08      	it	eq
 800435a:	68f5      	ldreq	r5, [r6, #12]
 800435c:	e7da      	b.n	8004314 <_vfiprintf_r+0x20>
 800435e:	89ab      	ldrh	r3, [r5, #12]
 8004360:	0598      	lsls	r0, r3, #22
 8004362:	d4ed      	bmi.n	8004340 <_vfiprintf_r+0x4c>
 8004364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004366:	f000 fb84 	bl	8004a72 <__retarget_lock_release_recursive>
 800436a:	e7e9      	b.n	8004340 <_vfiprintf_r+0x4c>
 800436c:	2300      	movs	r3, #0
 800436e:	9309      	str	r3, [sp, #36]	; 0x24
 8004370:	2320      	movs	r3, #32
 8004372:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004376:	f8cd 800c 	str.w	r8, [sp, #12]
 800437a:	2330      	movs	r3, #48	; 0x30
 800437c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004540 <_vfiprintf_r+0x24c>
 8004380:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004384:	f04f 0901 	mov.w	r9, #1
 8004388:	4623      	mov	r3, r4
 800438a:	469a      	mov	sl, r3
 800438c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004390:	b10a      	cbz	r2, 8004396 <_vfiprintf_r+0xa2>
 8004392:	2a25      	cmp	r2, #37	; 0x25
 8004394:	d1f9      	bne.n	800438a <_vfiprintf_r+0x96>
 8004396:	ebba 0b04 	subs.w	fp, sl, r4
 800439a:	d00b      	beq.n	80043b4 <_vfiprintf_r+0xc0>
 800439c:	465b      	mov	r3, fp
 800439e:	4622      	mov	r2, r4
 80043a0:	4629      	mov	r1, r5
 80043a2:	4630      	mov	r0, r6
 80043a4:	f7ff ff93 	bl	80042ce <__sfputs_r>
 80043a8:	3001      	adds	r0, #1
 80043aa:	f000 80aa 	beq.w	8004502 <_vfiprintf_r+0x20e>
 80043ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043b0:	445a      	add	r2, fp
 80043b2:	9209      	str	r2, [sp, #36]	; 0x24
 80043b4:	f89a 3000 	ldrb.w	r3, [sl]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80a2 	beq.w	8004502 <_vfiprintf_r+0x20e>
 80043be:	2300      	movs	r3, #0
 80043c0:	f04f 32ff 	mov.w	r2, #4294967295
 80043c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043c8:	f10a 0a01 	add.w	sl, sl, #1
 80043cc:	9304      	str	r3, [sp, #16]
 80043ce:	9307      	str	r3, [sp, #28]
 80043d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043d4:	931a      	str	r3, [sp, #104]	; 0x68
 80043d6:	4654      	mov	r4, sl
 80043d8:	2205      	movs	r2, #5
 80043da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043de:	4858      	ldr	r0, [pc, #352]	; (8004540 <_vfiprintf_r+0x24c>)
 80043e0:	f7fb ff1e 	bl	8000220 <memchr>
 80043e4:	9a04      	ldr	r2, [sp, #16]
 80043e6:	b9d8      	cbnz	r0, 8004420 <_vfiprintf_r+0x12c>
 80043e8:	06d1      	lsls	r1, r2, #27
 80043ea:	bf44      	itt	mi
 80043ec:	2320      	movmi	r3, #32
 80043ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043f2:	0713      	lsls	r3, r2, #28
 80043f4:	bf44      	itt	mi
 80043f6:	232b      	movmi	r3, #43	; 0x2b
 80043f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043fc:	f89a 3000 	ldrb.w	r3, [sl]
 8004400:	2b2a      	cmp	r3, #42	; 0x2a
 8004402:	d015      	beq.n	8004430 <_vfiprintf_r+0x13c>
 8004404:	9a07      	ldr	r2, [sp, #28]
 8004406:	4654      	mov	r4, sl
 8004408:	2000      	movs	r0, #0
 800440a:	f04f 0c0a 	mov.w	ip, #10
 800440e:	4621      	mov	r1, r4
 8004410:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004414:	3b30      	subs	r3, #48	; 0x30
 8004416:	2b09      	cmp	r3, #9
 8004418:	d94e      	bls.n	80044b8 <_vfiprintf_r+0x1c4>
 800441a:	b1b0      	cbz	r0, 800444a <_vfiprintf_r+0x156>
 800441c:	9207      	str	r2, [sp, #28]
 800441e:	e014      	b.n	800444a <_vfiprintf_r+0x156>
 8004420:	eba0 0308 	sub.w	r3, r0, r8
 8004424:	fa09 f303 	lsl.w	r3, r9, r3
 8004428:	4313      	orrs	r3, r2
 800442a:	9304      	str	r3, [sp, #16]
 800442c:	46a2      	mov	sl, r4
 800442e:	e7d2      	b.n	80043d6 <_vfiprintf_r+0xe2>
 8004430:	9b03      	ldr	r3, [sp, #12]
 8004432:	1d19      	adds	r1, r3, #4
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	9103      	str	r1, [sp, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	bfbb      	ittet	lt
 800443c:	425b      	neglt	r3, r3
 800443e:	f042 0202 	orrlt.w	r2, r2, #2
 8004442:	9307      	strge	r3, [sp, #28]
 8004444:	9307      	strlt	r3, [sp, #28]
 8004446:	bfb8      	it	lt
 8004448:	9204      	strlt	r2, [sp, #16]
 800444a:	7823      	ldrb	r3, [r4, #0]
 800444c:	2b2e      	cmp	r3, #46	; 0x2e
 800444e:	d10c      	bne.n	800446a <_vfiprintf_r+0x176>
 8004450:	7863      	ldrb	r3, [r4, #1]
 8004452:	2b2a      	cmp	r3, #42	; 0x2a
 8004454:	d135      	bne.n	80044c2 <_vfiprintf_r+0x1ce>
 8004456:	9b03      	ldr	r3, [sp, #12]
 8004458:	1d1a      	adds	r2, r3, #4
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	9203      	str	r2, [sp, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	bfb8      	it	lt
 8004462:	f04f 33ff 	movlt.w	r3, #4294967295
 8004466:	3402      	adds	r4, #2
 8004468:	9305      	str	r3, [sp, #20]
 800446a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004550 <_vfiprintf_r+0x25c>
 800446e:	7821      	ldrb	r1, [r4, #0]
 8004470:	2203      	movs	r2, #3
 8004472:	4650      	mov	r0, sl
 8004474:	f7fb fed4 	bl	8000220 <memchr>
 8004478:	b140      	cbz	r0, 800448c <_vfiprintf_r+0x198>
 800447a:	2340      	movs	r3, #64	; 0x40
 800447c:	eba0 000a 	sub.w	r0, r0, sl
 8004480:	fa03 f000 	lsl.w	r0, r3, r0
 8004484:	9b04      	ldr	r3, [sp, #16]
 8004486:	4303      	orrs	r3, r0
 8004488:	3401      	adds	r4, #1
 800448a:	9304      	str	r3, [sp, #16]
 800448c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004490:	482c      	ldr	r0, [pc, #176]	; (8004544 <_vfiprintf_r+0x250>)
 8004492:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004496:	2206      	movs	r2, #6
 8004498:	f7fb fec2 	bl	8000220 <memchr>
 800449c:	2800      	cmp	r0, #0
 800449e:	d03f      	beq.n	8004520 <_vfiprintf_r+0x22c>
 80044a0:	4b29      	ldr	r3, [pc, #164]	; (8004548 <_vfiprintf_r+0x254>)
 80044a2:	bb1b      	cbnz	r3, 80044ec <_vfiprintf_r+0x1f8>
 80044a4:	9b03      	ldr	r3, [sp, #12]
 80044a6:	3307      	adds	r3, #7
 80044a8:	f023 0307 	bic.w	r3, r3, #7
 80044ac:	3308      	adds	r3, #8
 80044ae:	9303      	str	r3, [sp, #12]
 80044b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044b2:	443b      	add	r3, r7
 80044b4:	9309      	str	r3, [sp, #36]	; 0x24
 80044b6:	e767      	b.n	8004388 <_vfiprintf_r+0x94>
 80044b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80044bc:	460c      	mov	r4, r1
 80044be:	2001      	movs	r0, #1
 80044c0:	e7a5      	b.n	800440e <_vfiprintf_r+0x11a>
 80044c2:	2300      	movs	r3, #0
 80044c4:	3401      	adds	r4, #1
 80044c6:	9305      	str	r3, [sp, #20]
 80044c8:	4619      	mov	r1, r3
 80044ca:	f04f 0c0a 	mov.w	ip, #10
 80044ce:	4620      	mov	r0, r4
 80044d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044d4:	3a30      	subs	r2, #48	; 0x30
 80044d6:	2a09      	cmp	r2, #9
 80044d8:	d903      	bls.n	80044e2 <_vfiprintf_r+0x1ee>
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0c5      	beq.n	800446a <_vfiprintf_r+0x176>
 80044de:	9105      	str	r1, [sp, #20]
 80044e0:	e7c3      	b.n	800446a <_vfiprintf_r+0x176>
 80044e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80044e6:	4604      	mov	r4, r0
 80044e8:	2301      	movs	r3, #1
 80044ea:	e7f0      	b.n	80044ce <_vfiprintf_r+0x1da>
 80044ec:	ab03      	add	r3, sp, #12
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	462a      	mov	r2, r5
 80044f2:	4b16      	ldr	r3, [pc, #88]	; (800454c <_vfiprintf_r+0x258>)
 80044f4:	a904      	add	r1, sp, #16
 80044f6:	4630      	mov	r0, r6
 80044f8:	f7fd ff9c 	bl	8002434 <_printf_float>
 80044fc:	4607      	mov	r7, r0
 80044fe:	1c78      	adds	r0, r7, #1
 8004500:	d1d6      	bne.n	80044b0 <_vfiprintf_r+0x1bc>
 8004502:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004504:	07d9      	lsls	r1, r3, #31
 8004506:	d405      	bmi.n	8004514 <_vfiprintf_r+0x220>
 8004508:	89ab      	ldrh	r3, [r5, #12]
 800450a:	059a      	lsls	r2, r3, #22
 800450c:	d402      	bmi.n	8004514 <_vfiprintf_r+0x220>
 800450e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004510:	f000 faaf 	bl	8004a72 <__retarget_lock_release_recursive>
 8004514:	89ab      	ldrh	r3, [r5, #12]
 8004516:	065b      	lsls	r3, r3, #25
 8004518:	f53f af12 	bmi.w	8004340 <_vfiprintf_r+0x4c>
 800451c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800451e:	e711      	b.n	8004344 <_vfiprintf_r+0x50>
 8004520:	ab03      	add	r3, sp, #12
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	462a      	mov	r2, r5
 8004526:	4b09      	ldr	r3, [pc, #36]	; (800454c <_vfiprintf_r+0x258>)
 8004528:	a904      	add	r1, sp, #16
 800452a:	4630      	mov	r0, r6
 800452c:	f7fe fa26 	bl	800297c <_printf_i>
 8004530:	e7e4      	b.n	80044fc <_vfiprintf_r+0x208>
 8004532:	bf00      	nop
 8004534:	080050f4 	.word	0x080050f4
 8004538:	08005114 	.word	0x08005114
 800453c:	080050d4 	.word	0x080050d4
 8004540:	08004fc2 	.word	0x08004fc2
 8004544:	08004fcc 	.word	0x08004fcc
 8004548:	08002435 	.word	0x08002435
 800454c:	080042cf 	.word	0x080042cf
 8004550:	08004fc8 	.word	0x08004fc8

08004554 <__swbuf_r>:
 8004554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004556:	460e      	mov	r6, r1
 8004558:	4614      	mov	r4, r2
 800455a:	4605      	mov	r5, r0
 800455c:	b118      	cbz	r0, 8004566 <__swbuf_r+0x12>
 800455e:	6983      	ldr	r3, [r0, #24]
 8004560:	b90b      	cbnz	r3, 8004566 <__swbuf_r+0x12>
 8004562:	f000 f9e7 	bl	8004934 <__sinit>
 8004566:	4b21      	ldr	r3, [pc, #132]	; (80045ec <__swbuf_r+0x98>)
 8004568:	429c      	cmp	r4, r3
 800456a:	d12b      	bne.n	80045c4 <__swbuf_r+0x70>
 800456c:	686c      	ldr	r4, [r5, #4]
 800456e:	69a3      	ldr	r3, [r4, #24]
 8004570:	60a3      	str	r3, [r4, #8]
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	071a      	lsls	r2, r3, #28
 8004576:	d52f      	bpl.n	80045d8 <__swbuf_r+0x84>
 8004578:	6923      	ldr	r3, [r4, #16]
 800457a:	b36b      	cbz	r3, 80045d8 <__swbuf_r+0x84>
 800457c:	6923      	ldr	r3, [r4, #16]
 800457e:	6820      	ldr	r0, [r4, #0]
 8004580:	1ac0      	subs	r0, r0, r3
 8004582:	6963      	ldr	r3, [r4, #20]
 8004584:	b2f6      	uxtb	r6, r6
 8004586:	4283      	cmp	r3, r0
 8004588:	4637      	mov	r7, r6
 800458a:	dc04      	bgt.n	8004596 <__swbuf_r+0x42>
 800458c:	4621      	mov	r1, r4
 800458e:	4628      	mov	r0, r5
 8004590:	f000 f93c 	bl	800480c <_fflush_r>
 8004594:	bb30      	cbnz	r0, 80045e4 <__swbuf_r+0x90>
 8004596:	68a3      	ldr	r3, [r4, #8]
 8004598:	3b01      	subs	r3, #1
 800459a:	60a3      	str	r3, [r4, #8]
 800459c:	6823      	ldr	r3, [r4, #0]
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	6022      	str	r2, [r4, #0]
 80045a2:	701e      	strb	r6, [r3, #0]
 80045a4:	6963      	ldr	r3, [r4, #20]
 80045a6:	3001      	adds	r0, #1
 80045a8:	4283      	cmp	r3, r0
 80045aa:	d004      	beq.n	80045b6 <__swbuf_r+0x62>
 80045ac:	89a3      	ldrh	r3, [r4, #12]
 80045ae:	07db      	lsls	r3, r3, #31
 80045b0:	d506      	bpl.n	80045c0 <__swbuf_r+0x6c>
 80045b2:	2e0a      	cmp	r6, #10
 80045b4:	d104      	bne.n	80045c0 <__swbuf_r+0x6c>
 80045b6:	4621      	mov	r1, r4
 80045b8:	4628      	mov	r0, r5
 80045ba:	f000 f927 	bl	800480c <_fflush_r>
 80045be:	b988      	cbnz	r0, 80045e4 <__swbuf_r+0x90>
 80045c0:	4638      	mov	r0, r7
 80045c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045c4:	4b0a      	ldr	r3, [pc, #40]	; (80045f0 <__swbuf_r+0x9c>)
 80045c6:	429c      	cmp	r4, r3
 80045c8:	d101      	bne.n	80045ce <__swbuf_r+0x7a>
 80045ca:	68ac      	ldr	r4, [r5, #8]
 80045cc:	e7cf      	b.n	800456e <__swbuf_r+0x1a>
 80045ce:	4b09      	ldr	r3, [pc, #36]	; (80045f4 <__swbuf_r+0xa0>)
 80045d0:	429c      	cmp	r4, r3
 80045d2:	bf08      	it	eq
 80045d4:	68ec      	ldreq	r4, [r5, #12]
 80045d6:	e7ca      	b.n	800456e <__swbuf_r+0x1a>
 80045d8:	4621      	mov	r1, r4
 80045da:	4628      	mov	r0, r5
 80045dc:	f000 f81a 	bl	8004614 <__swsetup_r>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	d0cb      	beq.n	800457c <__swbuf_r+0x28>
 80045e4:	f04f 37ff 	mov.w	r7, #4294967295
 80045e8:	e7ea      	b.n	80045c0 <__swbuf_r+0x6c>
 80045ea:	bf00      	nop
 80045ec:	080050f4 	.word	0x080050f4
 80045f0:	08005114 	.word	0x08005114
 80045f4:	080050d4 	.word	0x080050d4

080045f8 <__ascii_wctomb>:
 80045f8:	b149      	cbz	r1, 800460e <__ascii_wctomb+0x16>
 80045fa:	2aff      	cmp	r2, #255	; 0xff
 80045fc:	bf85      	ittet	hi
 80045fe:	238a      	movhi	r3, #138	; 0x8a
 8004600:	6003      	strhi	r3, [r0, #0]
 8004602:	700a      	strbls	r2, [r1, #0]
 8004604:	f04f 30ff 	movhi.w	r0, #4294967295
 8004608:	bf98      	it	ls
 800460a:	2001      	movls	r0, #1
 800460c:	4770      	bx	lr
 800460e:	4608      	mov	r0, r1
 8004610:	4770      	bx	lr
	...

08004614 <__swsetup_r>:
 8004614:	4b32      	ldr	r3, [pc, #200]	; (80046e0 <__swsetup_r+0xcc>)
 8004616:	b570      	push	{r4, r5, r6, lr}
 8004618:	681d      	ldr	r5, [r3, #0]
 800461a:	4606      	mov	r6, r0
 800461c:	460c      	mov	r4, r1
 800461e:	b125      	cbz	r5, 800462a <__swsetup_r+0x16>
 8004620:	69ab      	ldr	r3, [r5, #24]
 8004622:	b913      	cbnz	r3, 800462a <__swsetup_r+0x16>
 8004624:	4628      	mov	r0, r5
 8004626:	f000 f985 	bl	8004934 <__sinit>
 800462a:	4b2e      	ldr	r3, [pc, #184]	; (80046e4 <__swsetup_r+0xd0>)
 800462c:	429c      	cmp	r4, r3
 800462e:	d10f      	bne.n	8004650 <__swsetup_r+0x3c>
 8004630:	686c      	ldr	r4, [r5, #4]
 8004632:	89a3      	ldrh	r3, [r4, #12]
 8004634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004638:	0719      	lsls	r1, r3, #28
 800463a:	d42c      	bmi.n	8004696 <__swsetup_r+0x82>
 800463c:	06dd      	lsls	r5, r3, #27
 800463e:	d411      	bmi.n	8004664 <__swsetup_r+0x50>
 8004640:	2309      	movs	r3, #9
 8004642:	6033      	str	r3, [r6, #0]
 8004644:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004648:	81a3      	strh	r3, [r4, #12]
 800464a:	f04f 30ff 	mov.w	r0, #4294967295
 800464e:	e03e      	b.n	80046ce <__swsetup_r+0xba>
 8004650:	4b25      	ldr	r3, [pc, #148]	; (80046e8 <__swsetup_r+0xd4>)
 8004652:	429c      	cmp	r4, r3
 8004654:	d101      	bne.n	800465a <__swsetup_r+0x46>
 8004656:	68ac      	ldr	r4, [r5, #8]
 8004658:	e7eb      	b.n	8004632 <__swsetup_r+0x1e>
 800465a:	4b24      	ldr	r3, [pc, #144]	; (80046ec <__swsetup_r+0xd8>)
 800465c:	429c      	cmp	r4, r3
 800465e:	bf08      	it	eq
 8004660:	68ec      	ldreq	r4, [r5, #12]
 8004662:	e7e6      	b.n	8004632 <__swsetup_r+0x1e>
 8004664:	0758      	lsls	r0, r3, #29
 8004666:	d512      	bpl.n	800468e <__swsetup_r+0x7a>
 8004668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800466a:	b141      	cbz	r1, 800467e <__swsetup_r+0x6a>
 800466c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004670:	4299      	cmp	r1, r3
 8004672:	d002      	beq.n	800467a <__swsetup_r+0x66>
 8004674:	4630      	mov	r0, r6
 8004676:	f7ff fcd5 	bl	8004024 <_free_r>
 800467a:	2300      	movs	r3, #0
 800467c:	6363      	str	r3, [r4, #52]	; 0x34
 800467e:	89a3      	ldrh	r3, [r4, #12]
 8004680:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004684:	81a3      	strh	r3, [r4, #12]
 8004686:	2300      	movs	r3, #0
 8004688:	6063      	str	r3, [r4, #4]
 800468a:	6923      	ldr	r3, [r4, #16]
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	f043 0308 	orr.w	r3, r3, #8
 8004694:	81a3      	strh	r3, [r4, #12]
 8004696:	6923      	ldr	r3, [r4, #16]
 8004698:	b94b      	cbnz	r3, 80046ae <__swsetup_r+0x9a>
 800469a:	89a3      	ldrh	r3, [r4, #12]
 800469c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80046a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046a4:	d003      	beq.n	80046ae <__swsetup_r+0x9a>
 80046a6:	4621      	mov	r1, r4
 80046a8:	4630      	mov	r0, r6
 80046aa:	f000 fa09 	bl	8004ac0 <__smakebuf_r>
 80046ae:	89a0      	ldrh	r0, [r4, #12]
 80046b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80046b4:	f010 0301 	ands.w	r3, r0, #1
 80046b8:	d00a      	beq.n	80046d0 <__swsetup_r+0xbc>
 80046ba:	2300      	movs	r3, #0
 80046bc:	60a3      	str	r3, [r4, #8]
 80046be:	6963      	ldr	r3, [r4, #20]
 80046c0:	425b      	negs	r3, r3
 80046c2:	61a3      	str	r3, [r4, #24]
 80046c4:	6923      	ldr	r3, [r4, #16]
 80046c6:	b943      	cbnz	r3, 80046da <__swsetup_r+0xc6>
 80046c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80046cc:	d1ba      	bne.n	8004644 <__swsetup_r+0x30>
 80046ce:	bd70      	pop	{r4, r5, r6, pc}
 80046d0:	0781      	lsls	r1, r0, #30
 80046d2:	bf58      	it	pl
 80046d4:	6963      	ldrpl	r3, [r4, #20]
 80046d6:	60a3      	str	r3, [r4, #8]
 80046d8:	e7f4      	b.n	80046c4 <__swsetup_r+0xb0>
 80046da:	2000      	movs	r0, #0
 80046dc:	e7f7      	b.n	80046ce <__swsetup_r+0xba>
 80046de:	bf00      	nop
 80046e0:	2000000c 	.word	0x2000000c
 80046e4:	080050f4 	.word	0x080050f4
 80046e8:	08005114 	.word	0x08005114
 80046ec:	080050d4 	.word	0x080050d4

080046f0 <abort>:
 80046f0:	b508      	push	{r3, lr}
 80046f2:	2006      	movs	r0, #6
 80046f4:	f000 fa4c 	bl	8004b90 <raise>
 80046f8:	2001      	movs	r0, #1
 80046fa:	f7fc fd43 	bl	8001184 <_exit>
	...

08004700 <__sflush_r>:
 8004700:	898a      	ldrh	r2, [r1, #12]
 8004702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004706:	4605      	mov	r5, r0
 8004708:	0710      	lsls	r0, r2, #28
 800470a:	460c      	mov	r4, r1
 800470c:	d458      	bmi.n	80047c0 <__sflush_r+0xc0>
 800470e:	684b      	ldr	r3, [r1, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	dc05      	bgt.n	8004720 <__sflush_r+0x20>
 8004714:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004716:	2b00      	cmp	r3, #0
 8004718:	dc02      	bgt.n	8004720 <__sflush_r+0x20>
 800471a:	2000      	movs	r0, #0
 800471c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004720:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004722:	2e00      	cmp	r6, #0
 8004724:	d0f9      	beq.n	800471a <__sflush_r+0x1a>
 8004726:	2300      	movs	r3, #0
 8004728:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800472c:	682f      	ldr	r7, [r5, #0]
 800472e:	602b      	str	r3, [r5, #0]
 8004730:	d032      	beq.n	8004798 <__sflush_r+0x98>
 8004732:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004734:	89a3      	ldrh	r3, [r4, #12]
 8004736:	075a      	lsls	r2, r3, #29
 8004738:	d505      	bpl.n	8004746 <__sflush_r+0x46>
 800473a:	6863      	ldr	r3, [r4, #4]
 800473c:	1ac0      	subs	r0, r0, r3
 800473e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004740:	b10b      	cbz	r3, 8004746 <__sflush_r+0x46>
 8004742:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004744:	1ac0      	subs	r0, r0, r3
 8004746:	2300      	movs	r3, #0
 8004748:	4602      	mov	r2, r0
 800474a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800474c:	6a21      	ldr	r1, [r4, #32]
 800474e:	4628      	mov	r0, r5
 8004750:	47b0      	blx	r6
 8004752:	1c43      	adds	r3, r0, #1
 8004754:	89a3      	ldrh	r3, [r4, #12]
 8004756:	d106      	bne.n	8004766 <__sflush_r+0x66>
 8004758:	6829      	ldr	r1, [r5, #0]
 800475a:	291d      	cmp	r1, #29
 800475c:	d82c      	bhi.n	80047b8 <__sflush_r+0xb8>
 800475e:	4a2a      	ldr	r2, [pc, #168]	; (8004808 <__sflush_r+0x108>)
 8004760:	40ca      	lsrs	r2, r1
 8004762:	07d6      	lsls	r6, r2, #31
 8004764:	d528      	bpl.n	80047b8 <__sflush_r+0xb8>
 8004766:	2200      	movs	r2, #0
 8004768:	6062      	str	r2, [r4, #4]
 800476a:	04d9      	lsls	r1, r3, #19
 800476c:	6922      	ldr	r2, [r4, #16]
 800476e:	6022      	str	r2, [r4, #0]
 8004770:	d504      	bpl.n	800477c <__sflush_r+0x7c>
 8004772:	1c42      	adds	r2, r0, #1
 8004774:	d101      	bne.n	800477a <__sflush_r+0x7a>
 8004776:	682b      	ldr	r3, [r5, #0]
 8004778:	b903      	cbnz	r3, 800477c <__sflush_r+0x7c>
 800477a:	6560      	str	r0, [r4, #84]	; 0x54
 800477c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800477e:	602f      	str	r7, [r5, #0]
 8004780:	2900      	cmp	r1, #0
 8004782:	d0ca      	beq.n	800471a <__sflush_r+0x1a>
 8004784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004788:	4299      	cmp	r1, r3
 800478a:	d002      	beq.n	8004792 <__sflush_r+0x92>
 800478c:	4628      	mov	r0, r5
 800478e:	f7ff fc49 	bl	8004024 <_free_r>
 8004792:	2000      	movs	r0, #0
 8004794:	6360      	str	r0, [r4, #52]	; 0x34
 8004796:	e7c1      	b.n	800471c <__sflush_r+0x1c>
 8004798:	6a21      	ldr	r1, [r4, #32]
 800479a:	2301      	movs	r3, #1
 800479c:	4628      	mov	r0, r5
 800479e:	47b0      	blx	r6
 80047a0:	1c41      	adds	r1, r0, #1
 80047a2:	d1c7      	bne.n	8004734 <__sflush_r+0x34>
 80047a4:	682b      	ldr	r3, [r5, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0c4      	beq.n	8004734 <__sflush_r+0x34>
 80047aa:	2b1d      	cmp	r3, #29
 80047ac:	d001      	beq.n	80047b2 <__sflush_r+0xb2>
 80047ae:	2b16      	cmp	r3, #22
 80047b0:	d101      	bne.n	80047b6 <__sflush_r+0xb6>
 80047b2:	602f      	str	r7, [r5, #0]
 80047b4:	e7b1      	b.n	800471a <__sflush_r+0x1a>
 80047b6:	89a3      	ldrh	r3, [r4, #12]
 80047b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047bc:	81a3      	strh	r3, [r4, #12]
 80047be:	e7ad      	b.n	800471c <__sflush_r+0x1c>
 80047c0:	690f      	ldr	r7, [r1, #16]
 80047c2:	2f00      	cmp	r7, #0
 80047c4:	d0a9      	beq.n	800471a <__sflush_r+0x1a>
 80047c6:	0793      	lsls	r3, r2, #30
 80047c8:	680e      	ldr	r6, [r1, #0]
 80047ca:	bf08      	it	eq
 80047cc:	694b      	ldreq	r3, [r1, #20]
 80047ce:	600f      	str	r7, [r1, #0]
 80047d0:	bf18      	it	ne
 80047d2:	2300      	movne	r3, #0
 80047d4:	eba6 0807 	sub.w	r8, r6, r7
 80047d8:	608b      	str	r3, [r1, #8]
 80047da:	f1b8 0f00 	cmp.w	r8, #0
 80047de:	dd9c      	ble.n	800471a <__sflush_r+0x1a>
 80047e0:	6a21      	ldr	r1, [r4, #32]
 80047e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80047e4:	4643      	mov	r3, r8
 80047e6:	463a      	mov	r2, r7
 80047e8:	4628      	mov	r0, r5
 80047ea:	47b0      	blx	r6
 80047ec:	2800      	cmp	r0, #0
 80047ee:	dc06      	bgt.n	80047fe <__sflush_r+0xfe>
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047f6:	81a3      	strh	r3, [r4, #12]
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	e78e      	b.n	800471c <__sflush_r+0x1c>
 80047fe:	4407      	add	r7, r0
 8004800:	eba8 0800 	sub.w	r8, r8, r0
 8004804:	e7e9      	b.n	80047da <__sflush_r+0xda>
 8004806:	bf00      	nop
 8004808:	20400001 	.word	0x20400001

0800480c <_fflush_r>:
 800480c:	b538      	push	{r3, r4, r5, lr}
 800480e:	690b      	ldr	r3, [r1, #16]
 8004810:	4605      	mov	r5, r0
 8004812:	460c      	mov	r4, r1
 8004814:	b913      	cbnz	r3, 800481c <_fflush_r+0x10>
 8004816:	2500      	movs	r5, #0
 8004818:	4628      	mov	r0, r5
 800481a:	bd38      	pop	{r3, r4, r5, pc}
 800481c:	b118      	cbz	r0, 8004826 <_fflush_r+0x1a>
 800481e:	6983      	ldr	r3, [r0, #24]
 8004820:	b90b      	cbnz	r3, 8004826 <_fflush_r+0x1a>
 8004822:	f000 f887 	bl	8004934 <__sinit>
 8004826:	4b14      	ldr	r3, [pc, #80]	; (8004878 <_fflush_r+0x6c>)
 8004828:	429c      	cmp	r4, r3
 800482a:	d11b      	bne.n	8004864 <_fflush_r+0x58>
 800482c:	686c      	ldr	r4, [r5, #4]
 800482e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d0ef      	beq.n	8004816 <_fflush_r+0xa>
 8004836:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004838:	07d0      	lsls	r0, r2, #31
 800483a:	d404      	bmi.n	8004846 <_fflush_r+0x3a>
 800483c:	0599      	lsls	r1, r3, #22
 800483e:	d402      	bmi.n	8004846 <_fflush_r+0x3a>
 8004840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004842:	f000 f915 	bl	8004a70 <__retarget_lock_acquire_recursive>
 8004846:	4628      	mov	r0, r5
 8004848:	4621      	mov	r1, r4
 800484a:	f7ff ff59 	bl	8004700 <__sflush_r>
 800484e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004850:	07da      	lsls	r2, r3, #31
 8004852:	4605      	mov	r5, r0
 8004854:	d4e0      	bmi.n	8004818 <_fflush_r+0xc>
 8004856:	89a3      	ldrh	r3, [r4, #12]
 8004858:	059b      	lsls	r3, r3, #22
 800485a:	d4dd      	bmi.n	8004818 <_fflush_r+0xc>
 800485c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800485e:	f000 f908 	bl	8004a72 <__retarget_lock_release_recursive>
 8004862:	e7d9      	b.n	8004818 <_fflush_r+0xc>
 8004864:	4b05      	ldr	r3, [pc, #20]	; (800487c <_fflush_r+0x70>)
 8004866:	429c      	cmp	r4, r3
 8004868:	d101      	bne.n	800486e <_fflush_r+0x62>
 800486a:	68ac      	ldr	r4, [r5, #8]
 800486c:	e7df      	b.n	800482e <_fflush_r+0x22>
 800486e:	4b04      	ldr	r3, [pc, #16]	; (8004880 <_fflush_r+0x74>)
 8004870:	429c      	cmp	r4, r3
 8004872:	bf08      	it	eq
 8004874:	68ec      	ldreq	r4, [r5, #12]
 8004876:	e7da      	b.n	800482e <_fflush_r+0x22>
 8004878:	080050f4 	.word	0x080050f4
 800487c:	08005114 	.word	0x08005114
 8004880:	080050d4 	.word	0x080050d4

08004884 <std>:
 8004884:	2300      	movs	r3, #0
 8004886:	b510      	push	{r4, lr}
 8004888:	4604      	mov	r4, r0
 800488a:	e9c0 3300 	strd	r3, r3, [r0]
 800488e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004892:	6083      	str	r3, [r0, #8]
 8004894:	8181      	strh	r1, [r0, #12]
 8004896:	6643      	str	r3, [r0, #100]	; 0x64
 8004898:	81c2      	strh	r2, [r0, #14]
 800489a:	6183      	str	r3, [r0, #24]
 800489c:	4619      	mov	r1, r3
 800489e:	2208      	movs	r2, #8
 80048a0:	305c      	adds	r0, #92	; 0x5c
 80048a2:	f7fd fd1f 	bl	80022e4 <memset>
 80048a6:	4b05      	ldr	r3, [pc, #20]	; (80048bc <std+0x38>)
 80048a8:	6263      	str	r3, [r4, #36]	; 0x24
 80048aa:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <std+0x3c>)
 80048ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80048ae:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <std+0x40>)
 80048b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80048b2:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <std+0x44>)
 80048b4:	6224      	str	r4, [r4, #32]
 80048b6:	6323      	str	r3, [r4, #48]	; 0x30
 80048b8:	bd10      	pop	{r4, pc}
 80048ba:	bf00      	nop
 80048bc:	08004bc9 	.word	0x08004bc9
 80048c0:	08004beb 	.word	0x08004beb
 80048c4:	08004c23 	.word	0x08004c23
 80048c8:	08004c47 	.word	0x08004c47

080048cc <_cleanup_r>:
 80048cc:	4901      	ldr	r1, [pc, #4]	; (80048d4 <_cleanup_r+0x8>)
 80048ce:	f000 b8af 	b.w	8004a30 <_fwalk_reent>
 80048d2:	bf00      	nop
 80048d4:	0800480d 	.word	0x0800480d

080048d8 <__sfmoreglue>:
 80048d8:	b570      	push	{r4, r5, r6, lr}
 80048da:	2268      	movs	r2, #104	; 0x68
 80048dc:	1e4d      	subs	r5, r1, #1
 80048de:	4355      	muls	r5, r2
 80048e0:	460e      	mov	r6, r1
 80048e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80048e6:	f7ff fc09 	bl	80040fc <_malloc_r>
 80048ea:	4604      	mov	r4, r0
 80048ec:	b140      	cbz	r0, 8004900 <__sfmoreglue+0x28>
 80048ee:	2100      	movs	r1, #0
 80048f0:	e9c0 1600 	strd	r1, r6, [r0]
 80048f4:	300c      	adds	r0, #12
 80048f6:	60a0      	str	r0, [r4, #8]
 80048f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80048fc:	f7fd fcf2 	bl	80022e4 <memset>
 8004900:	4620      	mov	r0, r4
 8004902:	bd70      	pop	{r4, r5, r6, pc}

08004904 <__sfp_lock_acquire>:
 8004904:	4801      	ldr	r0, [pc, #4]	; (800490c <__sfp_lock_acquire+0x8>)
 8004906:	f000 b8b3 	b.w	8004a70 <__retarget_lock_acquire_recursive>
 800490a:	bf00      	nop
 800490c:	200002f9 	.word	0x200002f9

08004910 <__sfp_lock_release>:
 8004910:	4801      	ldr	r0, [pc, #4]	; (8004918 <__sfp_lock_release+0x8>)
 8004912:	f000 b8ae 	b.w	8004a72 <__retarget_lock_release_recursive>
 8004916:	bf00      	nop
 8004918:	200002f9 	.word	0x200002f9

0800491c <__sinit_lock_acquire>:
 800491c:	4801      	ldr	r0, [pc, #4]	; (8004924 <__sinit_lock_acquire+0x8>)
 800491e:	f000 b8a7 	b.w	8004a70 <__retarget_lock_acquire_recursive>
 8004922:	bf00      	nop
 8004924:	200002fa 	.word	0x200002fa

08004928 <__sinit_lock_release>:
 8004928:	4801      	ldr	r0, [pc, #4]	; (8004930 <__sinit_lock_release+0x8>)
 800492a:	f000 b8a2 	b.w	8004a72 <__retarget_lock_release_recursive>
 800492e:	bf00      	nop
 8004930:	200002fa 	.word	0x200002fa

08004934 <__sinit>:
 8004934:	b510      	push	{r4, lr}
 8004936:	4604      	mov	r4, r0
 8004938:	f7ff fff0 	bl	800491c <__sinit_lock_acquire>
 800493c:	69a3      	ldr	r3, [r4, #24]
 800493e:	b11b      	cbz	r3, 8004948 <__sinit+0x14>
 8004940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004944:	f7ff bff0 	b.w	8004928 <__sinit_lock_release>
 8004948:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800494c:	6523      	str	r3, [r4, #80]	; 0x50
 800494e:	4b13      	ldr	r3, [pc, #76]	; (800499c <__sinit+0x68>)
 8004950:	4a13      	ldr	r2, [pc, #76]	; (80049a0 <__sinit+0x6c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	62a2      	str	r2, [r4, #40]	; 0x28
 8004956:	42a3      	cmp	r3, r4
 8004958:	bf04      	itt	eq
 800495a:	2301      	moveq	r3, #1
 800495c:	61a3      	streq	r3, [r4, #24]
 800495e:	4620      	mov	r0, r4
 8004960:	f000 f820 	bl	80049a4 <__sfp>
 8004964:	6060      	str	r0, [r4, #4]
 8004966:	4620      	mov	r0, r4
 8004968:	f000 f81c 	bl	80049a4 <__sfp>
 800496c:	60a0      	str	r0, [r4, #8]
 800496e:	4620      	mov	r0, r4
 8004970:	f000 f818 	bl	80049a4 <__sfp>
 8004974:	2200      	movs	r2, #0
 8004976:	60e0      	str	r0, [r4, #12]
 8004978:	2104      	movs	r1, #4
 800497a:	6860      	ldr	r0, [r4, #4]
 800497c:	f7ff ff82 	bl	8004884 <std>
 8004980:	68a0      	ldr	r0, [r4, #8]
 8004982:	2201      	movs	r2, #1
 8004984:	2109      	movs	r1, #9
 8004986:	f7ff ff7d 	bl	8004884 <std>
 800498a:	68e0      	ldr	r0, [r4, #12]
 800498c:	2202      	movs	r2, #2
 800498e:	2112      	movs	r1, #18
 8004990:	f7ff ff78 	bl	8004884 <std>
 8004994:	2301      	movs	r3, #1
 8004996:	61a3      	str	r3, [r4, #24]
 8004998:	e7d2      	b.n	8004940 <__sinit+0xc>
 800499a:	bf00      	nop
 800499c:	08004d58 	.word	0x08004d58
 80049a0:	080048cd 	.word	0x080048cd

080049a4 <__sfp>:
 80049a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049a6:	4607      	mov	r7, r0
 80049a8:	f7ff ffac 	bl	8004904 <__sfp_lock_acquire>
 80049ac:	4b1e      	ldr	r3, [pc, #120]	; (8004a28 <__sfp+0x84>)
 80049ae:	681e      	ldr	r6, [r3, #0]
 80049b0:	69b3      	ldr	r3, [r6, #24]
 80049b2:	b913      	cbnz	r3, 80049ba <__sfp+0x16>
 80049b4:	4630      	mov	r0, r6
 80049b6:	f7ff ffbd 	bl	8004934 <__sinit>
 80049ba:	3648      	adds	r6, #72	; 0x48
 80049bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	d503      	bpl.n	80049cc <__sfp+0x28>
 80049c4:	6833      	ldr	r3, [r6, #0]
 80049c6:	b30b      	cbz	r3, 8004a0c <__sfp+0x68>
 80049c8:	6836      	ldr	r6, [r6, #0]
 80049ca:	e7f7      	b.n	80049bc <__sfp+0x18>
 80049cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80049d0:	b9d5      	cbnz	r5, 8004a08 <__sfp+0x64>
 80049d2:	4b16      	ldr	r3, [pc, #88]	; (8004a2c <__sfp+0x88>)
 80049d4:	60e3      	str	r3, [r4, #12]
 80049d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80049da:	6665      	str	r5, [r4, #100]	; 0x64
 80049dc:	f000 f847 	bl	8004a6e <__retarget_lock_init_recursive>
 80049e0:	f7ff ff96 	bl	8004910 <__sfp_lock_release>
 80049e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80049e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80049ec:	6025      	str	r5, [r4, #0]
 80049ee:	61a5      	str	r5, [r4, #24]
 80049f0:	2208      	movs	r2, #8
 80049f2:	4629      	mov	r1, r5
 80049f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80049f8:	f7fd fc74 	bl	80022e4 <memset>
 80049fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004a00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004a04:	4620      	mov	r0, r4
 8004a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a08:	3468      	adds	r4, #104	; 0x68
 8004a0a:	e7d9      	b.n	80049c0 <__sfp+0x1c>
 8004a0c:	2104      	movs	r1, #4
 8004a0e:	4638      	mov	r0, r7
 8004a10:	f7ff ff62 	bl	80048d8 <__sfmoreglue>
 8004a14:	4604      	mov	r4, r0
 8004a16:	6030      	str	r0, [r6, #0]
 8004a18:	2800      	cmp	r0, #0
 8004a1a:	d1d5      	bne.n	80049c8 <__sfp+0x24>
 8004a1c:	f7ff ff78 	bl	8004910 <__sfp_lock_release>
 8004a20:	230c      	movs	r3, #12
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	e7ee      	b.n	8004a04 <__sfp+0x60>
 8004a26:	bf00      	nop
 8004a28:	08004d58 	.word	0x08004d58
 8004a2c:	ffff0001 	.word	0xffff0001

08004a30 <_fwalk_reent>:
 8004a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a34:	4606      	mov	r6, r0
 8004a36:	4688      	mov	r8, r1
 8004a38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a3c:	2700      	movs	r7, #0
 8004a3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a42:	f1b9 0901 	subs.w	r9, r9, #1
 8004a46:	d505      	bpl.n	8004a54 <_fwalk_reent+0x24>
 8004a48:	6824      	ldr	r4, [r4, #0]
 8004a4a:	2c00      	cmp	r4, #0
 8004a4c:	d1f7      	bne.n	8004a3e <_fwalk_reent+0xe>
 8004a4e:	4638      	mov	r0, r7
 8004a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a54:	89ab      	ldrh	r3, [r5, #12]
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d907      	bls.n	8004a6a <_fwalk_reent+0x3a>
 8004a5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	d003      	beq.n	8004a6a <_fwalk_reent+0x3a>
 8004a62:	4629      	mov	r1, r5
 8004a64:	4630      	mov	r0, r6
 8004a66:	47c0      	blx	r8
 8004a68:	4307      	orrs	r7, r0
 8004a6a:	3568      	adds	r5, #104	; 0x68
 8004a6c:	e7e9      	b.n	8004a42 <_fwalk_reent+0x12>

08004a6e <__retarget_lock_init_recursive>:
 8004a6e:	4770      	bx	lr

08004a70 <__retarget_lock_acquire_recursive>:
 8004a70:	4770      	bx	lr

08004a72 <__retarget_lock_release_recursive>:
 8004a72:	4770      	bx	lr

08004a74 <__swhatbuf_r>:
 8004a74:	b570      	push	{r4, r5, r6, lr}
 8004a76:	460e      	mov	r6, r1
 8004a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a7c:	2900      	cmp	r1, #0
 8004a7e:	b096      	sub	sp, #88	; 0x58
 8004a80:	4614      	mov	r4, r2
 8004a82:	461d      	mov	r5, r3
 8004a84:	da08      	bge.n	8004a98 <__swhatbuf_r+0x24>
 8004a86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	602a      	str	r2, [r5, #0]
 8004a8e:	061a      	lsls	r2, r3, #24
 8004a90:	d410      	bmi.n	8004ab4 <__swhatbuf_r+0x40>
 8004a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a96:	e00e      	b.n	8004ab6 <__swhatbuf_r+0x42>
 8004a98:	466a      	mov	r2, sp
 8004a9a:	f000 f8fb 	bl	8004c94 <_fstat_r>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	dbf1      	blt.n	8004a86 <__swhatbuf_r+0x12>
 8004aa2:	9a01      	ldr	r2, [sp, #4]
 8004aa4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004aa8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004aac:	425a      	negs	r2, r3
 8004aae:	415a      	adcs	r2, r3
 8004ab0:	602a      	str	r2, [r5, #0]
 8004ab2:	e7ee      	b.n	8004a92 <__swhatbuf_r+0x1e>
 8004ab4:	2340      	movs	r3, #64	; 0x40
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	6023      	str	r3, [r4, #0]
 8004aba:	b016      	add	sp, #88	; 0x58
 8004abc:	bd70      	pop	{r4, r5, r6, pc}
	...

08004ac0 <__smakebuf_r>:
 8004ac0:	898b      	ldrh	r3, [r1, #12]
 8004ac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ac4:	079d      	lsls	r5, r3, #30
 8004ac6:	4606      	mov	r6, r0
 8004ac8:	460c      	mov	r4, r1
 8004aca:	d507      	bpl.n	8004adc <__smakebuf_r+0x1c>
 8004acc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	6123      	str	r3, [r4, #16]
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	6163      	str	r3, [r4, #20]
 8004ad8:	b002      	add	sp, #8
 8004ada:	bd70      	pop	{r4, r5, r6, pc}
 8004adc:	ab01      	add	r3, sp, #4
 8004ade:	466a      	mov	r2, sp
 8004ae0:	f7ff ffc8 	bl	8004a74 <__swhatbuf_r>
 8004ae4:	9900      	ldr	r1, [sp, #0]
 8004ae6:	4605      	mov	r5, r0
 8004ae8:	4630      	mov	r0, r6
 8004aea:	f7ff fb07 	bl	80040fc <_malloc_r>
 8004aee:	b948      	cbnz	r0, 8004b04 <__smakebuf_r+0x44>
 8004af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004af4:	059a      	lsls	r2, r3, #22
 8004af6:	d4ef      	bmi.n	8004ad8 <__smakebuf_r+0x18>
 8004af8:	f023 0303 	bic.w	r3, r3, #3
 8004afc:	f043 0302 	orr.w	r3, r3, #2
 8004b00:	81a3      	strh	r3, [r4, #12]
 8004b02:	e7e3      	b.n	8004acc <__smakebuf_r+0xc>
 8004b04:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <__smakebuf_r+0x7c>)
 8004b06:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b08:	89a3      	ldrh	r3, [r4, #12]
 8004b0a:	6020      	str	r0, [r4, #0]
 8004b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b10:	81a3      	strh	r3, [r4, #12]
 8004b12:	9b00      	ldr	r3, [sp, #0]
 8004b14:	6163      	str	r3, [r4, #20]
 8004b16:	9b01      	ldr	r3, [sp, #4]
 8004b18:	6120      	str	r0, [r4, #16]
 8004b1a:	b15b      	cbz	r3, 8004b34 <__smakebuf_r+0x74>
 8004b1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b20:	4630      	mov	r0, r6
 8004b22:	f000 f8c9 	bl	8004cb8 <_isatty_r>
 8004b26:	b128      	cbz	r0, 8004b34 <__smakebuf_r+0x74>
 8004b28:	89a3      	ldrh	r3, [r4, #12]
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	81a3      	strh	r3, [r4, #12]
 8004b34:	89a0      	ldrh	r0, [r4, #12]
 8004b36:	4305      	orrs	r5, r0
 8004b38:	81a5      	strh	r5, [r4, #12]
 8004b3a:	e7cd      	b.n	8004ad8 <__smakebuf_r+0x18>
 8004b3c:	080048cd 	.word	0x080048cd

08004b40 <_raise_r>:
 8004b40:	291f      	cmp	r1, #31
 8004b42:	b538      	push	{r3, r4, r5, lr}
 8004b44:	4604      	mov	r4, r0
 8004b46:	460d      	mov	r5, r1
 8004b48:	d904      	bls.n	8004b54 <_raise_r+0x14>
 8004b4a:	2316      	movs	r3, #22
 8004b4c:	6003      	str	r3, [r0, #0]
 8004b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b52:	bd38      	pop	{r3, r4, r5, pc}
 8004b54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004b56:	b112      	cbz	r2, 8004b5e <_raise_r+0x1e>
 8004b58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b5c:	b94b      	cbnz	r3, 8004b72 <_raise_r+0x32>
 8004b5e:	4620      	mov	r0, r4
 8004b60:	f000 f830 	bl	8004bc4 <_getpid_r>
 8004b64:	462a      	mov	r2, r5
 8004b66:	4601      	mov	r1, r0
 8004b68:	4620      	mov	r0, r4
 8004b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b6e:	f000 b817 	b.w	8004ba0 <_kill_r>
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d00a      	beq.n	8004b8c <_raise_r+0x4c>
 8004b76:	1c59      	adds	r1, r3, #1
 8004b78:	d103      	bne.n	8004b82 <_raise_r+0x42>
 8004b7a:	2316      	movs	r3, #22
 8004b7c:	6003      	str	r3, [r0, #0]
 8004b7e:	2001      	movs	r0, #1
 8004b80:	e7e7      	b.n	8004b52 <_raise_r+0x12>
 8004b82:	2400      	movs	r4, #0
 8004b84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004b88:	4628      	mov	r0, r5
 8004b8a:	4798      	blx	r3
 8004b8c:	2000      	movs	r0, #0
 8004b8e:	e7e0      	b.n	8004b52 <_raise_r+0x12>

08004b90 <raise>:
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <raise+0xc>)
 8004b92:	4601      	mov	r1, r0
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	f7ff bfd3 	b.w	8004b40 <_raise_r>
 8004b9a:	bf00      	nop
 8004b9c:	2000000c 	.word	0x2000000c

08004ba0 <_kill_r>:
 8004ba0:	b538      	push	{r3, r4, r5, lr}
 8004ba2:	4d07      	ldr	r5, [pc, #28]	; (8004bc0 <_kill_r+0x20>)
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	4604      	mov	r4, r0
 8004ba8:	4608      	mov	r0, r1
 8004baa:	4611      	mov	r1, r2
 8004bac:	602b      	str	r3, [r5, #0]
 8004bae:	f7fc fae1 	bl	8001174 <_kill>
 8004bb2:	1c43      	adds	r3, r0, #1
 8004bb4:	d102      	bne.n	8004bbc <_kill_r+0x1c>
 8004bb6:	682b      	ldr	r3, [r5, #0]
 8004bb8:	b103      	cbz	r3, 8004bbc <_kill_r+0x1c>
 8004bba:	6023      	str	r3, [r4, #0]
 8004bbc:	bd38      	pop	{r3, r4, r5, pc}
 8004bbe:	bf00      	nop
 8004bc0:	200002f4 	.word	0x200002f4

08004bc4 <_getpid_r>:
 8004bc4:	f7fc bad4 	b.w	8001170 <_getpid>

08004bc8 <__sread>:
 8004bc8:	b510      	push	{r4, lr}
 8004bca:	460c      	mov	r4, r1
 8004bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bd0:	f000 f894 	bl	8004cfc <_read_r>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	bfab      	itete	ge
 8004bd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004bda:	89a3      	ldrhlt	r3, [r4, #12]
 8004bdc:	181b      	addge	r3, r3, r0
 8004bde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004be2:	bfac      	ite	ge
 8004be4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004be6:	81a3      	strhlt	r3, [r4, #12]
 8004be8:	bd10      	pop	{r4, pc}

08004bea <__swrite>:
 8004bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bee:	461f      	mov	r7, r3
 8004bf0:	898b      	ldrh	r3, [r1, #12]
 8004bf2:	05db      	lsls	r3, r3, #23
 8004bf4:	4605      	mov	r5, r0
 8004bf6:	460c      	mov	r4, r1
 8004bf8:	4616      	mov	r6, r2
 8004bfa:	d505      	bpl.n	8004c08 <__swrite+0x1e>
 8004bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c00:	2302      	movs	r3, #2
 8004c02:	2200      	movs	r2, #0
 8004c04:	f000 f868 	bl	8004cd8 <_lseek_r>
 8004c08:	89a3      	ldrh	r3, [r4, #12]
 8004c0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c12:	81a3      	strh	r3, [r4, #12]
 8004c14:	4632      	mov	r2, r6
 8004c16:	463b      	mov	r3, r7
 8004c18:	4628      	mov	r0, r5
 8004c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c1e:	f000 b817 	b.w	8004c50 <_write_r>

08004c22 <__sseek>:
 8004c22:	b510      	push	{r4, lr}
 8004c24:	460c      	mov	r4, r1
 8004c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2a:	f000 f855 	bl	8004cd8 <_lseek_r>
 8004c2e:	1c43      	adds	r3, r0, #1
 8004c30:	89a3      	ldrh	r3, [r4, #12]
 8004c32:	bf15      	itete	ne
 8004c34:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c3e:	81a3      	strheq	r3, [r4, #12]
 8004c40:	bf18      	it	ne
 8004c42:	81a3      	strhne	r3, [r4, #12]
 8004c44:	bd10      	pop	{r4, pc}

08004c46 <__sclose>:
 8004c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c4a:	f000 b813 	b.w	8004c74 <_close_r>
	...

08004c50 <_write_r>:
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	4d07      	ldr	r5, [pc, #28]	; (8004c70 <_write_r+0x20>)
 8004c54:	4604      	mov	r4, r0
 8004c56:	4608      	mov	r0, r1
 8004c58:	4611      	mov	r1, r2
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	602a      	str	r2, [r5, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	f7fc faa4 	bl	80011ac <_write>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d102      	bne.n	8004c6e <_write_r+0x1e>
 8004c68:	682b      	ldr	r3, [r5, #0]
 8004c6a:	b103      	cbz	r3, 8004c6e <_write_r+0x1e>
 8004c6c:	6023      	str	r3, [r4, #0]
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	200002f4 	.word	0x200002f4

08004c74 <_close_r>:
 8004c74:	b538      	push	{r3, r4, r5, lr}
 8004c76:	4d06      	ldr	r5, [pc, #24]	; (8004c90 <_close_r+0x1c>)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	4604      	mov	r4, r0
 8004c7c:	4608      	mov	r0, r1
 8004c7e:	602b      	str	r3, [r5, #0]
 8004c80:	f7fc faa2 	bl	80011c8 <_close>
 8004c84:	1c43      	adds	r3, r0, #1
 8004c86:	d102      	bne.n	8004c8e <_close_r+0x1a>
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	b103      	cbz	r3, 8004c8e <_close_r+0x1a>
 8004c8c:	6023      	str	r3, [r4, #0]
 8004c8e:	bd38      	pop	{r3, r4, r5, pc}
 8004c90:	200002f4 	.word	0x200002f4

08004c94 <_fstat_r>:
 8004c94:	b538      	push	{r3, r4, r5, lr}
 8004c96:	4d07      	ldr	r5, [pc, #28]	; (8004cb4 <_fstat_r+0x20>)
 8004c98:	2300      	movs	r3, #0
 8004c9a:	4604      	mov	r4, r0
 8004c9c:	4608      	mov	r0, r1
 8004c9e:	4611      	mov	r1, r2
 8004ca0:	602b      	str	r3, [r5, #0]
 8004ca2:	f7fc fa94 	bl	80011ce <_fstat>
 8004ca6:	1c43      	adds	r3, r0, #1
 8004ca8:	d102      	bne.n	8004cb0 <_fstat_r+0x1c>
 8004caa:	682b      	ldr	r3, [r5, #0]
 8004cac:	b103      	cbz	r3, 8004cb0 <_fstat_r+0x1c>
 8004cae:	6023      	str	r3, [r4, #0]
 8004cb0:	bd38      	pop	{r3, r4, r5, pc}
 8004cb2:	bf00      	nop
 8004cb4:	200002f4 	.word	0x200002f4

08004cb8 <_isatty_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4d06      	ldr	r5, [pc, #24]	; (8004cd4 <_isatty_r+0x1c>)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	f7fc fa88 	bl	80011d8 <_isatty>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_isatty_r+0x1a>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_isatty_r+0x1a>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	200002f4 	.word	0x200002f4

08004cd8 <_lseek_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4d07      	ldr	r5, [pc, #28]	; (8004cf8 <_lseek_r+0x20>)
 8004cdc:	4604      	mov	r4, r0
 8004cde:	4608      	mov	r0, r1
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	602a      	str	r2, [r5, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f7fc fa78 	bl	80011dc <_lseek>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d102      	bne.n	8004cf6 <_lseek_r+0x1e>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	b103      	cbz	r3, 8004cf6 <_lseek_r+0x1e>
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	200002f4 	.word	0x200002f4

08004cfc <_read_r>:
 8004cfc:	b538      	push	{r3, r4, r5, lr}
 8004cfe:	4d07      	ldr	r5, [pc, #28]	; (8004d1c <_read_r+0x20>)
 8004d00:	4604      	mov	r4, r0
 8004d02:	4608      	mov	r0, r1
 8004d04:	4611      	mov	r1, r2
 8004d06:	2200      	movs	r2, #0
 8004d08:	602a      	str	r2, [r5, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f7fc fa40 	bl	8001190 <_read>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_read_r+0x1e>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_read_r+0x1e>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	200002f4 	.word	0x200002f4

08004d20 <_init>:
 8004d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d22:	bf00      	nop
 8004d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d26:	bc08      	pop	{r3}
 8004d28:	469e      	mov	lr, r3
 8004d2a:	4770      	bx	lr

08004d2c <_fini>:
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	bf00      	nop
 8004d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d32:	bc08      	pop	{r3}
 8004d34:	469e      	mov	lr, r3
 8004d36:	4770      	bx	lr
