//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	addexchange

.visible .entry addexchange(
	.param .u64 addexchange_param_0,
	.param .u64 addexchange_param_1,
	.param .u64 addexchange_param_2,
	.param .u64 addexchange_param_3,
	.param .u64 addexchange_param_4,
	.param .u64 addexchange_param_5,
	.param .u64 addexchange_param_6,
	.param .u64 addexchange_param_7,
	.param .f32 addexchange_param_8,
	.param .f32 addexchange_param_9,
	.param .f32 addexchange_param_10,
	.param .u32 addexchange_param_11,
	.param .u32 addexchange_param_12,
	.param .u32 addexchange_param_13,
	.param .u8 addexchange_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<121>;
	.reg .b32 	%r<251>;
	.reg .b64 	%rd<111>;


	ld.param.u64 	%rd1, [addexchange_param_0];
	ld.param.u64 	%rd2, [addexchange_param_1];
	ld.param.u64 	%rd3, [addexchange_param_2];
	ld.param.u64 	%rd4, [addexchange_param_3];
	ld.param.u64 	%rd5, [addexchange_param_4];
	ld.param.u64 	%rd6, [addexchange_param_5];
	ld.param.u64 	%rd7, [addexchange_param_6];
	ld.param.u64 	%rd8, [addexchange_param_7];
	ld.param.f32 	%f46, [addexchange_param_8];
	ld.param.f32 	%f47, [addexchange_param_9];
	ld.param.f32 	%f48, [addexchange_param_10];
	ld.param.u32 	%r52, [addexchange_param_11];
	ld.param.u32 	%r53, [addexchange_param_12];
	ld.param.u32 	%r54, [addexchange_param_13];
	ld.param.u8 	%rs4, [addexchange_param_14];
	mov.u32 	%r55, %ntid.x;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %tid.x;
	mad.lo.s32 	%r1, %r55, %r56, %r57;
	mov.u32 	%r58, %ntid.y;
	mov.u32 	%r59, %ctaid.y;
	mov.u32 	%r60, %tid.y;
	mad.lo.s32 	%r2, %r58, %r59, %r60;
	mov.u32 	%r61, %ntid.z;
	mov.u32 	%r62, %ctaid.z;
	mov.u32 	%r63, %tid.z;
	mad.lo.s32 	%r3, %r61, %r62, %r63;
	setp.ge.s32	%p1, %r2, %r53;
	setp.ge.s32	%p2, %r1, %r52;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r54;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_41;

	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd10, %rd5;
	cvta.to.global.u64 	%rd11, %rd4;
	mad.lo.s32 	%r64, %r3, %r53, %r2;
	mad.lo.s32 	%r65, %r64, %r52, %r1;
	mul.wide.s32 	%rd12, %r65, 4;
	add.s64 	%rd13, %rd11, %rd12;
	add.s64 	%rd14, %rd10, %rd12;
	add.s64 	%rd15, %rd9, %rd12;
	ld.global.f32 	%f1, [%rd13];
	ld.global.f32 	%f2, [%rd14];
	mul.f32 	%f49, %f2, %f2;
	fma.rn.f32 	%f50, %f1, %f1, %f49;
	ld.global.f32 	%f3, [%rd15];
	fma.rn.f32 	%f51, %f3, %f3, %f50;
	setp.eq.f32	%p6, %f51, 0f00000000;
	@%p6 bra 	BB0_41;

	cvta.to.global.u64 	%rd16, %rd8;
	cvt.s64.s32	%rd17, %r65;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u8 	%rs1, [%rd18];
	cvt.u32.u16	%r80, %rs1;
	and.b32  	%r4, %r80, 255;
	cvta.to.global.u64 	%rd19, %rd1;
	add.s64 	%rd21, %rd19, %rd12;
	ld.global.f32 	%f4, [%rd21];
	cvta.to.global.u64 	%rd22, %rd2;
	add.s64 	%rd23, %rd22, %rd12;
	ld.global.f32 	%f5, [%rd23];
	cvta.to.global.u64 	%rd24, %rd3;
	add.s64 	%rd25, %rd24, %rd12;
	ld.global.f32 	%f6, [%rd25];
	and.b16  	%rs5, %rs4, 1;
	setp.eq.b16	%p7, %rs5, 1;
	@!%p7 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	add.s32 	%r85, %r1, -1;
	rem.s32 	%r86, %r85, %r52;
	add.s32 	%r87, %r86, %r52;
	rem.s32 	%r239, %r87, %r52;
	bra.uni 	BB0_5;

BB0_4:
	add.s32 	%r92, %r1, -1;
	mov.u32 	%r93, 0;
	max.s32 	%r239, %r92, %r93;

BB0_5:
	mad.lo.s32 	%r103, %r64, %r52, %r239;
	cvt.s64.s32	%rd26, %r103;
	mul.wide.s32 	%rd28, %r103, 4;
	add.s64 	%rd29, %rd11, %rd28;
	add.s64 	%rd31, %rd10, %rd28;
	add.s64 	%rd33, %rd9, %rd28;
	ld.global.f32 	%f52, [%rd29];
	ld.global.f32 	%f53, [%rd31];
	ld.global.f32 	%f54, [%rd33];
	mul.f32 	%f55, %f53, %f53;
	fma.rn.f32 	%f56, %f52, %f52, %f55;
	fma.rn.f32 	%f57, %f54, %f54, %f56;
	setp.eq.f32	%p8, %f57, 0f00000000;
	selp.f32	%f9, %f3, %f54, %p8;
	selp.f32	%f8, %f2, %f53, %p8;
	selp.f32	%f7, %f1, %f52, %p8;
	add.s64 	%rd35, %rd16, %rd26;
	ld.global.u8 	%rs6, [%rd35];
	setp.gt.u16	%p9, %rs6, %rs1;
	cvt.u32.u16	%r8, %rs6;
	@%p9 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	add.s32 	%r107, %r8, 1;
	mul.lo.s32 	%r108, %r107, %r8;
	shr.u32 	%r109, %r108, 1;
	add.s32 	%r240, %r109, %r4;
	bra.uni 	BB0_8;

BB0_6:
	add.s32 	%r104, %r4, 1;
	mul.lo.s32 	%r105, %r104, %r4;
	shr.u32 	%r106, %r105, 1;
	add.s32 	%r240, %r8, %r106;

BB0_8:
	setp.eq.b16	%p10, %rs5, 1;
	cvta.to.global.u64 	%rd36, %rd7;
	mul.wide.s32 	%rd37, %r240, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f58, [%rd38];
	mul.f32 	%f59, %f58, %f46;
	sub.f32 	%f60, %f7, %f1;
	sub.f32 	%f61, %f8, %f2;
	sub.f32 	%f62, %f9, %f3;
	fma.rn.f32 	%f10, %f60, %f59, %f4;
	fma.rn.f32 	%f11, %f61, %f59, %f5;
	fma.rn.f32 	%f12, %f62, %f59, %f6;
	add.s32 	%r12, %r1, 1;
	@!%p10 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_9:
	rem.s32 	%r114, %r12, %r52;
	add.s32 	%r115, %r114, %r52;
	rem.s32 	%r241, %r115, %r52;
	bra.uni 	BB0_11;

BB0_10:
	add.s32 	%r116, %r52, -1;
	min.s32 	%r241, %r12, %r116;

BB0_11:
	mad.lo.s32 	%r126, %r64, %r52, %r241;
	cvt.s64.s32	%rd39, %r126;
	mul.wide.s32 	%rd41, %r126, 4;
	add.s64 	%rd42, %rd11, %rd41;
	add.s64 	%rd44, %rd10, %rd41;
	add.s64 	%rd46, %rd9, %rd41;
	ld.global.f32 	%f63, [%rd42];
	ld.global.f32 	%f64, [%rd44];
	ld.global.f32 	%f65, [%rd46];
	mul.f32 	%f66, %f64, %f64;
	fma.rn.f32 	%f67, %f63, %f63, %f66;
	fma.rn.f32 	%f68, %f65, %f65, %f67;
	setp.eq.f32	%p11, %f68, 0f00000000;
	selp.f32	%f15, %f3, %f65, %p11;
	selp.f32	%f14, %f2, %f64, %p11;
	selp.f32	%f13, %f1, %f63, %p11;
	add.s64 	%rd48, %rd16, %rd39;
	ld.global.u8 	%rs9, [%rd48];
	setp.gt.u16	%p12, %rs9, %rs1;
	cvt.u32.u16	%r16, %rs9;
	@%p12 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	add.s32 	%r130, %r16, 1;
	mul.lo.s32 	%r131, %r130, %r16;
	shr.u32 	%r132, %r131, 1;
	add.s32 	%r242, %r132, %r4;
	bra.uni 	BB0_14;

BB0_12:
	add.s32 	%r127, %r4, 1;
	mul.lo.s32 	%r128, %r127, %r4;
	shr.u32 	%r129, %r128, 1;
	add.s32 	%r242, %r16, %r129;

BB0_14:
	mul.wide.s32 	%rd50, %r242, 4;
	add.s64 	%rd51, %rd36, %rd50;
	ld.global.f32 	%f69, [%rd51];
	mul.f32 	%f70, %f69, %f46;
	sub.f32 	%f71, %f13, %f1;
	sub.f32 	%f72, %f14, %f2;
	sub.f32 	%f73, %f15, %f3;
	fma.rn.f32 	%f16, %f71, %f70, %f10;
	fma.rn.f32 	%f17, %f72, %f70, %f11;
	fma.rn.f32 	%f18, %f73, %f70, %f12;
	and.b16  	%rs2, %rs4, 2;
	setp.eq.s16	%p13, %rs2, 0;
	add.s32 	%r20, %r2, -1;
	@%p13 bra 	BB0_16;

	rem.s32 	%r137, %r20, %r53;
	add.s32 	%r138, %r137, %r53;
	rem.s32 	%r243, %r138, %r53;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r139, 0;
	max.s32 	%r243, %r20, %r139;

BB0_17:
	mad.lo.s32 	%r144, %r3, %r53, %r243;
	mad.lo.s32 	%r149, %r144, %r52, %r1;
	cvt.s64.s32	%rd52, %r149;
	mul.wide.s32 	%rd54, %r149, 4;
	add.s64 	%rd55, %rd11, %rd54;
	add.s64 	%rd57, %rd10, %rd54;
	add.s64 	%rd59, %rd9, %rd54;
	ld.global.f32 	%f74, [%rd55];
	ld.global.f32 	%f75, [%rd57];
	ld.global.f32 	%f76, [%rd59];
	mul.f32 	%f77, %f75, %f75;
	fma.rn.f32 	%f78, %f74, %f74, %f77;
	fma.rn.f32 	%f79, %f76, %f76, %f78;
	setp.eq.f32	%p14, %f79, 0f00000000;
	selp.f32	%f21, %f3, %f76, %p14;
	selp.f32	%f20, %f2, %f75, %p14;
	selp.f32	%f19, %f1, %f74, %p14;
	add.s64 	%rd61, %rd16, %rd52;
	ld.global.u8 	%rs11, [%rd61];
	setp.gt.u16	%p15, %rs11, %rs1;
	cvt.u32.u16	%r24, %rs11;
	@%p15 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_19:
	add.s32 	%r153, %r24, 1;
	mul.lo.s32 	%r154, %r153, %r24;
	shr.u32 	%r155, %r154, 1;
	add.s32 	%r244, %r155, %r4;
	bra.uni 	BB0_20;

BB0_18:
	add.s32 	%r150, %r4, 1;
	mul.lo.s32 	%r151, %r150, %r4;
	shr.u32 	%r152, %r151, 1;
	add.s32 	%r244, %r24, %r152;

BB0_20:
	mul.wide.s32 	%rd63, %r244, 4;
	add.s64 	%rd64, %rd36, %rd63;
	ld.global.f32 	%f80, [%rd64];
	mul.f32 	%f81, %f80, %f47;
	sub.f32 	%f82, %f19, %f1;
	sub.f32 	%f83, %f20, %f2;
	sub.f32 	%f84, %f21, %f3;
	fma.rn.f32 	%f22, %f82, %f81, %f16;
	fma.rn.f32 	%f23, %f83, %f81, %f17;
	fma.rn.f32 	%f24, %f84, %f81, %f18;
	add.s32 	%r28, %r2, 1;
	@%p13 bra 	BB0_22;

	rem.s32 	%r160, %r28, %r53;
	add.s32 	%r161, %r160, %r53;
	rem.s32 	%r245, %r161, %r53;
	bra.uni 	BB0_23;

BB0_22:
	add.s32 	%r162, %r53, -1;
	min.s32 	%r245, %r28, %r162;

BB0_23:
	mad.lo.s32 	%r167, %r3, %r53, %r245;
	mad.lo.s32 	%r172, %r167, %r52, %r1;
	cvt.s64.s32	%rd65, %r172;
	mul.wide.s32 	%rd67, %r172, 4;
	add.s64 	%rd68, %rd11, %rd67;
	add.s64 	%rd70, %rd10, %rd67;
	add.s64 	%rd72, %rd9, %rd67;
	ld.global.f32 	%f85, [%rd68];
	ld.global.f32 	%f86, [%rd70];
	ld.global.f32 	%f87, [%rd72];
	mul.f32 	%f88, %f86, %f86;
	fma.rn.f32 	%f89, %f85, %f85, %f88;
	fma.rn.f32 	%f90, %f87, %f87, %f89;
	setp.eq.f32	%p17, %f90, 0f00000000;
	selp.f32	%f27, %f3, %f87, %p17;
	selp.f32	%f26, %f2, %f86, %p17;
	selp.f32	%f25, %f1, %f85, %p17;
	add.s64 	%rd74, %rd16, %rd65;
	ld.global.u8 	%rs14, [%rd74];
	setp.gt.u16	%p18, %rs14, %rs1;
	cvt.u32.u16	%r32, %rs14;
	@%p18 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	add.s32 	%r176, %r32, 1;
	mul.lo.s32 	%r177, %r176, %r32;
	shr.u32 	%r178, %r177, 1;
	add.s32 	%r246, %r178, %r4;
	bra.uni 	BB0_26;

BB0_24:
	add.s32 	%r173, %r4, 1;
	mul.lo.s32 	%r174, %r173, %r4;
	shr.u32 	%r175, %r174, 1;
	add.s32 	%r246, %r32, %r175;

BB0_26:
	mul.wide.s32 	%rd76, %r246, 4;
	add.s64 	%rd77, %rd36, %rd76;
	ld.global.f32 	%f91, [%rd77];
	mul.f32 	%f92, %f91, %f47;
	sub.f32 	%f93, %f25, %f1;
	sub.f32 	%f94, %f26, %f2;
	sub.f32 	%f95, %f27, %f3;
	fma.rn.f32 	%f118, %f93, %f92, %f22;
	fma.rn.f32 	%f119, %f94, %f92, %f23;
	fma.rn.f32 	%f120, %f95, %f92, %f24;
	setp.eq.s32	%p19, %r54, 1;
	@%p19 bra 	BB0_40;

	and.b16  	%rs3, %rs4, 4;
	setp.eq.s16	%p20, %rs3, 0;
	add.s32 	%r36, %r3, -1;
	@%p20 bra 	BB0_29;

	rem.s32 	%r183, %r36, %r54;
	add.s32 	%r184, %r183, %r54;
	rem.s32 	%r247, %r184, %r54;
	bra.uni 	BB0_30;

BB0_29:
	mov.u32 	%r185, 0;
	max.s32 	%r247, %r36, %r185;

BB0_30:
	mad.lo.s32 	%r190, %r247, %r53, %r2;
	mad.lo.s32 	%r195, %r190, %r52, %r1;
	cvt.s64.s32	%rd78, %r195;
	mul.wide.s32 	%rd80, %r195, 4;
	add.s64 	%rd81, %rd11, %rd80;
	add.s64 	%rd83, %rd10, %rd80;
	add.s64 	%rd85, %rd9, %rd80;
	ld.global.f32 	%f96, [%rd81];
	ld.global.f32 	%f97, [%rd83];
	ld.global.f32 	%f98, [%rd85];
	mul.f32 	%f99, %f97, %f97;
	fma.rn.f32 	%f100, %f96, %f96, %f99;
	fma.rn.f32 	%f101, %f98, %f98, %f100;
	setp.eq.f32	%p21, %f101, 0f00000000;
	selp.f32	%f33, %f3, %f98, %p21;
	selp.f32	%f32, %f2, %f97, %p21;
	selp.f32	%f31, %f1, %f96, %p21;
	add.s64 	%rd87, %rd16, %rd78;
	ld.global.u8 	%rs16, [%rd87];
	setp.gt.u16	%p22, %rs16, %rs1;
	cvt.u32.u16	%r40, %rs16;
	@%p22 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_32:
	add.s32 	%r199, %r40, 1;
	mul.lo.s32 	%r200, %r199, %r40;
	shr.u32 	%r201, %r200, 1;
	add.s32 	%r248, %r201, %r4;
	bra.uni 	BB0_33;

BB0_31:
	add.s32 	%r196, %r4, 1;
	mul.lo.s32 	%r197, %r196, %r4;
	shr.u32 	%r198, %r197, 1;
	add.s32 	%r248, %r40, %r198;

BB0_33:
	mul.wide.s32 	%rd89, %r248, 4;
	add.s64 	%rd90, %rd36, %rd89;
	ld.global.f32 	%f102, [%rd90];
	mul.f32 	%f103, %f102, %f48;
	sub.f32 	%f104, %f31, %f1;
	sub.f32 	%f105, %f32, %f2;
	sub.f32 	%f106, %f33, %f3;
	fma.rn.f32 	%f34, %f104, %f103, %f118;
	fma.rn.f32 	%f35, %f105, %f103, %f119;
	fma.rn.f32 	%f36, %f106, %f103, %f120;
	add.s32 	%r44, %r3, 1;
	@%p20 bra 	BB0_35;

	rem.s32 	%r206, %r44, %r54;
	add.s32 	%r207, %r206, %r54;
	rem.s32 	%r249, %r207, %r54;
	bra.uni 	BB0_36;

BB0_35:
	add.s32 	%r208, %r54, -1;
	min.s32 	%r249, %r44, %r208;

BB0_36:
	mad.lo.s32 	%r213, %r249, %r53, %r2;
	mad.lo.s32 	%r218, %r213, %r52, %r1;
	cvt.s64.s32	%rd91, %r218;
	mul.wide.s32 	%rd93, %r218, 4;
	add.s64 	%rd94, %rd11, %rd93;
	add.s64 	%rd96, %rd10, %rd93;
	add.s64 	%rd98, %rd9, %rd93;
	ld.global.f32 	%f107, [%rd94];
	ld.global.f32 	%f108, [%rd96];
	ld.global.f32 	%f109, [%rd98];
	mul.f32 	%f110, %f108, %f108;
	fma.rn.f32 	%f111, %f107, %f107, %f110;
	fma.rn.f32 	%f112, %f109, %f109, %f111;
	setp.eq.f32	%p24, %f112, 0f00000000;
	selp.f32	%f39, %f3, %f109, %p24;
	selp.f32	%f38, %f2, %f108, %p24;
	selp.f32	%f37, %f1, %f107, %p24;
	add.s64 	%rd100, %rd16, %rd91;
	ld.global.u8 	%rs19, [%rd100];
	setp.gt.u16	%p25, %rs19, %rs1;
	cvt.u32.u16	%r48, %rs19;
	@%p25 bra 	BB0_38;
	bra.uni 	BB0_37;

BB0_38:
	add.s32 	%r222, %r48, 1;
	mul.lo.s32 	%r223, %r222, %r48;
	shr.u32 	%r224, %r223, 1;
	add.s32 	%r250, %r224, %r4;
	bra.uni 	BB0_39;

BB0_37:
	add.s32 	%r219, %r4, 1;
	mul.lo.s32 	%r220, %r219, %r4;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r250, %r48, %r221;

BB0_39:
	mul.wide.s32 	%rd102, %r250, 4;
	add.s64 	%rd103, %rd36, %rd102;
	ld.global.f32 	%f113, [%rd103];
	mul.f32 	%f114, %f113, %f48;
	sub.f32 	%f115, %f37, %f1;
	sub.f32 	%f116, %f38, %f2;
	sub.f32 	%f117, %f39, %f3;
	fma.rn.f32 	%f118, %f115, %f114, %f34;
	fma.rn.f32 	%f119, %f116, %f114, %f35;
	fma.rn.f32 	%f120, %f117, %f114, %f36;

BB0_40:
	st.global.f32 	[%rd21], %f118;
	st.global.f32 	[%rd23], %f119;
	st.global.f32 	[%rd25], %f120;

BB0_41:
	ret;
}


