
*** Running vivado
    with args -log testBD_AES256_encrypt_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testBD_AES256_encrypt_IP_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source testBD_AES256_encrypt_IP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top testBD_AES256_encrypt_IP_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32769
WARNING: [Synth 8-2611] redeclaration of ansi port inpAES is not allowed [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:109]
CRITICAL WARNING: [Synth 8-976] inpAES has already been declared [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:109]
CRITICAL WARNING: [Synth 8-2654] second declaration of inpAES ignored [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:109]
INFO: [Synth 8-994] inpAES is declared here [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:27]
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:433]
ERROR: [Synth 8-2576] procedural assignment to a non-register ctrl_dataIn is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:454]
ERROR: [Synth 8-2576] procedural assignment to a non-register ctrl_dataIn is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:457]
ERROR: [Synth 8-1852] concurrent assignment to a non-net inpAES is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:476]
ERROR: [Synth 8-1852] concurrent assignment to a non-net slv_reg1 is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:478]
ERROR: [Synth 8-1852] concurrent assignment to a non-net slv_reg2 is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:479]
ERROR: [Synth 8-1852] concurrent assignment to a non-net slv_reg3 is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:480]
ERROR: [Synth 8-1852] concurrent assignment to a non-net slv_reg4 is not permitted [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:481]
INFO: [Synth 8-2350] module AES256_encrypt_IP_v1_0_S00_AXI ignored due to previous errors [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v:4]
Failed to read verilog '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/testBlockDesign/testBlockDesign.gen/sources_1/bd/testBD/ipshared/bbf0/hdl/AES256_encrypt_IP_v1_0_S00_AXI.v'
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 2 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 18:59:54 2021...
Parent process (pid 32606) has died. This helper process will now exit
