// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file gpu_pci_device.h
/// @brief A simulated GPU as a guest driver first sees it on the bus.
///
/// @details This is the device an unmodified kernel driver attaches to. It
/// presents an identity, the apertures the driver maps, and the few registers it
/// reads before it knows anything else about the hardware.
///
/// Nothing here is specific to one ASIC. Which GPU is presented comes entirely
/// from the simulation config, the same place the rest of the machine's shape
/// comes from, so supporting a new part is a config file rather than a new class.

#pragma once

#include "rocjitsu/vm/amdgpu/pci/bar_access_trace.h"
#include "simdojo/components/pci_device.h"
#include "simdojo/components/register_file.h"

#include <cstddef>
#include <cstdint>
#include <span>
#include <string>
#include <vector>

namespace rocjitsu {

/// @brief The identity and bus shape a simulated GPU presents.
struct GpuPciDeviceSpec {
  simdojo::PciId id;       ///< Identity to present in configuration space.
  uint64_t vram_bytes = 0; ///< Local memory, which the driver reads back.
  /// @brief Aperture onto that memory. Must be a power of two; derive it with
  /// @ref gpu_pci_spec_from_config rather than leaving it unset.
  uint64_t vram_aperture_bytes = 0;
  uint64_t doorbell_aperture_bytes = 0; ///< Doorbell aperture size.
  uint64_t register_aperture_bytes = 0; ///< Register aperture size.
};

/// @brief PCI function presenting a simulated GPU to a guest driver.
class GpuPciDevice final : public simdojo::PciDevice {
public:
  /// @brief BAR carrying the video memory aperture.
  static constexpr int kVramBar = 0;

  /// @brief BAR carrying the doorbell pages.
  static constexpr int kDoorbellBar = 2;

  /// @brief BAR carrying the register aperture.
  static constexpr int kRegisterBar = 5;

  /// @brief Smallest memory BAR the PCI specification allows.
  ///
  /// @details Checked here so a device reports its own configuration unusable
  /// rather than being rejected later while a transport is built around it.
  static constexpr uint64_t kMinMemoryBarBytes = 16;

  /// @brief Smallest register aperture leaving every pre-discovery register
  /// directly addressable.
  ///
  /// @details The furthest of them, the discovery table version, sits at byte
  /// 0x5a800, and a BAR must be a power of two, so 512 KiB is the smallest legal
  /// size that reaches it. Real hardware may expose less and serve the remainder
  /// through the indirect window, but a device that advertises an aperture too
  /// small to answer its own registers is refused rather than quietly broken.
  static constexpr uint64_t kMinRegisterApertureBytes = 512 * 1024;

  /// @brief Construct the function.
  /// @param[in] name Component name, used in diagnostics.
  /// @param[in] spec Identity and bus shape, from the simulation config.
  /// @param[in] trace Access diagnostics to feed, or nullptr for none. Must
  ///                  outlive this device.
  GpuPciDevice(std::string name, const GpuPciDeviceSpec &spec, BarAccessTrace *trace);
  ~GpuPciDevice() override;

  [[nodiscard]] std::vector<simdojo::BarSpec> bars() const override;

  [[nodiscard]] int64_t bar_access(int bar, std::span<std::byte> buf, uint64_t offset,
                                   bool write) override;
  void dma_map(const simdojo::DmaRegion &region) override;
  void dma_unmap(const simdojo::DmaRegion &region) override;
  void reset(simdojo::ResetKind kind) override;

  /// @brief Whether the device is usable.
  /// @retval false The configuration was rejected or its memory could not be
  ///               backed; the reason has been logged and it must not be served.
  [[nodiscard]] bool usable() const { return usable_; }

private:
  void define_register(uint64_t byte_offset, uint32_t value);
  [[nodiscard]] int64_t access_registers(std::span<std::byte> buf, uint64_t offset, bool write);
  [[nodiscard]] int64_t access_memory(std::span<std::byte> buf, uint64_t offset, bool write,
                                      std::span<std::byte> backing);

  void reset_registers();

  /// @brief Address the index registers currently select.
  ///
  /// @details Recomputed from both registers on each access rather than tracked
  /// as they are written, because the driver writes them in either order and
  /// updates the high half only when it changes.
  [[nodiscard]] uint64_t indirect_address() const;
  [[nodiscard]] bool read_vram(uint64_t offset, uint32_t &value) const;
  bool write_vram(uint64_t offset, uint32_t value);

  GpuPciDeviceSpec spec_;
  BarAccessTrace *trace_;

  /// @brief Register storage, one entry per dword of the aperture.
  simdojo::RegisterFile<uint32_t> registers_{"mmio"};

  /// @brief Memory capacity as the driver reads it, in megabytes.
  ///
  /// @details Validated once at construction, because the register is 32 bits
  /// of megabytes and the configured capacity is 64 bits of bytes: not every
  /// capacity has a representation the driver would accept.
  uint32_t vram_megabytes_ = 0;

  /// @brief Which of those registers the device actually models.
  ///
  /// @details Kept apart from the values because zero is a legitimate register
  /// value as well as what absent hardware reads as, and telling the two apart
  /// is the whole point of the unmodelled-register report.
  std::vector<bool> modelled_;
  int vram_fd_ = -1;
  std::byte *vram_ = nullptr;

  std::vector<std::byte> doorbells_;
  bool usable_ = false;
};

} // namespace rocjitsu
