<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="D_74LS138_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="D_74LS138_Test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_74LS138_Test.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="D_74LS138_Test.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_74LS138_Test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_Test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_74LS138_Test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="D_74LS138_Test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_74LS138_Test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="D_74LS138_Test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="D_74LS138_Test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="D_74LS138_Test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_74LS138_Test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="D_74LS138_Test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_74LS138_Test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_74LS138_Test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="D_74LS138_Test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="D_74LS138_Test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="D_74LS138_Test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="D_74LS138_Test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_74LS138_Test.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="D_74LS138_Test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_74LS138_Test.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_Test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_74LS138_Test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_74LS138_Test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_Test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="D_74LS138_Test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_Test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_Test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="D_74LS138_Test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="D_74LS138_Test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_Test_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="D_74LS138_Test_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="D_74LS138_Test_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_74LS138_Test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="D_74LS138_Test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="D_74LS138_Test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_Test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="d_74ls138_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="d_74ls138_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="d_74ls138_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/D_74LS138_Test_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/D_74LS138_Test_map.v"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/d_74ls138_test_map.sdf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667889040" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="-4990878535145467311" xil_pn:start_ts="1667889040">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285981" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667285981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:in_ck="-3859515663517707020" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6027936148476814860" xil_pn:start_ts="1667285981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_Test.vf"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7785331955879309986" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8396266516804577560" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285983" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5625588429153574744" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667285990" xil_pn:in_ck="1354891985301747045" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2037143221101615807" xil_pn:start_ts="1667285983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_Test.jhd"/>
      <outfile xil_pn:name="D_74LS138_Test.lso"/>
      <outfile xil_pn:name="D_74LS138_Test.ngc"/>
      <outfile xil_pn:name="D_74LS138_Test.ngr"/>
      <outfile xil_pn:name="D_74LS138_Test.prj"/>
      <outfile xil_pn:name="D_74LS138_Test.stx"/>
      <outfile xil_pn:name="D_74LS138_Test.syr"/>
      <outfile xil_pn:name="D_74LS138_Test.xst"/>
      <outfile xil_pn:name="D_74LS138_Test_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1667286584" xil_pn:in_ck="90727959" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5953679368554838998" xil_pn:start_ts="1667286584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667286589" xil_pn:in_ck="-6258688771097742587" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4703368420544056186" xil_pn:start_ts="1667286584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_Test.bld"/>
      <outfile xil_pn:name="D_74LS138_Test.ngd"/>
      <outfile xil_pn:name="D_74LS138_Test_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667286605" xil_pn:in_ck="-6258688771058607194" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1667286589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_Test.pcf"/>
      <outfile xil_pn:name="D_74LS138_Test_map.map"/>
      <outfile xil_pn:name="D_74LS138_Test_map.mrp"/>
      <outfile xil_pn:name="D_74LS138_Test_map.ncd"/>
      <outfile xil_pn:name="D_74LS138_Test_map.ngm"/>
      <outfile xil_pn:name="D_74LS138_Test_map.xrpt"/>
      <outfile xil_pn:name="D_74LS138_Test_summary.xml"/>
      <outfile xil_pn:name="D_74LS138_Test_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667286646" xil_pn:in_ck="3166808689262768607" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1667286620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_Test.ncd"/>
      <outfile xil_pn:name="D_74LS138_Test.pad"/>
      <outfile xil_pn:name="D_74LS138_Test.par"/>
      <outfile xil_pn:name="D_74LS138_Test.ptwx"/>
      <outfile xil_pn:name="D_74LS138_Test.unroutes"/>
      <outfile xil_pn:name="D_74LS138_Test.xpi"/>
      <outfile xil_pn:name="D_74LS138_Test_pad.csv"/>
      <outfile xil_pn:name="D_74LS138_Test_pad.txt"/>
      <outfile xil_pn:name="D_74LS138_Test_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667286678" xil_pn:in_ck="-3859515663517712469" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1667286646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_Test.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="d_74ls138_test.bgn"/>
      <outfile xil_pn:name="d_74ls138_test.bit"/>
      <outfile xil_pn:name="d_74ls138_test.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667889047" xil_pn:in_ck="3312786342842175989" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1667889047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667286646" xil_pn:in_ck="-6258688776224479070" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1667286637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_Test.twr"/>
      <outfile xil_pn:name="D_74LS138_Test.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667286388" xil_pn:in_ck="-748647393353806136" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="7422746474599938274" xil_pn:start_ts="1667286378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/D_74LS138_Test_map.nlf"/>
      <outfile xil_pn:name="netgen/map/D_74LS138_Test_map.v"/>
      <outfile xil_pn:name="netgen/map/d_74ls138_test_map.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1667286371" xil_pn:in_ck="3166808689262768607" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791351" xil_pn:start_ts="1667286361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_Test_preroute.twr"/>
      <outfile xil_pn:name="D_74LS138_Test_preroute.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
