{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719511467079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719511467080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 15:04:26 2024 " "Processing started: Thu Jun 27 15:04:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719511467080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511467080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flopD -c flip_flopD " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flopD -c flip_flopD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511467080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719511467252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719511467253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flopD-ifsc_v2 " "Found design unit 1: flip_flopD-ifsc_v2" {  } { { "flip_flopD.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/flip_flopD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474561 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flopD " "Found entity 1: flip_flopD" {  } { { "flip_flopD.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/flip_flopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511474561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_D/latch_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_D/latch_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_D-ifsc_v1 " "Found design unit 1: latch_D-ifsc_v1" {  } { { "latch_D/latch_D.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/latch_D/latch_D.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474562 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "latch_D/latch_D.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/latch_D/latch_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511474562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg/shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-ifsc_v1 " "Found design unit 1: shift_reg-ifsc_v1" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474563 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511474563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511474563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg " "Elaborating entity \"shift_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719511474606 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 4 shift_reg.vhd(22) " "VHDL expression error at shift_reg.vhd(22): expression has 5 elements, but must have 4 elements" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 22 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1719511474607 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719511474607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719511474702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 27 15:04:34 2024 " "Processing ended: Thu Jun 27 15:04:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719511474702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719511474702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719511474702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511474702 ""}
