/*
 * Copyright 2018 ISP RAS (http://www.ispras.ru)
 *
 * Licensed under the Apache License, Version 2.0 (the "License"); you may not
 * use this file except in compliance with the License. You may obtain a copy of
 * the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 * License for the specific language governing permissions and limitations under
 * the License.
 */

#ifndef RISCV_RV32V_INCLUDED
#define RISCV_RV32V_INCLUDED

//==================================================================================================
// RV32V Standard Extension Instruction Set
//==================================================================================================

/*
  Instructions (number: 56):
    VADD
    VSUB
    VSL
    VSR
    VAND
    VOR
    VXOR
    VSEQ
    VSNE
    VSLT
    VSGE
    VCLIP
    VCVT
    VMPOP
    VMFIRST
    VEXTRACT
    VINSERT
    VMERGE
    VSELECT
    VSLIDE
    VDIV
    VREM
    VMUL
    VMULH
    VMIN
    VMAX
    VSGNJ
    VSGNJN
    VSGNJX
    VSQRT
    VCLASS
    VPOPC
    VADDI
    VSLI
    VSRI
    VANDI
    VORI
    VXORI
    VCLIPI
    VMADD
    VMSUB
    VNMADD
    VNMSUB
    VLD
    VLDS
    VLDX
    VST
    VSTS
    VSTX
    VAMOSWAP
    VAMOADD
    VAMOAND
    VAMOOR
    VAMOXOR
    VAMOMIN
    VAMOMAX
*/

//==================================================================================================
// Instruction Templates
//==================================================================================================

/*
VR-type:

op <name>(vd: X, vs1: X, vs2: X)
  syntax = format("<name> %s, %s, %s", vd.syntax, vs1.syntax, vs2.syntax)
  image  = format("<func7>%5s%5s<funct2><vp>%5s<opcode>", vs2.image, vs1.image, vd.image)
  action = {
    // TODO
  }

VR4-type:

op <name>(vd: X, vs1: X, vs2: X, vs3: X)
  syntax = format("<name> %s, %s, %s", vd.syntax, vs1.syntax, vs2.syntax, vs3.syntax)
  image  = format("%3s<fmt>%5s%5s<funct2><vp>%5s<opcode>", vs3.image, vs2.image, vs1.image, vd.image)
  action = {
    // TODO
  }
*/

var funct2[card(2)]
var func7_0[card(4)]
var func7_1[card(3)]
var vp[BIT]

var m[card(2)]

//==================================================================================================
// Instructions
//==================================================================================================

let RV32V_SE   = 1100111 // RV32V Standard Extension
let RV32V_SEC1 = 0000111 // RV32V Standard Extension (cont.) type 1
let RV32V_SEC2 = 0100111 // RV32V Standard Extension (cont.) type 2

//32 vector registers each with 16-bit vtypen field
reg VREG [32, HWORD]

mode VR (i: card(5)) = VREG [i]
  syntax = format("v%d", i)
  image  = format("%5s", i)

  op vadd(vd: VR, vs1: VR, vs2: VR)
  init = {
    vp = 1;
    func7_0 = 0b1000;
    func7_1 = 0b000;
    m = 0b00;
  }
  syntax = format("vadd %s, %s, %s", vd.syntax, vs1.syntax, vs2.syntax)
  image  = format("%4s%3s%5s%5s%1s%2s%5s%7s",
                   func7_0, func7_1, vs2.image, vs1.image, vp, m, vd.image, coerce(card(7), RV32V_SE))
  /*syntax = format("")
  image  = format("")*/
  action = {
    // TODO:
  }

  op vsub(vd: VR, vs1: VR, vs2: VR)
  init = {
    vp = 1;
    func7_0 = 0b1000;
    func7_1 = 0b001;
    m = 0b00;
  }
  syntax = format("vsub %s, %s, %s", vd.syntax, vs1.syntax, vs2.syntax)
  image  = format("%4s%3s%5s%5s%1s%2s%5s%7s",
                   func7_0, func7_1, vs2.image, vs1.image, vp, m, vd.image, coerce(card(7), RV32V_SE))
  action = {
    // TODO:
  }

op rv32v = vadd
         | vsub

//==================================================================================================
// The End
//==================================================================================================

#endif
