V3 88
FL C:/Work/COMET/trunk/FPGA/LIB/Edge_Sensing.vhd 2019/09/04.20:53:10 P.20131013
FL C:/Work/COMET/trunk/FPGA/LIB/ISERDES_8bit.vhd 2019/09/04.20:53:10 P.20131013
FL C:/Work/COMET/trunk/FPGA/LIB/Light_Pulser.vhd 2020/07/13.14:29:22 P.20131013
FL C:/Work/COMET/trunk/FPGA/LIB/PhaseSW.vhd 2020/07/13.14:33:57 P.20131013
FL C:/Work/COMET/trunk/FPGA/LIB/SRFF.vhd 2019/09/04.20:53:10 P.20131013
FL C:/Work/COMET/trunk/FPGA/LIB/V_Counter.vhd 2019/09/04.20:53:10 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd 2020/07/13.13:25:23 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd 2020/07/20.13:25:08 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/DLL.vhd 2020/07/06.11:21:55 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd 2020/07/16.10:36:29 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd 2020/07/16.10:33:07 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd 2019/09/04.20:53:10 P.20131013
FL C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd 2020/07/22.14:14:49 P.20131013
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/adc_phase_delay_ROM.vhd 2021/01/14.14:40:52 P.20131013
EN work/adc_phase_delay_ROM 1610610063 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/adc_phase_delay_ROM.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB work/parameters 1615454512
AR work/adc_phase_delay_ROM/syn 1610610064 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/adc_phase_delay_ROM.vhd \
      EN work/adc_phase_delay_ROM 1610610063
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd 2018/08/21.11:08:35 P.20131013
EN work/Edge_Sensing 1615454517 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      PB ieee/std_logic_1164 1381692176 PB work/parameters 1615454512
AR work/Edge_Sensing/Utility 1615454518 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      EN work/Edge_Sensing 1615454517
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/ISERDES_8bit.vhd 2018/11/02.14:15:02 P.20131013
EN work/ISERDES_8bit 1606798550 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/ISERDES_8bit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/ISERDES_8bit/Behavioral 1606798551 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/ISERDES_8bit.vhd \
      EN work/ISERDES_8bit 1606798550 CP IDDR
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd 2020/07/21.11:55:58 P.20131013
EN work/Light_Pulser 1615454523 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/MATH_REAL 1381692182 \
      PB work/parameters 1615454512
AR work/Light_Pulser/Utility 1615454524 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      EN work/Light_Pulser 1615454523 CP work/V_Counter CP work/Edge_Sensing \
      CP work/SRFF
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/OSERDES_8bit.vhd 2020/11/13.12:06:12 P.20131013
EN work/OSERDES_8bit 1605756975 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/OSERDES_8bit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/OSERDES_8bit/Behavioral 1605756976 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/OSERDES_8bit.vhd \
      EN work/OSERDES_8bit 1605756975 CP ODDR
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd 2020/07/21.11:55:58 P.20131013
EN work/PhaseSW 1615454519 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/PhaseSW/Behavioral 1615454520 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      EN work/PhaseSW 1615454519 CP work/V_Counter CP work/SRFF
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd 2018/08/21.14:42:43 P.20131013
EN work/SRFF 1615454513 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/SRFF/Utility 1615454514 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      EN work/SRFF 1615454513
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd 2018/08/21.11:08:35 P.20131013
EN work/V_Counter 1615454515 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB work/parameters 1615454512
AR work/V_Counter/Utility 1615454516 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      EN work/V_Counter 1615454515
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd 2020/12/11.16:19:40 P.20131013
EN work/DLL 1607680278 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DLL/BEHAVIORAL 1607680279 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd \
      EN work/DLL 1607680278 CP BUFG CP IBUFG CP DCM_ADV
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd 2021/01/22.16:52:50 P.20131013
EN work/adc_deser 1615454525 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/adc_deser/Behavioral 1615454526 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd \
      EN work/adc_deser 1615454525 CP IDELAYCTRL CP work/SRFF CP IBUFGDS CP IBUFDS \
      CP ISERDES
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser_o.vhd 2021/03/03.12:29:50 P.20131013
EN work/adc_deser_o 1615454527 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser_o.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/adc_deser_o/Behavioral 1615454528 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser_o.vhd \
      EN work/adc_deser_o 1615454527 CP OSERDES CP OBUFDS
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd 2020/12/07.15:50:51 P.20131013
EN work/FindMaxAmp 1615454529 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/std_logic_arith 1381692177 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/FindMaxAmp/Behavioral 1615454530 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd \
      EN work/FindMaxAmp 1615454529 CP work/SRFF CP work/V_Counter
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd 2021/01/14.15:01:33 P.20131013
PH work/parameters 1615454511 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/MATH_REAL 1381692182
PB work/parameters 1615454512 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd \
      PH work/parameters 1615454511
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd 2020/07/14.12:36:16 P.20131013
EN work/ShiftReg 1615454531 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/ShiftReg/Behavioral 1615454532 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd \
      EN work/ShiftReg 1615454531
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd 2021/03/11.16:21:45 P.20131013
EN work/Main 1615454533 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1615454512
AR work/Main/Behavioral 1615454534 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd \
      EN work/Main 1615454533 CP work/SRFF CP IBUFG CP IBUFGDS CP work/PhaseSW \
      CP work/Sys_dll CP work/Light_Pulser CP work/adc_deser CP work/adc_deser_o \
      CP work/FindMaxAmp CP IBUFDS CP work/V_Counter CP work/ShiftReg
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Sys_dll.vhd 2020/12/11.17:37:11 P.20131013
EN work/Sys_dll 1615454521 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Sys_dll.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/Sys_dll/BEHAVIORAL 1615454522 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Sys_dll.vhd \
      EN work/Sys_dll 1615454521 CP DCM_ADV CP BUFG CP IBUFG CP INV CP FDS CP FD CP OR2 \
      CP OR3
