#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=/tasks/arithmetic_tasks/soft_adder/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep

circuit_list_add=adder_tree_2L.v
circuit_list_add=adder_tree_3L.v

# Add architectures to list to sweep
arch_list_add=k6_N8_gate_boost_0.2V_22nm.xml
arch_list_add=fraclut_carrychain/k6_frac_N8_22nm.xml

# Parse info and how to parse
parse_file=adders_soft.txt

# Pass requirements
pass_requirements_file=pass_requirements_chain.txt


script_params=-lut_size 6 -routing_failure_predictor off -adder_type /tasks/arithmetic_tasks/soft_adder/track_completed/odin.config
