

================================================================
== Vitis HLS Report for 'v_hscaler'
================================================================
* Date:           Mon Aug 29 12:25:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+------+------------+----------+
    |   Latency (cycles)   |  Latency (absolute)  |      Interval     | Pipeline |
    |   min   |     max    |    min   |    max    |  min |     max    |   Type   |
    +---------+------------+----------+-----------+------+------------+----------+
    |     1128|  1073971216|  6.345 us|  6.041 sec|  1128|  1073971196|  dataflow|
    +---------+------------+----------+-----------+------+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |                            |                         |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |          Module         |   min   |     max    |    min    |    max    |  min |     max    |   Type  |
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |      422|     2084406|   2.374 us|  11.725 ms|   422|     2084406|       no|
        |Block_entry1_proc_U0        |Block_entry1_proc        |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |v_hcresampler_core_U0       |v_hcresampler_core       |        3|  1073971195|  16.875 ns|  6.041 sec|     3|  1073971195|       no|
        |hscale_core_polyphase_U0    |hscale_core_polyphase    |     1127|     2106391|   6.339 us|  11.848 ms|  1127|     2106391|       no|
        |Block_entry12_proc_U0       |Block_entry12_proc       |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        3|  1073971195|  16.875 ns|  6.041 sec|     3|  1073971195|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |      362|     2080090|   2.036 us|  11.701 ms|   362|     2080090|       no|
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|     594|    408|    -|
|Instance         |        2|   18|    4384|   5223|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   18|    4982|   5687|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    8|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|   100|   441|    0|
    |Block_entry12_proc_U0       |Block_entry12_proc       |        0|   0|     3|    44|    0|
    |Block_entry1_proc_U0        |Block_entry1_proc        |        0|   0|     3|    31|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        2|   0|   328|   372|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|    56|   348|    0|
    |hscale_core_polyphase_U0    |hscale_core_polyphase    |        0|  18|  2609|  2454|    0|
    |v_hcresampler_core_U0       |v_hcresampler_core       |        0|   0|   593|   734|    0|
    |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        0|   0|   692|   799|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |Total                       |                         |        2|  18|  4384|  5223|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |bPassThruHcr1_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |bPassThruHcr2_U          |        0|  99|   0|    -|     4|    1|        4|
    |stream_in_U              |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_422_U         |        0|  99|   0|    -|    16|   24|      384|
    |stream_scaled_U          |        0|  99|   0|    -|    16|   24|      384|
    |stream_upsampled_U       |        0|  99|   0|    -|    16|   24|      384|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0| 594|   0|    0|    70|   98|     1542|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry12_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |hscale_core_polyphase_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry12_proc_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry1_proc_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_hscale_core_polyphase_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  20|          10|          10|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry12_proc_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_hscale_core_polyphase_U0_ap_ready    |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry12_proc_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_hscale_core_polyphase_U0_ap_ready    |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  4|   0|    4|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWADDR    |   in|   15|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARADDR    |   in|   15|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|s_axis_video_TDATA   |   in|   24|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    3|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    3|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

