============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 14 2020  09:04:21 pm
  Module:                 filter_sharp
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clock_name)         launch                                            0 R 
in_reg_reg[24][2]/CP                                           0             0 R 
in_reg_reg[24][2]/QN       HS65_LS_DFPRQNX9         1  17.6   59  +184     184 F 
g60334/A                                                            +0     184   
g60334/Z                   HS65_LS_IVX53           44 384.6  212  +150     334 R 
S0[10].U0/e2[2] 
  g12180/A                                                          +0     334   
  g12180/Z                 HS65_LS_BFX106          12  66.7   33  +121     456 R 
  g14329/A                                                          +0     456   
  g14329/Z                 HS65_LS_NAND2X21         2  18.6   38   +44     499 F 
  g14292/A                                                          +0     499   
  g14292/Z                 HS65_LS_IVX18            2  14.3   34   +37     536 R 
  g14184/A                                                          +0     536   
  g14184/Z                 HS65_LS_XNOR2X9          4  20.7   84  +143     679 R 
  csa_tree_fac2_groupi/in_0[4] 
    g464/A                                                          +0     679   
    g464/Z                 HS65_LSS_XNOR2X6         1   9.4   85  +110     789 R 
    g453/S0                                                         +0     789   
    g453/Z                 HS65_LS_MUX21I1X12       2  13.1   68   +98     888 R 
    g515/B                                                          +0     888   
    g515/Z                 HS65_LS_NOR2X13          2   6.9   28   +42     929 F 
    g529/A                                                          +0     929   
    g529/Z                 HS65_LS_NAND2AX14        1   7.8   32   +77    1007 F 
    g492/B                                                          +0    1007   
    g492/Z                 HS65_LS_XNOR2X18         1   6.9   26   +74    1081 F 
  csa_tree_fac2_groupi/out_0[4] 
  csa_tree_U_S13_6_add_59_8_groupi/in_0[4] 
    g1025/A0                                                        +0    1081   
    g1025/S0               HS65_LS_HA1X18           1  11.9   28  +108    1189 F 
    g1010/A0                                                        +0    1189   
    g1010/S0               HS65_LS_FA1X18           1  15.2   42  +174    1363 R 
    g277/B0                                                         +0    1363   
    g277/S0                HS65_LS_FA1X27           2  11.1   31  +141    1504 F 
  csa_tree_U_S13_6_add_59_8_groupi/out_0[4] 
  U_S13_7_add_59_8/A[4] 
    g300/A                                                          +0    1504   
    g300/Z                 HS65_LS_NOR2X6           1   4.8   60   +49    1553 R 
    g295/C                                                          +0    1553   
    g295/Z                 HS65_LS_OAI32X5          1   3.8   50   +66    1619 F 
    g294/A                                                          +0    1619   
    g294/Z                 HS65_LS_PAOI2X1          1   5.0  147  +119    1738 R 
    g293/C                                                          +0    1738   
    g293/Z                 HS65_LS_CBI4I1X5         1   6.6   71   +99    1837 F 
    g292/A0                                                         +0    1837   
    g292/CO                HS65_LS_FA1X4            2  12.1   91  +194    2031 F 
    g290/A                                                          +0    2032   
    g290/Z                 HS65_LS_PAOI2X6          2   9.8  100  +102    2133 R 
    g288/C                                                          +0    2133   
    g288/Z                 HS65_LS_CBI4I1X5         2   8.5   83   +87    2220 F 
    g286/C                                                          +0    2220   
    g286/Z                 HS65_LS_CB4I6X9          1   6.6   43  +112    2332 F 
    g285/A0                                                         +0    2332   
    g285/CO                HS65_LS_FA1X4            1   7.8   70  +163    2495 F 
    g284/A0                                                         +0    2495   
    g284/CO                HS65_LS_FA1X9            1   7.8   44  +136    2631 F 
    g283/A0                                                         +0    2632   
    g283/CO                HS65_LS_FA1X9            1   7.8   44  +125    2756 F 
    g282/A0                                                         +0    2756   
    g282/CO                HS65_LS_FA1X9            2  11.7   54  +134    2891 F 
    g280/A                                                          +0    2891   
    g280/Z                 HS65_LS_PAOI2X6          1   6.6   81   +74    2965 R 
    g279/A0                                                         +0    2965   
    g279/S0                HS65_LS_FA1X4            1   5.0   55  +234    3199 R 
    g278/A                                                          +0    3199   
    g278/Z                 HS65_LS_IVX9             1   3.6   23   +35    3234 F 
  U_S13_7_add_59_8/Z[16] 
S0[10].U0/f13[9] 
reg_f13_reg[10][9]/D  <<<  HS65_LS_DFPHQX9                          +0    3234   
reg_f13_reg[10][9]/CP      setup                               0  +160    3394 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)         capture                                        3500 R 
                           adjustments                            -100    3400   
---------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       6ps 
Start-point  : in_reg_reg[24][2]/CP
End-point    : reg_f13_reg[10][9]/D
