Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 12 16:53:04 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.652        0.000                      0                  223        0.099        0.000                      0                  223        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.652        0.000                      0                  223        0.099        0.000                      0                  223        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.088ns (21.259%)  route 4.030ns (78.741%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.849    10.278    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y46          FDRE                                         r  Teclado/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  Teclado/ascii_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDRE (Setup_fdre_C_CE)      -0.169    14.930    Teclado/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.088ns (22.075%)  route 3.841ns (77.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.659    10.089    Teclado/ps2_keyboard_0_n_10
    SLICE_X3Y46          FDRE                                         r  Teclado/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ascii_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_CE)      -0.205    14.894    Teclado/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.088ns (22.075%)  route 3.841ns (77.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.659    10.089    Teclado/ps2_keyboard_0_n_10
    SLICE_X3Y46          FDRE                                         r  Teclado/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ascii_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_CE)      -0.205    14.894    Teclado/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.083ns (22.852%)  route 3.656ns (77.148%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I3_O)        0.119     9.425 r  Teclado/ps2_keyboard_0/ascii[7]_i_1/O
                         net (fo=1, routed)           0.475     9.899    Teclado/ps2_keyboard_0_n_1
    SLICE_X3Y51          FDRE                                         r  Teclado/ascii_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.510    14.851    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  Teclado/ascii_reg[7]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)       -0.255    14.740    Teclado/ascii_reg[7]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.088ns (22.768%)  route 3.691ns (77.231%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.509     9.939    Teclado/ps2_keyboard_0_n_10
    SLICE_X4Y48          FDRE                                         r  Teclado/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.518    14.859    Teclado/CLK_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  Teclado/ascii_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.205    14.879    Teclado/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.088ns (22.762%)  route 3.692ns (77.238%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511     9.940    Teclado/ps2_keyboard_0_n_10
    SLICE_X3Y47          FDRE                                         r  Teclado/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.520    14.861    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  Teclado/ascii_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205    14.895    Teclado/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.014ns (20.159%)  route 4.016ns (79.841%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.678 r  Teclado/ps2_keyboard_0/ps2_code_reg[1]/Q
                         net (fo=59, routed)          1.857     7.535    Teclado/ps2_keyboard_0/ps2_code[1]
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.659 r  Teclado/ps2_keyboard_0/ascii[1]_i_8/O
                         net (fo=1, routed)           0.667     8.326    Teclado/ps2_keyboard_0/ascii[1]_i_8_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  Teclado/ps2_keyboard_0/ascii[1]_i_5/O
                         net (fo=1, routed)           1.076     9.526    Teclado/ps2_keyboard_0/ascii[1]_i_5_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.650 r  Teclado/ps2_keyboard_0/ascii[1]_i_3/O
                         net (fo=1, routed)           0.416    10.066    Teclado/ps2_keyboard_0/ascii[1]_i_3_n_0
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.190 r  Teclado/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    10.190    Teclado/ps2_keyboard_0_n_8
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.520    14.861    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.077    15.177    Teclado/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.088ns (22.762%)  route 3.692ns (77.238%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511     9.940    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.520    14.861    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.169    14.931    Teclado/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.088ns (22.762%)  route 3.692ns (77.238%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.319     6.898    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.297     7.195 r  Teclado/ps2_keyboard_0/ascii[6]_i_12/O
                         net (fo=1, routed)           0.685     7.880    Teclado/ps2_keyboard_0/ascii[6]_i_12_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.582     8.586    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     8.710 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.595     9.306    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511     9.940    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.520    14.861    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.169    14.931    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.339ns (27.417%)  route 3.545ns (72.583%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Teclado/ps2_keyboard_0/ps2_code_reg[3]/Q
                         net (fo=65, routed)          2.118     7.734    Teclado/ps2_keyboard_0/ps2_code[3]
    SLICE_X9Y49          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  Teclado/ps2_keyboard_0/ascii[0]_i_12/O
                         net (fo=1, routed)           0.000     7.858    Teclado/ps2_keyboard_0/ascii[0]_i_12_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.212     8.070 r  Teclado/ps2_keyboard_0/ascii_reg[0]_i_9/O
                         net (fo=1, routed)           0.545     8.615    Teclado/ps2_keyboard_0/ascii_reg[0]_i_9_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.299     8.914 r  Teclado/ps2_keyboard_0/ascii[0]_i_6/O
                         net (fo=1, routed)           0.427     9.341    Teclado/ps2_keyboard_0/ascii[0]_i_6_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  Teclado/ps2_keyboard_0/ascii[0]_i_3/O
                         net (fo=1, routed)           0.455     9.920    Teclado/ps2_keyboard_0/ascii[0]_i_3_n_0
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.044 r  Teclado/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    10.044    Teclado/ps2_keyboard_0_n_11
    SLICE_X2Y46          FDRE                                         r  Teclado/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  Teclado/ascii_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077    15.176    Teclado/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/count_idle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.479    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Teclado/ps2_keyboard_0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.117     1.737    Teclado/ps2_keyboard_0/count_idle_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/ps2_keyboard_0/count_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/ps2_keyboard_0/count_idle_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  Teclado/ps2_keyboard_0/count_idle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    Teclado/ps2_keyboard_0/count_idle_reg[12]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     1.992    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    Teclado/ps2_keyboard_0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  Teclado/counter1sec_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    Teclado/counter1sec_reg[20]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[17]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  Teclado/counter1sec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    Teclado/counter1sec_reg[20]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[19]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  Teclado/counter1sec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    Teclado/counter1sec_reg[20]_i_1_n_6
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  Teclado/counter1sec_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    Teclado/counter1sec_reg[20]_i_1_n_4
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  Teclado/counter1sec_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  Teclado/counter1sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    Teclado/counter1sec_reg[20]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  Teclado/counter1sec_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.991    Teclado/counter1sec_reg[23]_i_2_n_7
    SLICE_X7Y51          FDRE                                         r  Teclado/counter1sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  Teclado/counter1sec_reg[21]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Teclado/counter1sec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/counter1sec_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    Teclado/counter1sec_reg_n_0_[16]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  Teclado/counter1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    Teclado/counter1sec_reg[16]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  Teclado/counter1sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    Teclado/counter1sec_reg[20]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  Teclado/counter1sec_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.002    Teclado/counter1sec_reg[23]_i_2_n_5
    SLICE_X7Y51          FDRE                                         r  Teclado/counter1sec_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  Teclado/counter1sec_reg[23]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    Teclado/counter1sec_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.311ns (58.551%)  route 0.220ns (41.449%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Teclado/counter1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Teclado/counter1sec_reg[0]/Q
                         net (fo=4, routed)           0.220     1.859    Teclado/counter1sec_reg_n_0_[0]
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.006 r  Teclado/counter1sec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    Teclado/counter1sec_reg[4]_i_1_n_7
    SLICE_X7Y46          FDRE                                         r  Teclado/counter1sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     1.991    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  Teclado/counter1sec_reg[1]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     1.852    Teclado/counter1sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.331ns (60.055%)  route 0.220ns (39.945%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Teclado/counter1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Teclado/counter1sec_reg[0]/Q
                         net (fo=4, routed)           0.220     1.859    Teclado/counter1sec_reg_n_0_[0]
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.026 r  Teclado/counter1sec_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    Teclado/counter1sec_reg[4]_i_1_n_5
    SLICE_X7Y46          FDRE                                         r  Teclado/counter1sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     1.991    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  Teclado/counter1sec_reg[3]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     1.852    Teclado/counter1sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.593     1.476    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.118     1.735    Teclado/ps2_keyboard_0/debounce_ps2_clk/Q[0]
    SLICE_X1Y54          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.991    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.070     1.559    Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    Teclado/counter1sec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48    Teclado/counter1sec_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48    Teclado/counter1sec_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48    Teclado/counter1sec_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49    Teclado/counter1sec_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49    Teclado/counter1sec_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49    Teclado/counter1sec_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49    Teclado/counter1sec_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    Teclado/counter1sec_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    Teclado/counter1sec_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    Teclado/counter1sec_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    Teclado/counter1sec_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    Teclado/counter1sec_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48    Teclado/counter1sec_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48    Teclado/counter1sec_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48    Teclado/counter1sec_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48    Teclado/counter1sec_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    Teclado/counter1sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    Teclado/counter1sec_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    Teclado/counter1sec_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    Teclado/counter1sec_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    Teclado/counter1sec_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    Teclado/counter1sec_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    Teclado/counter1sec_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    Teclado/counter1sec_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    Teclado/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    Teclado/ascii_code_reg[0]/C



