Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\sim\ed_sim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\sim\ed_sim --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading sim/ed_sim.qsys
Progress: Reading input file
Progress: Parameterizing module ddr3
Progress: Parameterizing module global_reset_n_source
Progress: Parameterizing module global_reset_n_splitter
Progress: Parameterizing module mem
Progress: Parameterizing module pll_ref_clk_source
Progress: Parameterizing module sim_checker
Progress: Parameterizing module tg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ed_sim.global_reset_n_splitter: Warnings found in IP parameterization.
Warning: ed_sim.ddr3: ddr3.oct must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_sim.tg: tg.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: ed_sim: "Transforming system: ed_sim"
Info: Interconnect is inserted between master tg.ctrl_amm_0 and slave ddr3.ctrl_amm_0 because the master has address signal 30 bit wide, but the slave is 25 bit wide.
Info: ed_sim: "Naming system components in system: ed_sim"
Info: ed_sim: "Processing generation queue"
Info: ed_sim: "Generating: ed_sim"
Info: ed_sim: "Generating: ed_sim_ddr3"
Info: ed_sim: "Generating: ed_sim_global_reset_n_source"
Info: ed_sim: "Generating: ed_sim_global_reset_n_splitter"
Info: ed_sim: "Generating: ed_sim_mem"
Info: ed_sim: "Generating: ed_sim_pll_ref_clk_source"
Info: ed_sim: "Generating: ed_sim_sim_checker"
Info: ed_sim: "Generating: ed_sim_tg"
Info: ed_sim: "Generating: ed_sim_altera_mm_interconnect_1920_3ogrq5i"
Info: ed_sim: "Generating: altera_reset_controller"
Info: ed_sim: "Generating: ed_sim_altera_merlin_master_translator_191_g7h47bq"
Info: ed_sim: "Generating: ed_sim_altera_merlin_slave_translator_191_x56fcki"
Info: ed_sim: Done "ed_sim" with 12 modules, 7 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\sim\ed_sim.qsys --output-directory=C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/sim/ed_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
