Input file: fe/ips/apb/apb_adv_timer/doc/APB_ADV_TIMER_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |                         Name                          |Offset|Width|                      Description                       |
    +=======================================================+======+=====+========================================================+
    |:ref:`T0_CMD<adv_timer_T0_CMD>`                        |     0|   32|ADV_TIMER0 command register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_CONFIG<adv_timer_T0_CONFIG>`                  |     4|   32|ADV_TIMER0 configuration register.                      |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_THRESHOLD<adv_timer_T0_THRESHOLD>`            |     8|   32|ADV_TIMER0 threshold configuration register.            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL0<adv_timer_T0_TH_CHANNEL0>`        |    12|   32|ADV_TIMER0 channel 0 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL1<adv_timer_T0_TH_CHANNEL1>`        |    16|   32|ADV_TIMER0 channel 1 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL2<adv_timer_T0_TH_CHANNEL2>`        |    20|   32|ADV_TIMER0 channel 2 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL3<adv_timer_T0_TH_CHANNEL3>`        |    24|   32|ADV_TIMER0 channel 3 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL0_LUT<adv_timer_T0_TH_CHANNEL0_LUT>`|    28|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL1_LUT<adv_timer_T0_TH_CHANNEL1_LUT>`|    32|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL2_LUT<adv_timer_T0_TH_CHANNEL2_LUT>`|    36|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_TH_CHANNEL3_LUT<adv_timer_T0_TH_CHANNEL3_LUT>`|    40|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T0_COUNTER<adv_timer_T0_COUNTER>`                |    44|   32|ADV_TIMER0 counter register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_CMD<adv_timer_T1_CMD>`                        |    64|   32|ADV_TIMER1 command register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_CONFIG<adv_timer_T1_CONFIG>`                  |    68|   32|ADV_TIMER1 configuration register.                      |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_THRESHOLD<adv_timer_T1_THRESHOLD>`            |    72|   32|ADV_TIMER1 threshold configuration register.            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL0<adv_timer_T1_TH_CHANNEL0>`        |    76|   32|ADV_TIMER1 channel 0 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL1<adv_timer_T1_TH_CHANNEL1>`        |    80|   32|ADV_TIMER1 channel 1 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL2<adv_timer_T1_TH_CHANNEL2>`        |    84|   32|ADV_TIMER1 channel 2 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL3<adv_timer_T1_TH_CHANNEL3>`        |    88|   32|ADV_TIMER1 channel 3 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL0_LUT<adv_timer_T1_TH_CHANNEL0_LUT>`|    92|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL1_LUT<adv_timer_T1_TH_CHANNEL1_LUT>`|    96|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL2_LUT<adv_timer_T1_TH_CHANNEL2_LUT>`|   100|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_TH_CHANNEL3_LUT<adv_timer_T1_TH_CHANNEL3_LUT>`|   104|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T1_COUNTER<adv_timer_T1_COUNTER>`                |   108|   32|ADV_TIMER1 counter register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_CMD<adv_timer_T2_CMD>`                        |   128|   32|ADV_TIMER2 command register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_CONFIG<adv_timer_T2_CONFIG>`                  |   132|   32|ADV_TIMER2 configuration register.                      |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_THRESHOLD<adv_timer_T2_THRESHOLD>`            |   136|   32|ADV_TIMER2 threshold configuration register.            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL0<adv_timer_T2_TH_CHANNEL0>`        |   140|   32|ADV_TIMER2 channel 0 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL1<adv_timer_T2_TH_CHANNEL1>`        |   144|   32|ADV_TIMER2 channel 1 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL2<adv_timer_T2_TH_CHANNEL2>`        |   148|   32|ADV_TIMER2 channel 2 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL3<adv_timer_T2_TH_CHANNEL3>`        |   152|   32|ADV_TIMER2 channel 3 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL0_LUT<adv_timer_T2_TH_CHANNEL0_LUT>`|   156|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL1_LUT<adv_timer_T2_TH_CHANNEL1_LUT>`|   160|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL2_LUT<adv_timer_T2_TH_CHANNEL2_LUT>`|   164|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_TH_CHANNEL3_LUT<adv_timer_T2_TH_CHANNEL3_LUT>`|   168|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T2_COUNTER<adv_timer_T2_COUNTER>`                |   172|   32|ADV_TIMER2 counter register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_CMD<adv_timer_T3_CMD>`                        |   192|   32|ADV_TIMER3 command register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_CONFIG<adv_timer_T3_CONFIG>`                  |   196|   32|ADV_TIMER3 configuration register.                      |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_THRESHOLD<adv_timer_T3_THRESHOLD>`            |   200|   32|ADV_TIMER3 threshold configuration register.            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL0<adv_timer_T3_TH_CHANNEL0>`        |   204|   32|ADV_TIMER3 channel 0 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL1<adv_timer_T3_TH_CHANNEL1>`        |   208|   32|ADV_TIMER3 channel 1 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL2<adv_timer_T3_TH_CHANNEL2>`        |   212|   32|ADV_TIMER3 channel 2 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL3<adv_timer_T3_TH_CHANNEL3>`        |   216|   32|ADV_TIMER3 channel 3 threshold configuration register.  |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL0_LUT<adv_timer_T3_TH_CHANNEL0_LUT>`|   220|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL1_LUT<adv_timer_T3_TH_CHANNEL1_LUT>`|   224|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL2_LUT<adv_timer_T3_TH_CHANNEL2_LUT>`|   228|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_TH_CHANNEL3_LUT<adv_timer_T3_TH_CHANNEL3_LUT>`|   232|   32|(Not be connected in RTL)                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`T3_COUNTER<adv_timer_T3_COUNTER>`                |   236|   32|ADV_TIMER3 counter register.                            |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`EVENT_CFG<adv_timer_EVENT_CFG>`                  |   256|   32|ADV_TIMERS events configuration register.               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`CG<adv_timer_CG>`                                |   260|   32|ADV_TIMERS channels clock gating configuration register.|
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+
    |:ref:`CH_MUX<adv_timer_CH_MUX>`                        |   264|   32|ADV_TIMER  channel select                               |
    +-------------------------------------------------------+------+-----+--------------------------------------------------------+

.. _adv_timer_T0_CMD:

T0_CMD
""""""

ADV_TIMER0 command register.

.. table:: 

    +-----+---+------+-----------------------------------+
    |Bit #|R/W| Name |            Description            |
    +=====+===+======+===================================+
    |    0|W  |START |ADV_TIMER0 start command bitfield. |
    +-----+---+------+-----------------------------------+
    |    1|W  |STOP  |ADV_TIMER0 stop command bitfield.  |
    +-----+---+------+-----------------------------------+
    |    2|W  |UPDATE|ADV_TIMER0 update command bitfield.|
    +-----+---+------+-----------------------------------+
    |    3|W  |RESET |ADV_TIMER0 reset command bitfield. |
    +-----+---+------+-----------------------------------+
    |    4|W  |ARM   |ADV_TIMER0 arm command bitfield.   |
    +-----+---+------+-----------------------------------+

.. _adv_timer_T0_CONFIG:

T0_CONFIG
"""""""""

ADV_TIMER0 configuration register.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                                                                                        Description                                                                                                                                                                                                                         |
    +=====+===+=========+============================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    |7:0  |R/W|INSEL    |ADV_TIMER0 input source configuration bitfield: 0-31: GPIO[0] to GPIO[31] 32-35: Channel 0 to 3 of ADV_TIMER0, 36-39: Channel 0 to 3 of ADV_TIMER1, 40-43: Channel 0 to 3 of ADV_TIMER2, 44-47: Channel 0 to 3 of ADV_TIMER3                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:8 |R/W|MODE     |ADV_TIMER0 trigger mode configuration bitfield 3'h0: trigger event at each clock cycle. 3'h1: trigger event if input source is 0 3'h2: trigger event if input source is 1 3'h3: trigger event on input source rising edge 3'h4: trigger event on input source falling edge 3'h5: trigger event on input source falling or rising edge 3'h6: trigger event on input source rising edge when armed 3'h7: trigger event on input source falling edge when armed|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|CLKSEL   |ADV_TIMER0 clock source configuration bitfield: 1'b0: FLL 1'b1: reference clock at 32kHz                                                                                                                                                                                                                                                                                                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|UPDOWNSEL|ADV_TIMER0 center-aligned mode configuration bitfield: 1'b0: The counter counts up and down alternatively. 1'b1: The counter counts up and resets to 0 when reach threshold.                                                                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|PRESC    |ADV_TIMER0 prescaler value configuration bitfield.                                                                                                                                                                                                                                                                                                                                                                                                          |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T0_THRESHOLD:

T0_THRESHOLD
""""""""""""

ADV_TIMER0 threshold configuration register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |15:0 |R/W|TH_LO|ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.|
    +-----+---+-----+-------------------------------------------------------------------------------------+
    |31:16|R/W|TH_HI|ADV_TIMER0 threshold high part configuration bitfield. It defines end counter value. |
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _adv_timer_T0_TH_CHANNEL0:

T0_TH_CHANNEL0
""""""""""""""

ADV_TIMER0 channel 0 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER0 channel 0 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T0_TH_CHANNEL1:

T0_TH_CHANNEL1
""""""""""""""

ADV_TIMER0 channel 1 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER0 channel 1 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T0_TH_CHANNEL2:

T0_TH_CHANNEL2
""""""""""""""

ADV_TIMER0 channel 2 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER0 channel 2 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T0_TH_CHANNEL3:

T0_TH_CHANNEL3
""""""""""""""

ADV_TIMER0 channel 3 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER0 channel 3 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T0_TH_CHANNEL0_LUT:

T0_TH_CHANNEL0_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T0_TH_CHANNEL1_LUT:

T0_TH_CHANNEL1_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T0_TH_CHANNEL2_LUT:

T0_TH_CHANNEL2_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T0_TH_CHANNEL3_LUT:

T0_TH_CHANNEL3_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T0_COUNTER:

T0_COUNTER
""""""""""

ADV_TIMER0 counter register.

.. table:: 

    +-----+---+-------+-------------------------+
    |Bit #|R/W| Name  |       Description       |
    +=====+===+=======+=========================+
    |15:0 |R  |COUNTER|ADV_TIMER0 counter value.|
    +-----+---+-------+-------------------------+

.. _adv_timer_T1_CMD:

T1_CMD
""""""

ADV_TIMER1 command register.

.. table:: 

    +-----+---+------+-----------------------------------+
    |Bit #|R/W| Name |            Description            |
    +=====+===+======+===================================+
    |    0|R/W|START |ADV_TIMER1 start command bitfield. |
    +-----+---+------+-----------------------------------+
    |    1|R/W|STOP  |ADV_TIMER1 stop command bitfield   |
    +-----+---+------+-----------------------------------+
    |    2|R/W|UPDATE|ADV_TIMER1 update command bitfield.|
    +-----+---+------+-----------------------------------+
    |    3|R/W|RESET |ADV_TIMER1 reset command bitfield. |
    +-----+---+------+-----------------------------------+
    |    4|R/W|ARM   |ADV_TIMER1 arm command bitfield.   |
    +-----+---+------+-----------------------------------+

.. _adv_timer_T1_CONFIG:

T1_CONFIG
"""""""""

ADV_TIMER1 configuration register.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                                                                                        Description                                                                                                                                                                                                                         |
    +=====+===+=========+============================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    |7:0  |R/W|INSEL    |ADV_TIMER1 input source configuration bitfield: 0-31: GPIO[0] to GPIO[31] 32-35: Channel 0 to 3 of ADV_TIMER0, 36-39: Channel 0 to 3 of ADV_TIMER1, 40-43: Channel 0 to 3 of ADV_TIMER2, 44-47: Channel 0 to 3 of ADV_TIMER3                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:8 |R/W|MODE     |ADV_TIMER1 trigger mode configuration bitfield 3'h0: trigger event at each clock cycle. 3'h1: trigger event if input source is 0 3'h2: trigger event if input source is 1 3'h3: trigger event on input source rising edge 3'h4: trigger event on input source falling edge 3'h5: trigger event on input source falling or rising edge 3'h6: trigger event on input source rising edge when armed 3'h7: trigger event on input source falling edge when armed|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|CLKSEL   |ADV_TIMER1 clock source configuration bitfield: 1'b0: FLL 1'b1: reference clock at 32kHz                                                                                                                                                                                                                                                                                                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|UPDOWNSEL|ADV_TIMER1 center-aligned mode configuration bitfield: 1'b0: The counter counts up and down alternatively. 1'b1: The counter counts up and resets to 0 when reach threshold.                                                                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|PRESC    |ADV_TIMER1 prescaler value configuration bitfield.                                                                                                                                                                                                                                                                                                                                                                                                          |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T1_THRESHOLD:

T1_THRESHOLD
""""""""""""

ADV_TIMER1 threshold configuration register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |15:0 |R/W|TH_LO|ADV_TIMER1 threshold low part configuration bitfield. It defines start counter value.|
    +-----+---+-----+-------------------------------------------------------------------------------------+
    |31:16|R/W|TH_HI|ADV_TIMER1 threshold high part configuration bitfield. It defines end counter value. |
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _adv_timer_T1_TH_CHANNEL0:

T1_TH_CHANNEL0
""""""""""""""

ADV_TIMER1 channel 0 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER1 channel 0 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T1_TH_CHANNEL1:

T1_TH_CHANNEL1
""""""""""""""

ADV_TIMER1 channel 1 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER1 channel 1 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T1_TH_CHANNEL2:

T1_TH_CHANNEL2
""""""""""""""

ADV_TIMER1 channel 2 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER1 channel 2 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T1_TH_CHANNEL3:

T1_TH_CHANNEL3
""""""""""""""

ADV_TIMER1 channel 3 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER1 channel 3 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T1_TH_CHANNEL0_LUT:

T1_TH_CHANNEL0_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T1_TH_CHANNEL1_LUT:

T1_TH_CHANNEL1_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T1_TH_CHANNEL2_LUT:

T1_TH_CHANNEL2_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T1_TH_CHANNEL3_LUT:

T1_TH_CHANNEL3_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T1_COUNTER:

T1_COUNTER
""""""""""

ADV_TIMER1 counter register.

.. table:: 

    +-----+---+-------+-------------------------+
    |Bit #|R/W| Name  |       Description       |
    +=====+===+=======+=========================+
    |15:0 |R  |COUNTER|ADV_TIMER1 counter value.|
    +-----+---+-------+-------------------------+

.. _adv_timer_T2_CMD:

T2_CMD
""""""

ADV_TIMER2 command register.

.. table:: 

    +-----+---+------+-----------------------------------+
    |Bit #|R/W| Name |            Description            |
    +=====+===+======+===================================+
    |    0|R/W|START |ADV_TIMER2 start command bitfield. |
    +-----+---+------+-----------------------------------+
    |    1|R/W|STOP  |ADV_TIMER2 stop command bitfield   |
    +-----+---+------+-----------------------------------+
    |    2|R/W|UPDATE|ADV_TIMER2 update command bitfield.|
    +-----+---+------+-----------------------------------+
    |    3|R/W|RESET |ADV_TIMER2 reset command bitfield. |
    +-----+---+------+-----------------------------------+
    |    4|R/W|ARM   |ADV_TIMER2 arm command bitfield.   |
    +-----+---+------+-----------------------------------+

.. _adv_timer_T2_CONFIG:

T2_CONFIG
"""""""""

ADV_TIMER2 configuration register.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                                                                                        Description                                                                                                                                                                                                                         |
    +=====+===+=========+============================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    |7:0  |R/W|INSEL    |ADV_TIMER2 input source configuration bitfield: 0-31: GPIO[0] to GPIO[31] 32-35: Channel 0 to 3 of ADV_TIMER0, 36-39: Channel 0 to 3 of ADV_TIMER1, 40-43: Channel 0 to 3 of ADV_TIMER2, 44-47: Channel 0 to 3 of ADV_TIMER3                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:8 |R/W|MODE     |ADV_TIMER2 trigger mode configuration bitfield 3'h0: trigger event at each clock cycle. 3'h1: trigger event if input source is 0 3'h2: trigger event if input source is 1 3'h3: trigger event on input source rising edge 3'h4: trigger event on input source falling edge 3'h5: trigger event on input source falling or rising edge 3'h6: trigger event on input source rising edge when armed 3'h7: trigger event on input source falling edge when armed|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|CLKSEL   |ADV_TIMER2 clock source configuration bitfield: 1'b0: FLL 1'b1: reference clock at 32kHz                                                                                                                                                                                                                                                                                                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|UPDOWNSEL|ADV_TIMER2 center-aligned mode configuration bitfield: 1'b0: The counter counts up and down alternatively. 1'b1: The counter counts up and resets to 0 when reach threshold.                                                                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|PRESC    |ADV_TIMER2 prescaler value configuration bitfield.                                                                                                                                                                                                                                                                                                                                                                                                          |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T2_THRESHOLD:

T2_THRESHOLD
""""""""""""

ADV_TIMER2 threshold configuration register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |15:0 |R/W|TH_LO|ADV_TIMER2 threshold low part configuration bitfield. It defines start counter value.|
    +-----+---+-----+-------------------------------------------------------------------------------------+
    |31:16|R/W|TH_HI|ADV_TIMER2 threshold high part configuration bitfield. It defines end counter value. |
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _adv_timer_T2_TH_CHANNEL0:

T2_TH_CHANNEL0
""""""""""""""

ADV_TIMER2 channel 0 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER2 channel 0 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T2_TH_CHANNEL1:

T2_TH_CHANNEL1
""""""""""""""

ADV_TIMER2 channel 1 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER2 channel 1 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T2_TH_CHANNEL2:

T2_TH_CHANNEL2
""""""""""""""

ADV_TIMER2 channel 2 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER2 channel 2 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T2_TH_CHANNEL3:

T2_TH_CHANNEL3
""""""""""""""

ADV_TIMER2 channel 3 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER2 channel 3 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T2_TH_CHANNEL0_LUT:

T2_TH_CHANNEL0_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T2_TH_CHANNEL1_LUT:

T2_TH_CHANNEL1_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T2_TH_CHANNEL2_LUT:

T2_TH_CHANNEL2_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T2_TH_CHANNEL3_LUT:

T2_TH_CHANNEL3_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T2_COUNTER:

T2_COUNTER
""""""""""

ADV_TIMER2 counter register.

.. table:: 

    +-----+---+-------+-------------------------+
    |Bit #|R/W| Name  |       Description       |
    +=====+===+=======+=========================+
    |15:0 |R  |COUNTER|ADV_TIMER2 counter value.|
    +-----+---+-------+-------------------------+

.. _adv_timer_T3_CMD:

T3_CMD
""""""

ADV_TIMER3 command register.

.. table:: 

    +-----+---+------+-----------------------------------+
    |Bit #|R/W| Name |            Description            |
    +=====+===+======+===================================+
    |    0|R/W|START |ADV_TIMER3 start command bitfield. |
    +-----+---+------+-----------------------------------+
    |    1|R/W|STOP  |ADV_TIMER3 stop command bitfield   |
    +-----+---+------+-----------------------------------+
    |    2|R/W|UPDATE|ADV_TIMER3 update command bitfield.|
    +-----+---+------+-----------------------------------+
    |    3|R/W|RESET |ADV_TIMER3 reset command bitfield. |
    +-----+---+------+-----------------------------------+
    |    4|R/W|ARM   |ADV_TIMER3 arm command bitfield.   |
    +-----+---+------+-----------------------------------+

.. _adv_timer_T3_CONFIG:

T3_CONFIG
"""""""""

ADV_TIMER3 configuration register.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                                                                                        Description                                                                                                                                                                                                                         |
    +=====+===+=========+============================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    |7:0  |R/W|INSEL    |ADV_TIMER3 input source configuration bitfield: 0-31: GPIO[0] to GPIO[31] 32-35: Channel 0 to 3 of ADV_TIMER0, 36-39: Channel 0 to 3 of ADV_TIMER1, 40-43: Channel 0 to 3 of ADV_TIMER2, 44-47: Channel 0 to 3 of ADV_TIMER3                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:8 |R/W|MODE     |ADV_TIMER3 trigger mode configuration bitfield 3'h0: trigger event at each clock cycle. 3'h1: trigger event if input source is 0 3'h2: trigger event if input source is 1 3'h3: trigger event on input source rising edge 3'h4: trigger event on input source falling edge 3'h5: trigger event on input source falling or rising edge 3'h6: trigger event on input source rising edge when armed 3'h7: trigger event on input source falling edge when armed|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|CLKSEL   |ADV_TIMER3 clock source configuration bitfield: 1'b0: FLL 1'b1: reference clock at 32kHz                                                                                                                                                                                                                                                                                                                                                                    |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|UPDOWNSEL|ADV_TIMER3 center-aligned mode configuration bitfield: 1'b0: The counter counts up and down alternatively. 1'b1: The counter counts up and resets to 0 when reach threshold.                                                                                                                                                                                                                                                                                |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|PRESC    |ADV_TIMER3 prescaler value configuration bitfield.                                                                                                                                                                                                                                                                                                                                                                                                          |
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T3_THRESHOLD:

T3_THRESHOLD
""""""""""""

ADV_TIMER3 threshold configuration register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |15:0 |R/W|TH_LO|ADV_TIMER3 threshold low part configuration bitfield. It defines start counter value.|
    +-----+---+-----+-------------------------------------------------------------------------------------+
    |31:16|R/W|TH_HI|ADV_TIMER3 threshold high part configuration bitfield. It defines end counter value. |
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _adv_timer_T3_TH_CHANNEL0:

T3_TH_CHANNEL0
""""""""""""""

ADV_TIMER3 channel 0 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER3 channel 0 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T3_TH_CHANNEL1:

T3_TH_CHANNEL1
""""""""""""""

ADV_TIMER3 channel 1 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER3 channel 1 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T3_TH_CHANNEL2:

T3_TH_CHANNEL2
""""""""""""""

ADV_TIMER3 channel 2 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER3 channel 2 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T3_TH_CHANNEL3:

T3_TH_CHANNEL3
""""""""""""""

ADV_TIMER3 channel 3 threshold configuration register.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+====+=========================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TH  |ADV_TIMER3 channel 3 threshold configuration bitfield.                                                                                                                                                                                                                                                                                                   |
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18:16|R/W|MODE|ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield 3'h0: set. 3'h1: toggle then next threshold match action is clear. 3'h2: set then next threshold match action is clear. 3'h3: toggle. 3'h4: clear. 3'h5: toggle then next threshold match action is set. 3'h6: clear then next threshold match action is set.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_T3_TH_CHANNEL0_LUT:

T3_TH_CHANNEL0_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T3_TH_CHANNEL1_LUT:

T3_TH_CHANNEL1_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T3_TH_CHANNEL2_LUT:

T3_TH_CHANNEL2_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T3_TH_CHANNEL3_LUT:

T3_TH_CHANNEL3_LUT
""""""""""""""""""

(Not be connected in RTL)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _adv_timer_T3_COUNTER:

T3_COUNTER
""""""""""

ADV_TIMER3 counter register.

.. table:: 

    +-----+---+-------+-------------------------+
    |Bit #|R/W| Name  |       Description       |
    +=====+===+=======+=========================+
    |15:0 |R  |COUNTER|ADV_TIMER3 counter value.|
    +-----+---+-------+-------------------------+

.. _adv_timer_EVENT_CFG:

EVENT_CFG
"""""""""

ADV_TIMERS events configuration register.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                                                                                                                                                              Description                                                                                                                                                                                                                                               |
    +=====+===+====+========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
    |3:0  |R/W|SEL0|ADV_TIMER output event 0 source configuration bitfiled: 4'h0: ADV_TIMER0 channel 0 4'h1: ADV_TIMER0 channel 1 4'h2: ADV_TIMER0 channel 2 4'h3: ADV_TIMER0 channel 3 4'h4: ADV_TIMER1 channel 0 4'h5: ADV_TIMER1 channel 1 4'h6: ADV_TIMER1 channel 2 4'h7: ADV_TIMER1 channel 3 4'h8: ADV_TIMER2 channel 0 4'h9: ADV_TIMER2 channel 1 4'hA: ADV_TIMER2 channel 2 4'hB: ADV_TIMER2 channel 3 4'hC: ADV_TIMER3 channel 0 4'hD: ADV_TIMER3 channel 1 4'hE: ADV_TIMER3 channel 2 4'hF: ADV_TIMER3 channel 3.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|SEL1|ADV_TIMER output event 0 source configuration bitfiled: 4'h0: ADV_TIMER0 channel 0 4'h1: ADV_TIMER0 channel 1 4'h2: ADV_TIMER0 channel 2 4'h3: ADV_TIMER0 channel 3 4'h4: ADV_TIMER1 channel 0 4'h5: ADV_TIMER1 channel 1 4'h6: ADV_TIMER1 channel 2 4'h7: ADV_TIMER1 channel 3 4'h8: ADV_TIMER2 channel 0 4'h9: ADV_TIMER2 channel 1 4'hA: ADV_TIMER2 channel 2 4'hB: ADV_TIMER2 channel 3 4'hC: ADV_TIMER3 channel 0 4'hD: ADV_TIMER3 channel 1 4'hE: ADV_TIMER3 channel 2 4'hF: ADV_TIMER3 channel 3.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11:8 |R/W|SEL2|ADV_TIMER output event 0 source configuration bitfiled: 4'h0: ADV_TIMER0 channel 0 4'h1: ADV_TIMER0 channel 1 4'h2: ADV_TIMER0 channel 2 4'h3: ADV_TIMER0 channel 3 4'h4: ADV_TIMER1 channel 0 4'h5: ADV_TIMER1 channel 1 4'h6: ADV_TIMER1 channel 2 4'h7: ADV_TIMER1 channel 3 4'h8: ADV_TIMER2 channel 0 4'h9: ADV_TIMER2 channel 1 4'hA: ADV_TIMER2 channel 2 4'hB: ADV_TIMER2 channel 3 4'hC: ADV_TIMER3 channel 0 4'hD: ADV_TIMER3 channel 1 4'hE: ADV_TIMER3 channel 2 4'hF: ADV_TIMER3 channel 3.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:12|R/W|SEL3|ADV_TIMER output event 0 source configuration bitfiled: 4'h0: ADV_TIMER0 channel 0 4'h1: ADV_TIMER0 channel 1 4'h2: ADV_TIMER0 channel 2 4'h3: ADV_TIMER0 channel 3 4'h4: ADV_TIMER1 channel 0 4'h5: ADV_TIMER1 channel 1 4'h6: ADV_TIMER1 channel 2 4'h7: ADV_TIMER1 channel 3 4'h8: ADV_TIMER2 channel 0 4'h9: ADV_TIMER2 channel 1 4'hA: ADV_TIMER2 channel 2 4'hB: ADV_TIMER2 channel 3 4'hC: ADV_TIMER3 channel 0 4'hD: ADV_TIMER3 channel 1 4'hE: ADV_TIMER3 channel 2 4'hF: ADV_TIMER3 channel 3.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |19:16|R/W|ENA |ADV_TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation.                                                                                                                                                                                                                                                                                                                                                                                                       |
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_CG:

CG
""

ADV_TIMERS channels clock gating configuration register.

.. table:: 

    +-----+---+----+-----------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                               Description                                                               |
    +=====+===+====+=========================================================================================================================================+
    |3:0  |R/W|ENA |ADV_TIMER clock gating configuration bitfield. ENA[i]=0: clock gate ADV_TIMERi. ENA[i]=1: enable ADV_TIMERi.                             |
    +-----+---+----+-----------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|MUX |ADV_TIMER clock mux configuration bitfield. MUX[i]=0: Use SoC clock as clock source. MUX[i]=1: Use fast reference clock as clock source. |
    +-----+---+----+-----------------------------------------------------------------------------------------------------------------------------------------+

.. _adv_timer_CH_MUX:

CH_MUX
""""""

ADV_TIMER  channel select

.. table:: 

    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                                            Description                                                            |
    +=====+===+========+===================================================================================================================================+
    |2:0  |R/W|CH_SEL_0|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER0 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER1 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |5:3  |R/W|CH_SEL_1|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER2 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER3 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |8:6  |R/W|CH_SEL_2|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER0 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER1 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |11:9 |R/W|CH_SEL_3|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER2 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER3 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |14:12|R/W|CH_SEL_4|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER0 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER1 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |17:15|R/W|CH_SEL_5|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER2 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER3 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |20:18|R/W|CH_SEL_6|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER0 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER1 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
    |23:21|R/W|CH_SEL_7|Selects channel to output to pads: 4'h0 to 4'h3 ADV_TIMER2 counter channel bit 0-3, 4'h4 to 4'h7 ADV_TIMER3 counter channel bit 0-3|
    +-----+---+--------+-----------------------------------------------------------------------------------------------------------------------------------+
