15.12.2017 14:28 ||I| 


********************************************************************************
                                        [1m[31mHW SUMMARY: [0m
********************************************************************************

[1m[36m|----BeBoard  Id :0[0m
[1m[36m|	|----FW_Version NCbcDataSize: 8[0m
[1m[34m	|----Board Id: [1m[33mboard[1m[34m URI: [1m[33mipbusudp-2.0://192.168.000.175:50001[1m[34m Address Table: [1m[33mfile://settings/address_table_8CBC.xml
[1m[34m Type: [1m[33mGLIB[0m
[1m[36m|	|----Module  FeId :0[0m
[32m|	|	|----CBC Files Path : hybrid_functional_tests/GS8XU_1007/calibration/Calibration_Electron_15-12-17_14:26:30/[0m
[1m[36m|	|	|----CBC  Id :0, File: FE0CBC0.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :1, File: FE0CBC1.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :2, File: FE0CBC2.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :3, File: FE0CBC3.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :4, File: FE0CBC4.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :5, File: FE0CBC5.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :6, File: FE0CBC6.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m
[1m[36m|	|	|----CBC  Id :7, File: FE0CBC7.txt[0m
[32m|	|	|----Global_CBC_Register  name :VCth =  0x78[0m
[32m|	|	|----Global_CBC_Register  name :MiscTestPulseCtrl&AnalogMux =  0x21[0m
[32m|	|	|----Global_CBC_Register  name :TestPulsePot =  0x60[0m
[32m|	|	|----Global_CBC_Register  name :TriggerLatency =  0x03[0m


********************************************************************************
                                        [1m[31mEND OF HW SUMMARY: [0m
********************************************************************************


[31mSetting[0m --[1m[36mHoleMode[0m:[1m[33m0[0m
[31mSetting[0m --[1m[36mThreshold_NSigmas[0m:[1m[33m4[0m
[31mSetting[0m --[1m[36mNevents[0m:[1m[33m100[0m
[31mSetting[0m --[1m[36mTestPulseAmplitude[0m:[1m[33m0[0m
[31mSetting[0m --[1m[36mFitSCurves[0m:[1m[33m1[0m

15.12.2017 14:28 ||E| Histo Map for CBC 0 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 1 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 2 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 3 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 4 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 5 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 6 (FE 0) does not exist - creating 
15.12.2017 14:28 ||E| Histo Map for CBC 7 (FE 0) does not exist - creating 
15.12.2017 14:28 ||I| Creating directory: Results/HybridTest_Electron_15-12-17_14:28:07
Info in <TCivetweb::Create>: Starting HTTP server on port 8082
Error in <TCivetweb::Log>: set_ports_option: cannot bind to 8082: 98 (Address already in use)
15.12.2017 14:28 ||I| Opening THttpServer on port 8082. Point your browser to: [1m[32mtestsystem2:8082[0m
15.12.2017 14:28 ||I| [1m[31m(WRITE#0) There were 1 Readback Errors -trying again![0m
15.12.2017 14:28 ||I| 
[1m[34mConfiguring HW parsed from .xml file: [0m
[32mOverriding GLIB register values for signal polarity with value from settings node![0m
[32mSuccessfully configured Board 0[0m
[32mSuccessfully configured Cbc 0[0m
[32mSuccessfully configured Cbc 1[0m
[32mSuccessfully configured Cbc 2[0m
[32mSuccessfully configured Cbc 3[0m
[32mSuccessfully configured Cbc 4[0m
[32mSuccessfully configured Cbc 5[0m
[32mSuccessfully configured Cbc 6[0m
[32mSuccessfully configured Cbc 7[0m

15.12.2017 14:28 ||I| start: Fri Dec 15 14:28:10 2017

15.12.2017 14:28 ||I| 
Running registers testing tool ... 

All registers fine on CBC0

All registers fine on CBC1

All registers fine on CBC2

All registers fine on CBC3

All registers fine on CBC4

All registers fine on CBC5

All registers fine on CBC6

All registers fine on CBC7
15.12.2017 14:28 ||I| Channels diagnosis report written to: Results/HybridTest_Electron_15-12-17_14:28:07/registers_test.txt
15.12.2017 14:28 ||I| Done testing registers, re-configuring to calibrated state!
15.12.2017 14:28 ||I| stop: Fri Dec 15 14:28:23 2017

15.12.2017 14:28 ||I| [1m[31m(WRITE#0) There were 1 Readback Errors -trying again![0m
15.12.2017 14:28 ||I| 
[1m[34mConfiguring HW parsed from .xml file: [0m
[32mOverriding GLIB register values for signal polarity with value from settings node![0m
[32mSuccessfully configured Board 0[0m
[32mSuccessfully configured Cbc 0[0m
[32mSuccessfully configured Cbc 1[0m
[32mSuccessfully configured Cbc 2[0m
[32mSuccessfully configured Cbc 3[0m
[32mSuccessfully configured Cbc 4[0m
[32mSuccessfully configured Cbc 5[0m
[32mSuccessfully configured Cbc 6[0m
[32mSuccessfully configured Cbc 7[0m

15.12.2017 14:28 ||I| [1m[34mResults of occupancy measured written to Results/HybridTest_Electron_15-12-17_14:28:07/Summary.root[0m
Info in <TCanvas::Print>: pdf file Results/HybridTest_Electron_15-12-17_14:28:07/HybridTestResults.pdf has been created
Info in <TCanvas::Print>: pdf file Results/HybridTest_Electron_15-12-17_14:28:07/NoiseOccupancySummary.pdf has been created
User comment: 
