Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -7434  -466193            144      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   9433                    106.011 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          144       -7434    -466193            144




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          144       -7434    -466193            144

Path 9:
   Slack (not met):                         -7434ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2328ps
   - Clock uncertainty:                       150ps
   = Required time:                          4178ps
   - Propagation time:                       9316ps (43.0% logic, 57.0% route, logic stage 4)
   - Delay of the launching clock:           2296ps
   = Slack:                                 -7434ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       2296                     -                                                                                   
   RBB_6/CLK                                                       RBB_6L        6  [TILE 0 0, RBB 13 6]          -     r            2296                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/AQ                                                        RBB_6L        6  [TILE 0 0, RBB 13 6]        800     r            3096     {inst42: $auto$ff.cc:266:slice$1781 (FDR,site=aff)}                           
   counter[16]                                                     Net           9            (fanout=2)       1972                     -                                                                                   
   RBB_2/D5                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            5068                                                                                   
   RBB_2/DMUX                                                      RBB_6L        2   [TILE 0 0, RBB 1 6]       1039     r            6107     {inst6: $abc$2664$lut$aiger2663$101 (LUT,site=dluto)}                         
   $techmap2671$abc$2664$lut$aiger2663$105.A[4]                    Net          76            (fanout=1)        934                     -                                                                                   
   RBB_10/A5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7041                                                                                   
   RBB_10/A                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        765     r            7806     {inst7: $abc$2664$lut$aiger2663$105 (LUT,site=alut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[5]  Net          50            (fanout=1)        648                     -                                                                                   
   RBB_10/C6                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            8454                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        557     r            9011     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)       1757                     -                                                                                   
   RBB_1/CE                                                        IOB           1  [TILE 0 0, RBB 31 6]          -     r           10768     {inst62: LED_OUT (FDE)} {(output_port) inst58: g_58_LED_obuf (IO)}            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                                       IOB           1  [TILE 0 0, RBB 31 6]        844     r           11612                                                                                   
   clk                                                             Clock net    35          (fanout=333)      -2328                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            9284                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (not met):                         -7195ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2208ps
   - Clock uncertainty:                       150ps
   = Required time:                          4058ps
   - Propagation time:                       8957ps (49.5% logic, 50.5% route, logic stage 7)
   - Delay of the launching clock:           2296ps
   = Slack:                                 -7195ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       2296                     -                                                                                   
   RBB_6/CLK                                                       RBB_6L        6  [TILE 0 0, RBB 13 6]          -     r            2296                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/AQ                                                        RBB_6L        6  [TILE 0 0, RBB 13 6]        800     r            3096     {inst42: $auto$ff.cc:266:slice$1781 (FDR,site=aff)}                           
   counter[16]                                                     Net           9            (fanout=2)       1972                     -                                                                                   
   RBB_2/D5                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            5068                                                                                   
   RBB_2/DMUX                                                      RBB_6L        2   [TILE 0 0, RBB 1 6]       1039     r            6107     {inst6: $abc$2664$lut$aiger2663$101 (LUT,site=dluto)}                         
   $techmap2671$abc$2664$lut$aiger2663$105.A[4]                    Net          76            (fanout=1)        934                     -                                                                                   
   RBB_10/A5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7041                                                                                   
   RBB_10/A                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        765     r            7806     {inst7: $abc$2664$lut$aiger2663$105 (LUT,site=alut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[5]  Net          50            (fanout=1)        648                     -                                                                                   
   RBB_10/C6                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            8454                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        557     r            9011     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)        966                     -                                                                                   
   RBB_2/A6                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            9977                                                                                   
   RBB_2/SRout                                                     RBB_6L        2   [TILE 0 0, RBB 1 6]          2     r            9979                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_3/SRin                                                      RBB_6L        3   [TILE 0 0, RBB 4 6]          -     r            9979                                                                                   
   RBB_3/SRout                                                     RBB_6L        3   [TILE 0 0, RBB 4 6]          2     r            9981                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_4/SRin                                                      RBB_6L        4   [TILE 0 0, RBB 7 6]          -     r            9981                                                                                   
   RBB_4/SRout                                                     RBB_6L        4   [TILE 0 0, RBB 7 6]          2     r            9983                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_5/SRin                                                      RBB_6L        5  [TILE 0 0, RBB 10 6]          -     r            9983     {<SR>inst39: $auto$ff.cc:266:slice$1778 (FDR,site=bff)}                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                       RBB_6L        5  [TILE 0 0, RBB 10 6]       1270     r           11253                                                                                   
   clk                                                             Clock net    35          (fanout=333)      -2208                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            9045                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (not met):                         -7138ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2208ps
   - Clock uncertainty:                       150ps
   = Required time:                          4058ps
   - Propagation time:                       8900ps (49.2% logic, 50.8% route, logic stage 7)
   - Delay of the launching clock:           2296ps
   = Slack:                                 -7138ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       2296                     -                                                                                   
   RBB_6/CLK                                                       RBB_6L        6  [TILE 0 0, RBB 13 6]          -     r            2296                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/AQ                                                        RBB_6L        6  [TILE 0 0, RBB 13 6]        800     r            3096     {inst42: $auto$ff.cc:266:slice$1781 (FDR,site=aff)}                           
   counter[16]                                                     Net           9            (fanout=2)       1972                     -                                                                                   
   RBB_2/D5                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            5068                                                                                   
   RBB_2/DMUX                                                      RBB_6L        2   [TILE 0 0, RBB 1 6]       1039     r            6107     {inst6: $abc$2664$lut$aiger2663$101 (LUT,site=dluto)}                         
   $techmap2671$abc$2664$lut$aiger2663$105.A[4]                    Net          76            (fanout=1)        934                     -                                                                                   
   RBB_10/A5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7041                                                                                   
   RBB_10/A                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        765     r            7806     {inst7: $abc$2664$lut$aiger2663$105 (LUT,site=alut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[5]  Net          50            (fanout=1)        648                     -                                                                                   
   RBB_10/C6                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            8454                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        557     r            9011     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)        966                     -                                                                                   
   RBB_2/A6                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            9977                                                                                   
   RBB_2/SRout                                                     RBB_6L        2   [TILE 0 0, RBB 1 6]          2     r            9979                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_3/SRin                                                      RBB_6L        3   [TILE 0 0, RBB 4 6]          -     r            9979                                                                                   
   RBB_3/SRout                                                     RBB_6L        3   [TILE 0 0, RBB 4 6]          2     r            9981                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_4/SRin                                                      RBB_6L        4   [TILE 0 0, RBB 7 6]          -     r            9981                                                                                   
   RBB_4/SRout                                                     RBB_6L        4   [TILE 0 0, RBB 7 6]          2     r            9983                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_5/SRin                                                      RBB_6L        5  [TILE 0 0, RBB 10 6]          -     r            9983     {<SR>inst40: $auto$ff.cc:266:slice$1779 (FDR,site=cff)}                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                       RBB_6L        5  [TILE 0 0, RBB 10 6]       1213     r           11196                                                                                   
   clk                                                             Clock net    35          (fanout=333)      -2208                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            8988                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













