`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03.04.2020 17:53:00
// Design Name: 
// Module Name: logo_white
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module logo_white(input clock, input [6:0] currX, currY, output reg pixel);
    parameter STARTX = 0, ENDX = 95, LOGO_HEIGHT = 56, startY = 3;
    reg [6:0] index = 0, row = 0;
    wire [5376:1] logo;
    assign logo = 5376'h00000000000000000000000000000000000000000000001FFFF0000000001FF3FC000003FC1FE1FF000002AC1FC0FFC00006A81FF83FF00006A81F7C07FC0006A81E2803FF0003FC1C0007FFC00000180007F9E003FC180003E0F006A81C0001807806A81E000003F806A81C00000FF802AC1800001FFC03FC1800003FFC00001C00007FFC00001E28007FFC00001F7C003FFC00001FFE0013FC003E1F3E0001F800411E1E0100F800011CCE018FF8076119E600F3F008411BE60041E0082E1BE60000C008411BCE00070007611B9F011E0000011B3F03B0000041113E7FC000003E1198FF000000001BC1FC000000001FFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFE4000007FFFFFFE400000380000004000001F00000040000007C0000040000001F00000400000007C0000400000001F0000400000000FC0004000000001F00040000000007C0040000000001F00400000000007C0400000000001F04FFFE00000003C4810207FFFFFFE4810207FFFFFFE48102000000000481020000000004810207FFFFFC04800207FFFFFE0480020000000784000000000001C43FF8000000006440040000000064800200000000648002000000006480020000000064800200000000648002000000006400000000000064FFFE00000001C481020000000784810207FFFFFE04810207FFFFFC0481020000000004810200000000048002001F000C048002007F800E04000001E1C0030400000380E00184000006007000E40000060038006400000600180064000006000C0064000006000E006400000600070064000007000380E40000038001C184000001C000E304000000E0007E0400000060003C04000000000000000000000000000000000000000000000000000000000000000000000000000;
    always @ (posedge clock) begin
        if(currX >= STARTX && currX <= ENDX && currY >= startY && (currY - startY) < LOGO_HEIGHT) begin
            row = currY - startY; index = currX - STARTX;
            pixel = logo[5376 - row - index*LOGO_HEIGHT];
        end
        else begin pixel = 0; row = 0; index = 0; end
    end
endmodule