$date
	Thu Mar 06 09:44:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_IM_tb $end
$var wire 32 ! PC [31:0] $end
$var wire 32 " Instr [31:0] $end
$var reg 32 # PC_next [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module im_inst $end
$var wire 32 & PC [31:0] $end
$var reg 32 ' Instr [31:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 32 ( PC_next [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 32 ) PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
bx '
b0 &
1%
0$
bx #
bx "
b0 !
$end
#5
1$
#10
0$
0%
#15
bx !
bx &
bx )
1$
#20
0$
b100 #
b100 (
#25
b100 !
b100 &
b100 )
1$
#30
0$
b1000 #
b1000 (
#35
b1000 !
b1000 &
b1000 )
1$
#40
0$
b1100 #
b1100 (
#45
b1100 !
b1100 &
b1100 )
1$
#50
0$
b10000 #
b10000 (
#55
b10000 !
b10000 &
b10000 )
1$
#60
0$
