#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 17 18:29:58 2020
# Process ID: 8152
# Current directory: C:/Users/Adam/Downloads/INF1500/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10204 C:\Users\Adam\Downloads\INF1500\lab1\lab1.xpr
# Log file: C:/Users/Adam/Downloads/INF1500/lab1/vivado.log
# Journal file: C:/Users/Adam/Downloads/INF1500/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adam/Downloads/INF1500/lab1/lab1.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd]
export_ip_user_files -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -directory C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
source fullAdder4B_wrapper.tcl
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
open_bd_design {C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd}
close_bd_design [get_bd_designs fullAdder4B]
close_sim
launch_simulation
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
source fullAdder4B_wrapper.tcl
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/s} -radix bin {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/s} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
close_sim
generate_target Simulation [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd]
export_ip_user_files -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -directory C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
source fullAdder4B_wrapper.tcl
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
run 100 ns
close_sim
