{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584592133639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592133641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:28:53 2020 " "Processing started: Wed Mar 18 22:28:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592133641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592133641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592133641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584592133901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584592133901 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad05/ALU.v " "Can't analyze file -- file ../actividad05/ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592146300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_tb.v " "Can't analyze file -- file ALU_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592146301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria_tb.v " "Can't analyze file -- file memoria_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592146308 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "actividad06.v " "Can't analyze file -- file actividad06.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592146308 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "actividad06_tb.v " "Can't analyze file -- file actividad06_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592146309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferrom.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferrom " "Found entity 1: bufferrom" {  } { { "bufferrom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/bufferrom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferalu.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferalu " "Found entity 1: bufferalu" {  } { { "bufferalu.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/bufferalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "martes.v 1 1 " "Found 1 design units, including 1 entities, in source file martes.v" { { "Info" "ISGN_ENTITY_NAME" "1 martes " "Found entity 1: martes" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "martes_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file martes_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 martes_tb " "Found entity 1: martes_tb" {  } { { "martes_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "martes " "Elaborating entity \"martes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584592146383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM " "Elaborating entity \"rom\" for hierarchy \"rom:ROM\"" {  } { { "martes.v" "ROM" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592146398 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 127 rom.v(10) " "Verilog HDL warning at rom.v(10): number of words (40) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1584592146399 "|rom"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "isa rom.v(9) " "Verilog HDL warning at rom.v(9): initial value for variable isa should be constant" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1584592146399 "|rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isa 0 rom.v(5) " "Net \"isa\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1584592146400 "|rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferrom bufferrom:bufrom " "Elaborating entity \"bufferrom\" for hierarchy \"bufferrom:bufrom\"" {  } { { "martes.v" "bufrom" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592146400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592146414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1584592146414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "martes.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592146415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferalu bufferalu:bufalu " "Elaborating entity \"bufferalu\" for hierarchy \"bufferalu:bufalu\"" {  } { { "martes.v" "bufalu" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592146417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem\"" {  } { { "martes.v" "mem" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592146422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoria.v(11) " "Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584592146424 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoria.v(17) " "Inferred latch for \"dataOut\[0\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoria.v(17) " "Inferred latch for \"dataOut\[1\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoria.v(17) " "Inferred latch for \"dataOut\[2\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoria.v(17) " "Inferred latch for \"dataOut\[3\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoria.v(17) " "Inferred latch for \"dataOut\[4\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoria.v(17) " "Inferred latch for \"dataOut\[5\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoria.v(17) " "Inferred latch for \"dataOut\[6\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoria.v(17) " "Inferred latch for \"dataOut\[7\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146427 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] memoria.v(17) " "Inferred latch for \"dataOut\[8\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] memoria.v(17) " "Inferred latch for \"dataOut\[9\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] memoria.v(17) " "Inferred latch for \"dataOut\[10\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] memoria.v(17) " "Inferred latch for \"dataOut\[11\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] memoria.v(17) " "Inferred latch for \"dataOut\[12\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] memoria.v(17) " "Inferred latch for \"dataOut\[13\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] memoria.v(17) " "Inferred latch for \"dataOut\[14\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] memoria.v(17) " "Inferred latch for \"dataOut\[15\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[16\] memoria.v(17) " "Inferred latch for \"dataOut\[16\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[17\] memoria.v(17) " "Inferred latch for \"dataOut\[17\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[18\] memoria.v(17) " "Inferred latch for \"dataOut\[18\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[19\] memoria.v(17) " "Inferred latch for \"dataOut\[19\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146428 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[20\] memoria.v(17) " "Inferred latch for \"dataOut\[20\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[21\] memoria.v(17) " "Inferred latch for \"dataOut\[21\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[22\] memoria.v(17) " "Inferred latch for \"dataOut\[22\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[23\] memoria.v(17) " "Inferred latch for \"dataOut\[23\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[24\] memoria.v(17) " "Inferred latch for \"dataOut\[24\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[25\] memoria.v(17) " "Inferred latch for \"dataOut\[25\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[26\] memoria.v(17) " "Inferred latch for \"dataOut\[26\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[27\] memoria.v(17) " "Inferred latch for \"dataOut\[27\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[28\] memoria.v(17) " "Inferred latch for \"dataOut\[28\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[29\] memoria.v(17) " "Inferred latch for \"dataOut\[29\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[30\] memoria.v(17) " "Inferred latch for \"dataOut\[30\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[31\] memoria.v(17) " "Inferred latch for \"dataOut\[31\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146429 "|martes|memoria:mem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[31\] " "Net \"res\[31\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[31\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[30\] " "Net \"res\[30\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[30\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[29\] " "Net \"res\[29\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[29\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[28\] " "Net \"res\[28\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[28\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[27\] " "Net \"res\[27\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[27\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[26\] " "Net \"res\[26\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[26\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[25\] " "Net \"res\[25\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[25\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[24\] " "Net \"res\[24\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[24\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[23\] " "Net \"res\[23\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[23\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[22\] " "Net \"res\[22\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[22\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[21\] " "Net \"res\[21\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[21\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[20\] " "Net \"res\[20\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[20\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[19\] " "Net \"res\[19\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[19\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[18\] " "Net \"res\[18\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[18\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[17\] " "Net \"res\[17\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[17\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[16\] " "Net \"res\[16\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[16\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[15\] " "Net \"res\[15\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[15\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[14\] " "Net \"res\[14\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[14\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[13\] " "Net \"res\[13\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[13\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[12\] " "Net \"res\[12\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[12\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[11\] " "Net \"res\[11\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[11\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[10\] " "Net \"res\[10\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[10\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[9\] " "Net \"res\[9\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[9\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[8\] " "Net \"res\[8\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[8\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146459 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1584592146459 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[31\] " "Net \"res\[31\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[31\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[30\] " "Net \"res\[30\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[30\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[29\] " "Net \"res\[29\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[29\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[28\] " "Net \"res\[28\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[28\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[27\] " "Net \"res\[27\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[27\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[26\] " "Net \"res\[26\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[26\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[25\] " "Net \"res\[25\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[25\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[24\] " "Net \"res\[24\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[24\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[23\] " "Net \"res\[23\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[23\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[22\] " "Net \"res\[22\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[22\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[21\] " "Net \"res\[21\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[21\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[20\] " "Net \"res\[20\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[20\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[19\] " "Net \"res\[19\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[19\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[18\] " "Net \"res\[18\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[18\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[17\] " "Net \"res\[17\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[17\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[16\] " "Net \"res\[16\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[16\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[15\] " "Net \"res\[15\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[15\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[14\] " "Net \"res\[14\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[14\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[13\] " "Net \"res\[13\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[13\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[12\] " "Net \"res\[12\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[12\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[11\] " "Net \"res\[11\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[11\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[10\] " "Net \"res\[10\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[10\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[9\] " "Net \"res\[9\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[9\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[8\] " "Net \"res\[8\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[8\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146460 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1584592146460 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[31\] " "Net \"res\[31\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[31\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[30\] " "Net \"res\[30\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[30\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[29\] " "Net \"res\[29\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[29\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[28\] " "Net \"res\[28\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[28\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[27\] " "Net \"res\[27\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[27\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[26\] " "Net \"res\[26\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[26\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[25\] " "Net \"res\[25\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[25\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[24\] " "Net \"res\[24\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[24\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[23\] " "Net \"res\[23\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[23\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[22\] " "Net \"res\[22\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[22\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[21\] " "Net \"res\[21\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[21\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[20\] " "Net \"res\[20\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[20\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[19\] " "Net \"res\[19\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[19\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[18\] " "Net \"res\[18\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[18\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[17\] " "Net \"res\[17\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[17\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[16\] " "Net \"res\[16\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[16\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[15\] " "Net \"res\[15\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[15\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[14\] " "Net \"res\[14\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[14\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[13\] " "Net \"res\[13\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[13\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[12\] " "Net \"res\[12\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[12\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[11\] " "Net \"res\[11\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[11\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[10\] " "Net \"res\[10\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[10\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[9\] " "Net \"res\[9\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[9\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[8\] " "Net \"res\[8\]\" is missing source, defaulting to GND" {  } { { "martes.v" "res\[8\]" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1584592146461 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1584592146461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1584592146737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[0\] GND " "Pin \"dataOut\[0\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[4\] GND " "Pin \"dataOut\[4\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[5\] GND " "Pin \"dataOut\[5\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[6\] GND " "Pin \"dataOut\[6\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[7\] GND " "Pin \"dataOut\[7\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[8\] GND " "Pin \"dataOut\[8\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[9\] GND " "Pin \"dataOut\[9\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[10\] GND " "Pin \"dataOut\[10\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[11\] GND " "Pin \"dataOut\[11\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[12\] GND " "Pin \"dataOut\[12\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[13\] GND " "Pin \"dataOut\[13\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[14\] GND " "Pin \"dataOut\[14\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[15\] GND " "Pin \"dataOut\[15\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[16\] GND " "Pin \"dataOut\[16\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[17\] GND " "Pin \"dataOut\[17\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[18\] GND " "Pin \"dataOut\[18\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[19\] GND " "Pin \"dataOut\[19\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[20\] GND " "Pin \"dataOut\[20\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[21\] GND " "Pin \"dataOut\[21\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[22\] GND " "Pin \"dataOut\[22\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[23\] GND " "Pin \"dataOut\[23\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[24\] GND " "Pin \"dataOut\[24\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[25\] GND " "Pin \"dataOut\[25\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[26\] GND " "Pin \"dataOut\[26\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[27\] GND " "Pin \"dataOut\[27\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[28\] GND " "Pin \"dataOut\[28\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[29\] GND " "Pin \"dataOut\[29\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[30\] GND " "Pin \"dataOut\[30\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[31\] GND " "Pin \"dataOut\[31\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|dataOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zeroFlag VCC " "Pin \"zeroFlag\" is stuck at VCC" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592146749 "|martes|zeroFlag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584592146749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584592146755 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[0\] " "No output dependent on input pin \"dir\[0\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[1\] " "No output dependent on input pin \"dir\[1\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[2\] " "No output dependent on input pin \"dir\[2\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[3\] " "No output dependent on input pin \"dir\[3\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[4\] " "No output dependent on input pin \"dir\[4\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[5\] " "No output dependent on input pin \"dir\[5\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[6\] " "No output dependent on input pin \"dir\[6\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592146759 "|martes|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1584592146759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584592146760 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584592146760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584592146760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592146828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:06 2020 " "Processing ended: Wed Mar 18 22:29:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592146828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592146828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592146828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592146828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1584592148161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592148162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:29:07 2020 " "Processing started: Wed Mar 18 22:29:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592148162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584592148162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584592148162 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1584592148230 ""}
{ "Info" "0" "" "Project  = actividad07" {  } {  } 0 0 "Project  = actividad07" 0 0 "Fitter" 0 0 1584592148231 ""}
{ "Info" "0" "" "Revision = actividad06" {  } {  } 0 0 "Revision = actividad06" 0 0 "Fitter" 0 0 1584592148231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1584592148284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1584592148284 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "actividad06 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design actividad06" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1584592149262 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1584592149262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584592149384 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584592149390 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C4 " "Device 5M160ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584592149463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C4 " "Device 5M240ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584592149463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C4 " "Device 5M570ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584592149463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1584592149463 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1584592149469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad06.sdc " "Synopsys Design Constraints File file not found: 'actividad06.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1584592149517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1584592149517 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1584592149518 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1584592149519 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1584592149520 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1584592149520 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1584592149521 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1584592149521 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584592149522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584592149523 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1584592149524 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1584592149526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1584592149528 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1584592149535 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1584592149539 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1584592149539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1584592149539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584592149539 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 9 33 0 " "Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 9 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1584592149540 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1584592149540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1584592149540 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1584592149540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1584592149540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1584592149540 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1584592149540 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584592149548 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1584592149553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584592149688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584592149700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584592149702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584592149738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584592149738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584592149744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/jorozco/Documentos/semArq/actividad07/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1584592149815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584592149815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1584592149820 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1584592149820 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584592149820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584592149821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1584592149834 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584592149843 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1584592149856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/actividad07/output_files/actividad06.fit.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/actividad07/output_files/actividad06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584592149894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592149908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:09 2020 " "Processing ended: Wed Mar 18 22:29:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592149908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592149908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592149908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584592149908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584592151298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592151299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:29:11 2020 " "Processing started: Wed Mar 18 22:29:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592151299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584592151299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584592151300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1584592151576 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1584592151602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584592151607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592151724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:11 2020 " "Processing ended: Wed Mar 18 22:29:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592151724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592151724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592151724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584592151724 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584592151922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584592153072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592153073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:29:12 2020 " "Processing started: Wed Mar 18 22:29:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592153073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1584592153073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta actividad07 -c actividad06 " "Command: quartus_sta actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584592153074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1584592153157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1584592153261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1584592153261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584592153472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584592153511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad06.sdc " "Synopsys Design Constraints File file not found: 'actividad06.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1584592153533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1584592153533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1584592153534 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1584592153534 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1584592153535 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1584592153538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153540 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1584592153541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584592153545 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1584592153546 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584592153550 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584592153550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592153565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:13 2020 " "Processing ended: Wed Mar 18 22:29:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592153565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592153565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592153565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1584592153565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1584592154996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592154998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:29:14 2020 " "Processing started: Wed Mar 18 22:29:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592154998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1584592154998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1584592154998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1584592155337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "actividad06.vo /home/jorozco/Documentos/semArq/actividad07/simulation/modelsim/ simulation " "Generated file actividad06.vo in folder \"/home/jorozco/Documentos/semArq/actividad07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584592155349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592155365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:15 2020 " "Processing ended: Wed Mar 18 22:29:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592155365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592155365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592155365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1584592155365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1584592155548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584592171503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592171503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:29:31 2020 " "Processing started: Wed Mar 18 22:29:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592171503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584592171503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp actividad07 -c actividad06 --netlist_type=sgate " "Command: quartus_npp actividad07 -c actividad06 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584592171503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1584592171619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592171643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:29:31 2020 " "Processing ended: Wed Mar 18 22:29:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592171643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592171643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592171643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584592171643 ""}
