
ECSE444_Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040d4  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08004290  08004290  00014290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042dc  080042dc  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  080042dc  080042dc  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042dc  080042dc  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042dc  080042dc  000142dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042e0  080042e0  000142e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  080042e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  2000020c  080044f0  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  080044f0  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000ab0e  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0000fef1  00000000  00000000  0002ad4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000233b  00000000  00000000  0003ac3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000c08  00000000  00000000  0003cf78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00105281  00000000  00000000  0003db80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000b00  00000000  00000000  00142e08  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00029cb0  00000000  00000000  00143908  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  0016d5b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  0016d6a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000341f  00000000  00000000  00170978  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000020c 	.word	0x2000020c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08004278 	.word	0x08004278

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000210 	.word	0x20000210
 80001f8:	08004278 	.word	0x08004278

080001fc <kalman>:
	.text
	.global kalman
	// .global update

kalman:
	PUSH {R0-R5}
 80001fc:	b43f      	push	{r0, r1, r2, r3, r4, r5}
	VPUSH.F32 {S0-S5}
 80001fe:	ed2d 0a06 	vpush	{s0-s5}
	MOV R3, R0
 8000202:	1c03      	adds	r3, r0, #0
	MOV R4, R1
 8000204:	1c0c      	adds	r4, r1, #0
	VLDR.F32 S1, [R3]
 8000206:	edd3 0a00 	vldr	s1, [r3]
	VLDR.F32 S2, [R3,#4]
 800020a:	ed93 1a01 	vldr	s2, [r3, #4]
	VLDR.F32 S3, [R3,#8]
 800020e:	edd3 1a02 	vldr	s3, [r3, #8]
	VLDR.F32 S4, [R3, #12]
 8000212:	ed93 2a03 	vldr	s4, [r3, #12]
	VLDR.F32 S5, [R3, #16]
 8000216:	edd3 2a04 	vldr	s5, [r3, #16]
	MOV R5, #0x0FF
 800021a:	25ff      	movs	r5, #255	; 0xff
	VMOV.F32 S10, R5
 800021c:	ee05 5a10 	vmov	s10, r5
	B update
 8000220:	e000      	b.n	8000224 <update>

08000222 <check>:

check:
	B done
 8000222:	e01b      	b.n	800025c <done>

08000224 <update>:

update:
	// 1 bit sign, 8 bit exp, 23 BIT MANTISSA
	VADD.F32 S4, S4, S1 // P = P + Q
 8000224:	ee32 2a20 	vadd.f32	s4, s4, s1
	VADD.F32 S6, S4, S2 // TEMP = P+R
 8000228:	ee32 3a01 	vadd.f32	s6, s4, s2
	VCMP.F32 S6, #0 //if P+R = 0 end
 800022c:	eeb5 3a40 	vcmp.f32	s6, #0.0
	BEQ check
 8000230:	d0f7      	beq.n	8000222 <check>
	VDIV.F32 S5, S4, S6 // K = P/TEMP
 8000232:	eec2 2a03 	vdiv.f32	s5, s4, s6
	VSUB.F32 S7, S0, S3 // MEASUREMENT - X
 8000236:	ee70 3a61 	vsub.f32	s7, s0, s3
	VCMP.F32 S7,  S10// overflow check
 800023a:	eef4 3a45 	vcmp.f32	s7, s10
	BEQ done
 800023e:	d00d      	beq.n	800025c <done>
	VMUL.F32 S8, S5, S7 // K * (MEASUREMENT - X)
 8000240:	ee22 4aa3 	vmul.f32	s8, s5, s7
	VCMP.F32 S8,  S10// overflow check
 8000244:	eeb4 4a45 	vcmp.f32	s8, s10
	BEQ done
 8000248:	d008      	beq.n	800025c <done>
	VADD.F32 S3, S3, S8 // X = X + K*(MEASUREMENT - X)
 800024a:	ee71 1a84 	vadd.f32	s3, s3, s8
	VCMP.F32 S3,  S10// overflow check
 800024e:	eef4 1a45 	vcmp.f32	s3, s10
	BEQ done
 8000252:	d003      	beq.n	800025c <done>
	VMUL.F32 S9, S4, S5 //PK
 8000254:	ee62 4a22 	vmul.f32	s9, s4, s5
	VSUB.F32 S4, S4, S9 // P - PK = P
 8000258:	ee32 2a64 	vsub.f32	s4, s4, s9

0800025c <done>:

done:
	// VSTR.F32 S3, [R1]
	VSTR.F32 S1, [R3]
 800025c:	edc3 0a00 	vstr	s1, [r3]
	VSTR.F32 S2, [R3, #4]
 8000260:	ed83 1a01 	vstr	s2, [r3, #4]
	VSTR.F32 S3, [R3, #8]
 8000264:	edc3 1a02 	vstr	s3, [r3, #8]
	VSTR.F32 S4, [R3, #12]
 8000268:	ed83 2a03 	vstr	s4, [r3, #12]
	VSTR.F32 S5, [R3, #16]
 800026c:	edc3 2a04 	vstr	s5, [r3, #16]

	//POP {R0-R5}
	//VPOP.F32 {S0-S5}
	BX LR
 8000270:	4770      	bx	lr
	...

08000274 <__aeabi_drsub>:
 8000274:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000278:	e002      	b.n	8000280 <__adddf3>
 800027a:	bf00      	nop

0800027c <__aeabi_dsub>:
 800027c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000280 <__adddf3>:
 8000280:	b530      	push	{r4, r5, lr}
 8000282:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000286:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028a:	ea94 0f05 	teq	r4, r5
 800028e:	bf08      	it	eq
 8000290:	ea90 0f02 	teqeq	r0, r2
 8000294:	bf1f      	itttt	ne
 8000296:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a6:	f000 80e2 	beq.w	800046e <__adddf3+0x1ee>
 80002aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b2:	bfb8      	it	lt
 80002b4:	426d      	neglt	r5, r5
 80002b6:	dd0c      	ble.n	80002d2 <__adddf3+0x52>
 80002b8:	442c      	add	r4, r5
 80002ba:	ea80 0202 	eor.w	r2, r0, r2
 80002be:	ea81 0303 	eor.w	r3, r1, r3
 80002c2:	ea82 0000 	eor.w	r0, r2, r0
 80002c6:	ea83 0101 	eor.w	r1, r3, r1
 80002ca:	ea80 0202 	eor.w	r2, r0, r2
 80002ce:	ea81 0303 	eor.w	r3, r1, r3
 80002d2:	2d36      	cmp	r5, #54	; 0x36
 80002d4:	bf88      	it	hi
 80002d6:	bd30      	pophi	{r4, r5, pc}
 80002d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e8:	d002      	beq.n	80002f0 <__adddf3+0x70>
 80002ea:	4240      	negs	r0, r0
 80002ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x84>
 80002fe:	4252      	negs	r2, r2
 8000300:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000304:	ea94 0f05 	teq	r4, r5
 8000308:	f000 80a7 	beq.w	800045a <__adddf3+0x1da>
 800030c:	f1a4 0401 	sub.w	r4, r4, #1
 8000310:	f1d5 0e20 	rsbs	lr, r5, #32
 8000314:	db0d      	blt.n	8000332 <__adddf3+0xb2>
 8000316:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031a:	fa22 f205 	lsr.w	r2, r2, r5
 800031e:	1880      	adds	r0, r0, r2
 8000320:	f141 0100 	adc.w	r1, r1, #0
 8000324:	fa03 f20e 	lsl.w	r2, r3, lr
 8000328:	1880      	adds	r0, r0, r2
 800032a:	fa43 f305 	asr.w	r3, r3, r5
 800032e:	4159      	adcs	r1, r3
 8000330:	e00e      	b.n	8000350 <__adddf3+0xd0>
 8000332:	f1a5 0520 	sub.w	r5, r5, #32
 8000336:	f10e 0e20 	add.w	lr, lr, #32
 800033a:	2a01      	cmp	r2, #1
 800033c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000340:	bf28      	it	cs
 8000342:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	18c0      	adds	r0, r0, r3
 800034c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000350:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000354:	d507      	bpl.n	8000366 <__adddf3+0xe6>
 8000356:	f04f 0e00 	mov.w	lr, #0
 800035a:	f1dc 0c00 	rsbs	ip, ip, #0
 800035e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000362:	eb6e 0101 	sbc.w	r1, lr, r1
 8000366:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800036a:	d31b      	bcc.n	80003a4 <__adddf3+0x124>
 800036c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000370:	d30c      	bcc.n	800038c <__adddf3+0x10c>
 8000372:	0849      	lsrs	r1, r1, #1
 8000374:	ea5f 0030 	movs.w	r0, r0, rrx
 8000378:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800037c:	f104 0401 	add.w	r4, r4, #1
 8000380:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000384:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000388:	f080 809a 	bcs.w	80004c0 <__adddf3+0x240>
 800038c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000390:	bf08      	it	eq
 8000392:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000396:	f150 0000 	adcs.w	r0, r0, #0
 800039a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039e:	ea41 0105 	orr.w	r1, r1, r5
 80003a2:	bd30      	pop	{r4, r5, pc}
 80003a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a8:	4140      	adcs	r0, r0
 80003aa:	eb41 0101 	adc.w	r1, r1, r1
 80003ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b2:	f1a4 0401 	sub.w	r4, r4, #1
 80003b6:	d1e9      	bne.n	800038c <__adddf3+0x10c>
 80003b8:	f091 0f00 	teq	r1, #0
 80003bc:	bf04      	itt	eq
 80003be:	4601      	moveq	r1, r0
 80003c0:	2000      	moveq	r0, #0
 80003c2:	fab1 f381 	clz	r3, r1
 80003c6:	bf08      	it	eq
 80003c8:	3320      	addeq	r3, #32
 80003ca:	f1a3 030b 	sub.w	r3, r3, #11
 80003ce:	f1b3 0220 	subs.w	r2, r3, #32
 80003d2:	da0c      	bge.n	80003ee <__adddf3+0x16e>
 80003d4:	320c      	adds	r2, #12
 80003d6:	dd08      	ble.n	80003ea <__adddf3+0x16a>
 80003d8:	f102 0c14 	add.w	ip, r2, #20
 80003dc:	f1c2 020c 	rsb	r2, r2, #12
 80003e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e4:	fa21 f102 	lsr.w	r1, r1, r2
 80003e8:	e00c      	b.n	8000404 <__adddf3+0x184>
 80003ea:	f102 0214 	add.w	r2, r2, #20
 80003ee:	bfd8      	it	le
 80003f0:	f1c2 0c20 	rsble	ip, r2, #32
 80003f4:	fa01 f102 	lsl.w	r1, r1, r2
 80003f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003fc:	bfdc      	itt	le
 80003fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000402:	4090      	lslle	r0, r2
 8000404:	1ae4      	subs	r4, r4, r3
 8000406:	bfa2      	ittt	ge
 8000408:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800040c:	4329      	orrge	r1, r5
 800040e:	bd30      	popge	{r4, r5, pc}
 8000410:	ea6f 0404 	mvn.w	r4, r4
 8000414:	3c1f      	subs	r4, #31
 8000416:	da1c      	bge.n	8000452 <__adddf3+0x1d2>
 8000418:	340c      	adds	r4, #12
 800041a:	dc0e      	bgt.n	800043a <__adddf3+0x1ba>
 800041c:	f104 0414 	add.w	r4, r4, #20
 8000420:	f1c4 0220 	rsb	r2, r4, #32
 8000424:	fa20 f004 	lsr.w	r0, r0, r4
 8000428:	fa01 f302 	lsl.w	r3, r1, r2
 800042c:	ea40 0003 	orr.w	r0, r0, r3
 8000430:	fa21 f304 	lsr.w	r3, r1, r4
 8000434:	ea45 0103 	orr.w	r1, r5, r3
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f1c4 040c 	rsb	r4, r4, #12
 800043e:	f1c4 0220 	rsb	r2, r4, #32
 8000442:	fa20 f002 	lsr.w	r0, r0, r2
 8000446:	fa01 f304 	lsl.w	r3, r1, r4
 800044a:	ea40 0003 	orr.w	r0, r0, r3
 800044e:	4629      	mov	r1, r5
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	fa21 f004 	lsr.w	r0, r1, r4
 8000456:	4629      	mov	r1, r5
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f094 0f00 	teq	r4, #0
 800045e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000462:	bf06      	itte	eq
 8000464:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000468:	3401      	addeq	r4, #1
 800046a:	3d01      	subne	r5, #1
 800046c:	e74e      	b.n	800030c <__adddf3+0x8c>
 800046e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000472:	bf18      	it	ne
 8000474:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000478:	d029      	beq.n	80004ce <__adddf3+0x24e>
 800047a:	ea94 0f05 	teq	r4, r5
 800047e:	bf08      	it	eq
 8000480:	ea90 0f02 	teqeq	r0, r2
 8000484:	d005      	beq.n	8000492 <__adddf3+0x212>
 8000486:	ea54 0c00 	orrs.w	ip, r4, r0
 800048a:	bf04      	itt	eq
 800048c:	4619      	moveq	r1, r3
 800048e:	4610      	moveq	r0, r2
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea91 0f03 	teq	r1, r3
 8000496:	bf1e      	ittt	ne
 8000498:	2100      	movne	r1, #0
 800049a:	2000      	movne	r0, #0
 800049c:	bd30      	popne	{r4, r5, pc}
 800049e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a2:	d105      	bne.n	80004b0 <__adddf3+0x230>
 80004a4:	0040      	lsls	r0, r0, #1
 80004a6:	4149      	adcs	r1, r1
 80004a8:	bf28      	it	cs
 80004aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b4:	bf3c      	itt	cc
 80004b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004ba:	bd30      	popcc	{r4, r5, pc}
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c8:	f04f 0000 	mov.w	r0, #0
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d2:	bf1a      	itte	ne
 80004d4:	4619      	movne	r1, r3
 80004d6:	4610      	movne	r0, r2
 80004d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004dc:	bf1c      	itt	ne
 80004de:	460b      	movne	r3, r1
 80004e0:	4602      	movne	r2, r0
 80004e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e6:	bf06      	itte	eq
 80004e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004ec:	ea91 0f03 	teqeq	r1, r3
 80004f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	bf00      	nop

080004f8 <__aeabi_ui2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f04f 0500 	mov.w	r5, #0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e750      	b.n	80003b8 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_i2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000530:	bf48      	it	mi
 8000532:	4240      	negmi	r0, r0
 8000534:	f04f 0100 	mov.w	r1, #0
 8000538:	e73e      	b.n	80003b8 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_f2d>:
 800053c:	0042      	lsls	r2, r0, #1
 800053e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000542:	ea4f 0131 	mov.w	r1, r1, rrx
 8000546:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054a:	bf1f      	itttt	ne
 800054c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000550:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000554:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000558:	4770      	bxne	lr
 800055a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055e:	bf08      	it	eq
 8000560:	4770      	bxeq	lr
 8000562:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000566:	bf04      	itt	eq
 8000568:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000574:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000578:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800057c:	e71c      	b.n	80003b8 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_ul2d>:
 8000580:	ea50 0201 	orrs.w	r2, r0, r1
 8000584:	bf08      	it	eq
 8000586:	4770      	bxeq	lr
 8000588:	b530      	push	{r4, r5, lr}
 800058a:	f04f 0500 	mov.w	r5, #0
 800058e:	e00a      	b.n	80005a6 <__aeabi_l2d+0x16>

08000590 <__aeabi_l2d>:
 8000590:	ea50 0201 	orrs.w	r2, r0, r1
 8000594:	bf08      	it	eq
 8000596:	4770      	bxeq	lr
 8000598:	b530      	push	{r4, r5, lr}
 800059a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059e:	d502      	bpl.n	80005a6 <__aeabi_l2d+0x16>
 80005a0:	4240      	negs	r0, r0
 80005a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b2:	f43f aed8 	beq.w	8000366 <__adddf3+0xe6>
 80005b6:	f04f 0203 	mov.w	r2, #3
 80005ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005be:	bf18      	it	ne
 80005c0:	3203      	addne	r2, #3
 80005c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c6:	bf18      	it	ne
 80005c8:	3203      	addne	r2, #3
 80005ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ce:	f1c2 0320 	rsb	r3, r2, #32
 80005d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d6:	fa20 f002 	lsr.w	r0, r0, r2
 80005da:	fa01 fe03 	lsl.w	lr, r1, r3
 80005de:	ea40 000e 	orr.w	r0, r0, lr
 80005e2:	fa21 f102 	lsr.w	r1, r1, r2
 80005e6:	4414      	add	r4, r2
 80005e8:	e6bd      	b.n	8000366 <__adddf3+0xe6>
 80005ea:	bf00      	nop

080005ec <__aeabi_dmul>:
 80005ec:	b570      	push	{r4, r5, r6, lr}
 80005ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fa:	bf1d      	ittte	ne
 80005fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000600:	ea94 0f0c 	teqne	r4, ip
 8000604:	ea95 0f0c 	teqne	r5, ip
 8000608:	f000 f8de 	bleq	80007c8 <__aeabi_dmul+0x1dc>
 800060c:	442c      	add	r4, r5
 800060e:	ea81 0603 	eor.w	r6, r1, r3
 8000612:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000616:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061e:	bf18      	it	ne
 8000620:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800062c:	d038      	beq.n	80006a0 <__aeabi_dmul+0xb4>
 800062e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000632:	f04f 0500 	mov.w	r5, #0
 8000636:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000642:	f04f 0600 	mov.w	r6, #0
 8000646:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064a:	f09c 0f00 	teq	ip, #0
 800064e:	bf18      	it	ne
 8000650:	f04e 0e01 	orrne.w	lr, lr, #1
 8000654:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000658:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800065c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000660:	d204      	bcs.n	800066c <__aeabi_dmul+0x80>
 8000662:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000666:	416d      	adcs	r5, r5
 8000668:	eb46 0606 	adc.w	r6, r6, r6
 800066c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000670:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000674:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000678:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800067c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000680:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000684:	bf88      	it	hi
 8000686:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068a:	d81e      	bhi.n	80006ca <__aeabi_dmul+0xde>
 800068c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000690:	bf08      	it	eq
 8000692:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000696:	f150 0000 	adcs.w	r0, r0, #0
 800069a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a4:	ea46 0101 	orr.w	r1, r6, r1
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	ea81 0103 	eor.w	r1, r1, r3
 80006b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b4:	bfc2      	ittt	gt
 80006b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006be:	bd70      	popgt	{r4, r5, r6, pc}
 80006c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c4:	f04f 0e00 	mov.w	lr, #0
 80006c8:	3c01      	subs	r4, #1
 80006ca:	f300 80ab 	bgt.w	8000824 <__aeabi_dmul+0x238>
 80006ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d2:	bfde      	ittt	le
 80006d4:	2000      	movle	r0, #0
 80006d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006da:	bd70      	pople	{r4, r5, r6, pc}
 80006dc:	f1c4 0400 	rsb	r4, r4, #0
 80006e0:	3c20      	subs	r4, #32
 80006e2:	da35      	bge.n	8000750 <__aeabi_dmul+0x164>
 80006e4:	340c      	adds	r4, #12
 80006e6:	dc1b      	bgt.n	8000720 <__aeabi_dmul+0x134>
 80006e8:	f104 0414 	add.w	r4, r4, #20
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f305 	lsl.w	r3, r0, r5
 80006f4:	fa20 f004 	lsr.w	r0, r0, r4
 80006f8:	fa01 f205 	lsl.w	r2, r1, r5
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000704:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	fa21 f604 	lsr.w	r6, r1, r4
 8000710:	eb42 0106 	adc.w	r1, r2, r6
 8000714:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000718:	bf08      	it	eq
 800071a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071e:	bd70      	pop	{r4, r5, r6, pc}
 8000720:	f1c4 040c 	rsb	r4, r4, #12
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f304 	lsl.w	r3, r0, r4
 800072c:	fa20 f005 	lsr.w	r0, r0, r5
 8000730:	fa01 f204 	lsl.w	r2, r1, r4
 8000734:	ea40 0002 	orr.w	r0, r0, r2
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	f141 0100 	adc.w	r1, r1, #0
 8000744:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000748:	bf08      	it	eq
 800074a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074e:	bd70      	pop	{r4, r5, r6, pc}
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f205 	lsl.w	r2, r0, r5
 8000758:	ea4e 0e02 	orr.w	lr, lr, r2
 800075c:	fa20 f304 	lsr.w	r3, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea43 0302 	orr.w	r3, r3, r2
 8000768:	fa21 f004 	lsr.w	r0, r1, r4
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	fa21 f204 	lsr.w	r2, r1, r4
 8000774:	ea20 0002 	bic.w	r0, r0, r2
 8000778:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f094 0f00 	teq	r4, #0
 800078c:	d10f      	bne.n	80007ae <__aeabi_dmul+0x1c2>
 800078e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000792:	0040      	lsls	r0, r0, #1
 8000794:	eb41 0101 	adc.w	r1, r1, r1
 8000798:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800079c:	bf08      	it	eq
 800079e:	3c01      	subeq	r4, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1a6>
 80007a2:	ea41 0106 	orr.w	r1, r1, r6
 80007a6:	f095 0f00 	teq	r5, #0
 80007aa:	bf18      	it	ne
 80007ac:	4770      	bxne	lr
 80007ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b2:	0052      	lsls	r2, r2, #1
 80007b4:	eb43 0303 	adc.w	r3, r3, r3
 80007b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3d01      	subeq	r5, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1c6>
 80007c2:	ea43 0306 	orr.w	r3, r3, r6
 80007c6:	4770      	bx	lr
 80007c8:	ea94 0f0c 	teq	r4, ip
 80007cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d0:	bf18      	it	ne
 80007d2:	ea95 0f0c 	teqne	r5, ip
 80007d6:	d00c      	beq.n	80007f2 <__aeabi_dmul+0x206>
 80007d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007dc:	bf18      	it	ne
 80007de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e2:	d1d1      	bne.n	8000788 <__aeabi_dmul+0x19c>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f6:	bf06      	itte	eq
 80007f8:	4610      	moveq	r0, r2
 80007fa:	4619      	moveq	r1, r3
 80007fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000800:	d019      	beq.n	8000836 <__aeabi_dmul+0x24a>
 8000802:	ea94 0f0c 	teq	r4, ip
 8000806:	d102      	bne.n	800080e <__aeabi_dmul+0x222>
 8000808:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800080c:	d113      	bne.n	8000836 <__aeabi_dmul+0x24a>
 800080e:	ea95 0f0c 	teq	r5, ip
 8000812:	d105      	bne.n	8000820 <__aeabi_dmul+0x234>
 8000814:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000818:	bf1c      	itt	ne
 800081a:	4610      	movne	r0, r2
 800081c:	4619      	movne	r1, r3
 800081e:	d10a      	bne.n	8000836 <__aeabi_dmul+0x24a>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083e:	bd70      	pop	{r4, r5, r6, pc}

08000840 <__aeabi_ddiv>:
 8000840:	b570      	push	{r4, r5, r6, lr}
 8000842:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000846:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084e:	bf1d      	ittte	ne
 8000850:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000854:	ea94 0f0c 	teqne	r4, ip
 8000858:	ea95 0f0c 	teqne	r5, ip
 800085c:	f000 f8a7 	bleq	80009ae <__aeabi_ddiv+0x16e>
 8000860:	eba4 0405 	sub.w	r4, r4, r5
 8000864:	ea81 0e03 	eor.w	lr, r1, r3
 8000868:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800086c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000870:	f000 8088 	beq.w	8000984 <__aeabi_ddiv+0x144>
 8000874:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000878:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800087c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000880:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000884:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000888:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800088c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000890:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000894:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000898:	429d      	cmp	r5, r3
 800089a:	bf08      	it	eq
 800089c:	4296      	cmpeq	r6, r2
 800089e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a6:	d202      	bcs.n	80008ae <__aeabi_ddiv+0x6e>
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	1ab6      	subs	r6, r6, r2
 80008b0:	eb65 0503 	sbc.w	r5, r5, r3
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ca:	bf22      	ittt	cs
 80008cc:	1ab6      	subcs	r6, r6, r2
 80008ce:	4675      	movcs	r5, lr
 80008d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	ebb6 0e02 	subs.w	lr, r6, r2
 80008de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e2:	bf22      	ittt	cs
 80008e4:	1ab6      	subcs	r6, r6, r2
 80008e6:	4675      	movcs	r5, lr
 80008e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fa:	bf22      	ittt	cs
 80008fc:	1ab6      	subcs	r6, r6, r2
 80008fe:	4675      	movcs	r5, lr
 8000900:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	ebb6 0e02 	subs.w	lr, r6, r2
 800090e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000912:	bf22      	ittt	cs
 8000914:	1ab6      	subcs	r6, r6, r2
 8000916:	4675      	movcs	r5, lr
 8000918:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800091c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000920:	d018      	beq.n	8000954 <__aeabi_ddiv+0x114>
 8000922:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000926:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000932:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000936:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093e:	d1c0      	bne.n	80008c2 <__aeabi_ddiv+0x82>
 8000940:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000944:	d10b      	bne.n	800095e <__aeabi_ddiv+0x11e>
 8000946:	ea41 0100 	orr.w	r1, r1, r0
 800094a:	f04f 0000 	mov.w	r0, #0
 800094e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000952:	e7b6      	b.n	80008c2 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	bf04      	itt	eq
 800095a:	4301      	orreq	r1, r0
 800095c:	2000      	moveq	r0, #0
 800095e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000962:	bf88      	it	hi
 8000964:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000968:	f63f aeaf 	bhi.w	80006ca <__aeabi_dmul+0xde>
 800096c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000970:	bf04      	itt	eq
 8000972:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000976:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097a:	f150 0000 	adcs.w	r0, r0, #0
 800097e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000982:	bd70      	pop	{r4, r5, r6, pc}
 8000984:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000988:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800098c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000990:	bfc2      	ittt	gt
 8000992:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000996:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099a:	bd70      	popgt	{r4, r5, r6, pc}
 800099c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a0:	f04f 0e00 	mov.w	lr, #0
 80009a4:	3c01      	subs	r4, #1
 80009a6:	e690      	b.n	80006ca <__aeabi_dmul+0xde>
 80009a8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ac:	e68d      	b.n	80006ca <__aeabi_dmul+0xde>
 80009ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b2:	ea94 0f0c 	teq	r4, ip
 80009b6:	bf08      	it	eq
 80009b8:	ea95 0f0c 	teqeq	r5, ip
 80009bc:	f43f af3b 	beq.w	8000836 <__aeabi_dmul+0x24a>
 80009c0:	ea94 0f0c 	teq	r4, ip
 80009c4:	d10a      	bne.n	80009dc <__aeabi_ddiv+0x19c>
 80009c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ca:	f47f af34 	bne.w	8000836 <__aeabi_dmul+0x24a>
 80009ce:	ea95 0f0c 	teq	r5, ip
 80009d2:	f47f af25 	bne.w	8000820 <__aeabi_dmul+0x234>
 80009d6:	4610      	mov	r0, r2
 80009d8:	4619      	mov	r1, r3
 80009da:	e72c      	b.n	8000836 <__aeabi_dmul+0x24a>
 80009dc:	ea95 0f0c 	teq	r5, ip
 80009e0:	d106      	bne.n	80009f0 <__aeabi_ddiv+0x1b0>
 80009e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e6:	f43f aefd 	beq.w	80007e4 <__aeabi_dmul+0x1f8>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e722      	b.n	8000836 <__aeabi_dmul+0x24a>
 80009f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f4:	bf18      	it	ne
 80009f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fa:	f47f aec5 	bne.w	8000788 <__aeabi_dmul+0x19c>
 80009fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a02:	f47f af0d 	bne.w	8000820 <__aeabi_dmul+0x234>
 8000a06:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0a:	f47f aeeb 	bne.w	80007e4 <__aeabi_dmul+0x1f8>
 8000a0e:	e712      	b.n	8000836 <__aeabi_dmul+0x24a>

08000a10 <__gedf2>:
 8000a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a14:	e006      	b.n	8000a24 <__cmpdf2+0x4>
 8000a16:	bf00      	nop

08000a18 <__ledf2>:
 8000a18:	f04f 0c01 	mov.w	ip, #1
 8000a1c:	e002      	b.n	8000a24 <__cmpdf2+0x4>
 8000a1e:	bf00      	nop

08000a20 <__cmpdf2>:
 8000a20:	f04f 0c01 	mov.w	ip, #1
 8000a24:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3a:	d01b      	beq.n	8000a74 <__cmpdf2+0x54>
 8000a3c:	b001      	add	sp, #4
 8000a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a42:	bf0c      	ite	eq
 8000a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a48:	ea91 0f03 	teqne	r1, r3
 8000a4c:	bf02      	ittt	eq
 8000a4e:	ea90 0f02 	teqeq	r0, r2
 8000a52:	2000      	moveq	r0, #0
 8000a54:	4770      	bxeq	lr
 8000a56:	f110 0f00 	cmn.w	r0, #0
 8000a5a:	ea91 0f03 	teq	r1, r3
 8000a5e:	bf58      	it	pl
 8000a60:	4299      	cmppl	r1, r3
 8000a62:	bf08      	it	eq
 8000a64:	4290      	cmpeq	r0, r2
 8000a66:	bf2c      	ite	cs
 8000a68:	17d8      	asrcs	r0, r3, #31
 8000a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6e:	f040 0001 	orr.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__cmpdf2+0x64>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d107      	bne.n	8000a94 <__cmpdf2+0x74>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d1d6      	bne.n	8000a3c <__cmpdf2+0x1c>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d0d3      	beq.n	8000a3c <__cmpdf2+0x1c>
 8000a94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_cdrcmple>:
 8000a9c:	4684      	mov	ip, r0
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4663      	mov	r3, ip
 8000aa8:	e000      	b.n	8000aac <__aeabi_cdcmpeq>
 8000aaa:	bf00      	nop

08000aac <__aeabi_cdcmpeq>:
 8000aac:	b501      	push	{r0, lr}
 8000aae:	f7ff ffb7 	bl	8000a20 <__cmpdf2>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	bf48      	it	mi
 8000ab6:	f110 0f00 	cmnmi.w	r0, #0
 8000aba:	bd01      	pop	{r0, pc}

08000abc <__aeabi_dcmpeq>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff fff4 	bl	8000aac <__aeabi_cdcmpeq>
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2001      	moveq	r0, #1
 8000ac8:	2000      	movne	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmplt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffea 	bl	8000aac <__aeabi_cdcmpeq>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmple>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffe0 	bl	8000aac <__aeabi_cdcmpeq>
 8000aec:	bf94      	ite	ls
 8000aee:	2001      	movls	r0, #1
 8000af0:	2000      	movhi	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpge>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffce 	bl	8000a9c <__aeabi_cdrcmple>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpgt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffc4 	bl	8000a9c <__aeabi_cdrcmple>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpun>:
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__aeabi_dcmpun+0x10>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d10a      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__aeabi_dcmpun+0x20>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0001 	mov.w	r0, #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2f>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b54:	bf24      	itt	cs
 8000b56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5e:	d90d      	bls.n	8000b7c <__aeabi_d2f+0x30>
 8000b60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b74:	bf08      	it	eq
 8000b76:	f020 0001 	biceq.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b80:	d121      	bne.n	8000bc6 <__aeabi_d2f+0x7a>
 8000b82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b86:	bfbc      	itt	lt
 8000b88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	4770      	bxlt	lr
 8000b8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b96:	f1c2 0218 	rsb	r2, r2, #24
 8000b9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba6:	bf18      	it	ne
 8000ba8:	f040 0001 	orrne.w	r0, r0, #1
 8000bac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb8:	ea40 000c 	orr.w	r0, r0, ip
 8000bbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc4:	e7cc      	b.n	8000b60 <__aeabi_d2f+0x14>
 8000bc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bca:	d107      	bne.n	8000bdc <__aeabi_d2f+0x90>
 8000bcc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bda:	4770      	bxne	lr
 8000bdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <kalman_c>:

	 * */
	 //return OutputArray;
}

int kalman_c(float *InputArray, float *OutputArray, kalman_state *kstate, int length){
 8000bec:	b480      	push	{r7}
 8000bee:	b087      	sub	sp, #28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
 8000bf8:	603b      	str	r3, [r7, #0]
	int i = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
	while (i < length){
 8000bfe:	e04b      	b.n	8000c98 <kalman_c+0xac>
		kstate->p = kstate->p + kstate->q;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	ed93 7a03 	vldr	s14, [r3, #12]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	edd3 7a00 	vldr	s15, [r3]
 8000c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	edc3 7a03 	vstr	s15, [r3, #12]
		kstate->k = kstate->p / (kstate->p + kstate->r);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	edd3 6a03 	vldr	s13, [r3, #12]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	ed93 7a03 	vldr	s14, [r3, #12]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	edc3 7a04 	vstr	s15, [r3, #16]
		kstate->x = kstate->x + kstate->k * (InputArray[i] - kstate->x);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	edd3 6a04 	vldr	s13, [r3, #16]
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	4413      	add	r3, r2
 8000c4a:	ed93 6a00 	vldr	s12, [r3]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c54:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000c58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	edc3 7a02 	vstr	s15, [r3, #8]
		kstate->p = (1-kstate->k)*kstate->p;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	edc3 7a03 	vstr	s15, [r3, #12]
		OutputArray[i] = kstate->x;
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	68ba      	ldr	r2, [r7, #8]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	687a      	ldr	r2, [r7, #4]
 8000c8e:	6892      	ldr	r2, [r2, #8]
 8000c90:	601a      	str	r2, [r3, #0]
		i++;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
	while (i < length){
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	dbaf      	blt.n	8000c00 <kalman_c+0x14>

	}
	return 0;
 8000ca0:	2300      	movs	r3, #0

}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	371c      	adds	r7, #28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <sub_c>:

void sub_c(float *input1, float *input2, float *diff, int len){
 8000cae:	b480      	push	{r7}
 8000cb0:	b087      	sub	sp, #28
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	60f8      	str	r0, [r7, #12]
 8000cb6:	60b9      	str	r1, [r7, #8]
 8000cb8:	607a      	str	r2, [r7, #4]
 8000cba:	603b      	str	r3, [r7, #0]
	int i = 0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
	while(i <len){
 8000cc0:	e016      	b.n	8000cf0 <sub_c+0x42>
		diff[i] = input1[i] - input2[i];
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	4413      	add	r3, r2
 8000cca:	ed93 7a00 	vldr	s14, [r3]
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	edd3 7a00 	vldr	s15, [r3]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ce6:	edc3 7a00 	vstr	s15, [r3]
		i++;
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	3301      	adds	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
	while(i <len){
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	dbe4      	blt.n	8000cc2 <sub_c+0x14>
	}
}
 8000cf8:	bf00      	nop
 8000cfa:	371c      	adds	r7, #28
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <avg_c>:


void avg_c(float *input,  int len, float *out){
 8000d04:	b480      	push	{r7}
 8000d06:	b087      	sub	sp, #28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
	int i = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
	while(i<len){
 8000d14:	e010      	b.n	8000d38 <avg_c+0x34>
		*out += input[i];
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	ed93 7a00 	vldr	s14, [r3]
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	4413      	add	r3, r2
 8000d24:	edd3 7a00 	vldr	s15, [r3]
 8000d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	edc3 7a00 	vstr	s15, [r3]
		i++;
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3301      	adds	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
	while(i<len){
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	dbea      	blt.n	8000d16 <avg_c+0x12>
	}
	*out /= len;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	edd3 6a00 	vldr	s13, [r3]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	ee07 3a90 	vmov	s15, r3
 8000d4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	edc3 7a00 	vstr	s15, [r3]
}
 8000d5a:	bf00      	nop
 8000d5c:	371c      	adds	r7, #28
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <stdev_c>:

void stdev_c(float *input, int len, float *result){
 8000d66:	b590      	push	{r4, r7, lr}
 8000d68:	b089      	sub	sp, #36	; 0x24
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	60f8      	str	r0, [r7, #12]
 8000d6e:	60b9      	str	r1, [r7, #8]
 8000d70:	607a      	str	r2, [r7, #4]
	float ss = 0;
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
	float sum = 0;
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
	int i = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
	while (i < len){
 8000d82:	e022      	b.n	8000dca <stdev_c+0x64>
		ss += input[i]*input[i];
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	68fa      	ldr	r2, [r7, #12]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	ed93 7a00 	vldr	s14, [r3]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	edd3 7a00 	vldr	s15, [r3]
 8000d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da0:	ed97 7a07 	vldr	s14, [r7, #28]
 8000da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da8:	edc7 7a07 	vstr	s15, [r7, #28]
		sum += input[i];
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	68fa      	ldr	r2, [r7, #12]
 8000db2:	4413      	add	r3, r2
 8000db4:	edd3 7a00 	vldr	s15, [r3]
 8000db8:	ed97 7a06 	vldr	s14, [r7, #24]
 8000dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dc0:	edc7 7a06 	vstr	s15, [r7, #24]
		i++;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	617b      	str	r3, [r7, #20]
	while (i < len){
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	dbd8      	blt.n	8000d84 <stdev_c+0x1e>
	}
	*result = sqrt((ss-(sum*sum)/len) / (len-1));
 8000dd2:	ed97 7a06 	vldr	s14, [r7, #24]
 8000dd6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dda:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	ee07 3a90 	vmov	s15, r3
 8000de4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dec:	ed97 7a07 	vldr	s14, [r7, #28]
 8000df0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e00:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e04:	ee16 0a90 	vmov	r0, s13
 8000e08:	f7ff fb98 	bl	800053c <__aeabi_f2d>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	460c      	mov	r4, r1
 8000e10:	ec44 3b10 	vmov	d0, r3, r4
 8000e14:	f003 f8d0 	bl	8003fb8 <sqrt>
 8000e18:	ec54 3b10 	vmov	r3, r4, d0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	4621      	mov	r1, r4
 8000e20:	f7ff fe94 	bl	8000b4c <__aeabi_d2f>
 8000e24:	4602      	mov	r2, r0
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	601a      	str	r2, [r3, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	3724      	adds	r7, #36	; 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd90      	pop	{r4, r7, pc}

08000e32 <conv_c>:



void conv_c(float *input1, float *input2, float *result, int len){
 8000e32:	b480      	push	{r7}
 8000e34:	b089      	sub	sp, #36	; 0x24
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	60f8      	str	r0, [r7, #12]
 8000e3a:	60b9      	str	r1, [r7, #8]
 8000e3c:	607a      	str	r2, [r7, #4]
 8000e3e:	603b      	str	r3, [r7, #0]
	int i,j;
	int newLen = 2*len -1;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	3b01      	subs	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
	for(i=0; i<newLen; i++){
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61fb      	str	r3, [r7, #28]
 8000e4c:	e03c      	b.n	8000ec8 <conv_c+0x96>
		result[i]=0.0;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	f04f 0200 	mov.w	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
		for(j=0;j<len;j++){
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	e029      	b.n	8000eb6 <conv_c+0x84>
			int new = i-j;
 8000e62:	69fa      	ldr	r2, [r7, #28]
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	613b      	str	r3, [r7, #16]
			if(new<0){
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	db27      	blt.n	8000ec0 <conv_c+0x8e>
				break;
			} else if (new<len){
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	da1b      	bge.n	8000eb0 <conv_c+0x7e>
				result[i] += input1[j] * input2[new];
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	687a      	ldr	r2, [r7, #4]
 8000e7e:	4413      	add	r3, r2
 8000e80:	ed93 7a00 	vldr	s14, [r3]
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	68fa      	ldr	r2, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	edd3 6a00 	vldr	s13, [r3]
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	4413      	add	r3, r2
 8000e98:	edd3 7a00 	vldr	s15, [r3]
 8000e9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eac:	edc3 7a00 	vstr	s15, [r3]
		for(j=0;j<len;j++){
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	61bb      	str	r3, [r7, #24]
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	dbd1      	blt.n	8000e62 <conv_c+0x30>
 8000ebe:	e000      	b.n	8000ec2 <conv_c+0x90>
				break;
 8000ec0:	bf00      	nop
	for(i=0; i<newLen; i++){
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
 8000ec8:	69fa      	ldr	r2, [r7, #28]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbbe      	blt.n	8000e4e <conv_c+0x1c>
			}
		}
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	3724      	adds	r7, #36	; 0x24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <corr_c>:

void corr_c(float *input1, float *input2, float *result, int len){
 8000edc:	b480      	push	{r7}
 8000ede:	b089      	sub	sp, #36	; 0x24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
 8000ee8:	603b      	str	r3, [r7, #0]
	int i,j;
	int newLen = 2*len -1;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	617b      	str	r3, [r7, #20]
	for(i=0; i< newLen; i++){
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
 8000ef6:	e040      	b.n	8000f7a <corr_c+0x9e>
		result[i] = 0.0;
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	4413      	add	r3, r2
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
		for(j=0;j<len;j++){
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
 8000f0a:	e02f      	b.n	8000f6c <corr_c+0x90>
			int new = len + j - i- 1;
 8000f0c:	683a      	ldr	r2, [r7, #0]
 8000f0e:	69bb      	ldr	r3, [r7, #24]
 8000f10:	441a      	add	r2, r3
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	3b01      	subs	r3, #1
 8000f18:	613b      	str	r3, [r7, #16]
			if(new == 0 || ((new>0)&&(new<len))){
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d006      	beq.n	8000f2e <corr_c+0x52>
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	dd1f      	ble.n	8000f66 <corr_c+0x8a>
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	da1b      	bge.n	8000f66 <corr_c+0x8a>
				result[i] = result[i] + input1[j]*input2[new];
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	ed93 7a00 	vldr	s14, [r3]
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	4413      	add	r3, r2
 8000f42:	edd3 6a00 	vldr	s13, [r3]
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	edd3 7a00 	vldr	s15, [r3]
 8000f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f62:	edc3 7a00 	vstr	s15, [r3]
		for(j=0;j<len;j++){
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	dbcb      	blt.n	8000f0c <corr_c+0x30>
	for(i=0; i< newLen; i++){
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	3301      	adds	r3, #1
 8000f78:	61fb      	str	r3, [r7, #28]
 8000f7a:	69fa      	ldr	r2, [r7, #28]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbba      	blt.n	8000ef8 <corr_c+0x1c>
			}

		}
	}
}
 8000f82:	bf00      	nop
 8000f84:	3724      	adds	r7, #36	; 0x24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <kalman_cmsis>:
	denominator = sqrt(denominator1*denominator2);
	*result = numerator / denominator;
	*result */


void kalman_cmsis(float *inputArr, float *cmsis_output, int len, kalman_state *ks){
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b08a      	sub	sp, #40	; 0x28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
 8000f9a:	603b      	str	r3, [r7, #0]
	float sum_pr = 0;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
	float sub_mx = 0;
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
	float mul_x = 0;
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
	float sub_k = 0;
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
	float a = 1;
 8000fb4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000fb8:	613b      	str	r3, [r7, #16]
	for(int i = 0; i< len; i++){
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fbe:	e05b      	b.n	8001078 <kalman_cmsis+0xea>
		//p=p+q
		arm_add_f32(&ks->p, &ks->q, &ks->p, 1);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	f103 000c 	add.w	r0, r3, #12
 8000fc6:	6839      	ldr	r1, [r7, #0]
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	f103 020c 	add.w	r2, r3, #12
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f002 ff66 	bl	8003ea0 <arm_add_f32>
		arm_add_f32(&ks->p, &ks->r, &sum_pr, 1);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	f103 000c 	add.w	r0, r3, #12
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	1d19      	adds	r1, r3, #4
 8000fde:	f107 0220 	add.w	r2, r7, #32
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	f002 ff5c 	bl	8003ea0 <arm_add_f32>
		(ks->k) = (ks->p)/sum_pr;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	edd3 6a03 	vldr	s13, [r3, #12]
 8000fee:	ed97 7a08 	vldr	s14, [r7, #32]
 8000ff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	edc3 7a04 	vstr	s15, [r3, #16]
		arm_sub_f32(&inputArr[i], &ks->x, &sub_mx, 1);
 8000ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	18d0      	adds	r0, r2, r3
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	f103 0108 	add.w	r1, r3, #8
 800100a:	f107 021c 	add.w	r2, r7, #28
 800100e:	2301      	movs	r3, #1
 8001010:	f002 fe92 	bl	8003d38 <arm_sub_f32>
		arm_mult_f32(&ks->k, &sub_mx, &mul_x, 1);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	f103 0010 	add.w	r0, r3, #16
 800101a:	f107 0218 	add.w	r2, r7, #24
 800101e:	f107 011c 	add.w	r1, r7, #28
 8001022:	2301      	movs	r3, #1
 8001024:	f002 fee2 	bl	8003dec <arm_mult_f32>
		arm_add_f32(&ks->x, &mul_x, &ks->x, 1);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	f103 0008 	add.w	r0, r3, #8
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	f103 0208 	add.w	r2, r3, #8
 8001034:	f107 0118 	add.w	r1, r7, #24
 8001038:	2301      	movs	r3, #1
 800103a:	f002 ff31 	bl	8003ea0 <arm_add_f32>
		arm_sub_f32(&a, &ks->k, &sub_k, 1);
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	f103 0110 	add.w	r1, r3, #16
 8001044:	f107 0214 	add.w	r2, r7, #20
 8001048:	f107 0010 	add.w	r0, r7, #16
 800104c:	2301      	movs	r3, #1
 800104e:	f002 fe73 	bl	8003d38 <arm_sub_f32>
		arm_mult_f32(&sub_k, &ks->q, &ks->p, 1);
 8001052:	6839      	ldr	r1, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	f103 020c 	add.w	r2, r3, #12
 800105a:	f107 0014 	add.w	r0, r7, #20
 800105e:	2301      	movs	r3, #1
 8001060:	f002 fec4 	bl	8003dec <arm_mult_f32>
		*(cmsis_output + i) = ks->x;
 8001064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	68ba      	ldr	r2, [r7, #8]
 800106a:	4413      	add	r3, r2
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	6892      	ldr	r2, [r2, #8]
 8001070:	601a      	str	r2, [r3, #0]
	for(int i = 0; i< len; i++){
 8001072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001074:	3301      	adds	r3, #1
 8001076:	627b      	str	r3, [r7, #36]	; 0x24
 8001078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	429a      	cmp	r2, r3
 800107e:	db9f      	blt.n	8000fc0 <kalman_cmsis+0x32>
	}

}
 8001080:	bf00      	nop
 8001082:	3728      	adds	r7, #40	; 0x28
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <main>:
int size = sizeof(array_test)/sizeof(float);



int main(void)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b0b1      	sub	sp, #196	; 0xc4
 800108c:	af02      	add	r7, sp, #8
	// ----
	 */


	//CMSIS Declarations
	float cmsis_output[size];
 800108e:	4bea      	ldr	r3, [pc, #936]	; (8001438 <main+0x3b0>)
 8001090:	6818      	ldr	r0, [r3, #0]
 8001092:	1e43      	subs	r3, r0, #1
 8001094:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001098:	4603      	mov	r3, r0
 800109a:	4619      	mov	r1, r3
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	f04f 0300 	mov.w	r3, #0
 80010a4:	f04f 0400 	mov.w	r4, #0
 80010a8:	0154      	lsls	r4, r2, #5
 80010aa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80010ae:	014b      	lsls	r3, r1, #5
 80010b0:	4603      	mov	r3, r0
 80010b2:	4619      	mov	r1, r3
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	f04f 0400 	mov.w	r4, #0
 80010c0:	0154      	lsls	r4, r2, #5
 80010c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80010c6:	014b      	lsls	r3, r1, #5
 80010c8:	4603      	mov	r3, r0
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	3303      	adds	r3, #3
 80010ce:	3307      	adds	r3, #7
 80010d0:	08db      	lsrs	r3, r3, #3
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	ebad 0d03 	sub.w	sp, sp, r3
 80010d8:	ab02      	add	r3, sp, #8
 80010da:	3303      	adds	r3, #3
 80010dc:	089b      	lsrs	r3, r3, #2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float cmsis_diff[size];
 80010e4:	4bd4      	ldr	r3, [pc, #848]	; (8001438 <main+0x3b0>)
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	1e43      	subs	r3, r0, #1
 80010ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80010ee:	4603      	mov	r3, r0
 80010f0:	4619      	mov	r1, r3
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	f04f 0400 	mov.w	r4, #0
 80010fe:	0154      	lsls	r4, r2, #5
 8001100:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001104:	014b      	lsls	r3, r1, #5
 8001106:	4603      	mov	r3, r0
 8001108:	4619      	mov	r1, r3
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	f04f 0300 	mov.w	r3, #0
 8001112:	f04f 0400 	mov.w	r4, #0
 8001116:	0154      	lsls	r4, r2, #5
 8001118:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800111c:	014b      	lsls	r3, r1, #5
 800111e:	4603      	mov	r3, r0
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	3303      	adds	r3, #3
 8001124:	3307      	adds	r3, #7
 8001126:	08db      	lsrs	r3, r3, #3
 8001128:	00db      	lsls	r3, r3, #3
 800112a:	ebad 0d03 	sub.w	sp, sp, r3
 800112e:	ab02      	add	r3, sp, #8
 8001130:	3303      	adds	r3, #3
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	float cmsis_stdev;
	float cmsis_diffavg;
	float cmsis_corr[2*size-1];
 800113a:	4bbf      	ldr	r3, [pc, #764]	; (8001438 <main+0x3b0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	1e58      	subs	r0, r3, #1
 8001142:	1e43      	subs	r3, r0, #1
 8001144:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001148:	4603      	mov	r3, r0
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	f04f 0300 	mov.w	r3, #0
 8001154:	f04f 0400 	mov.w	r4, #0
 8001158:	0154      	lsls	r4, r2, #5
 800115a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800115e:	014b      	lsls	r3, r1, #5
 8001160:	4603      	mov	r3, r0
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	f04f 0300 	mov.w	r3, #0
 800116c:	f04f 0400 	mov.w	r4, #0
 8001170:	0154      	lsls	r4, r2, #5
 8001172:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001176:	014b      	lsls	r3, r1, #5
 8001178:	4603      	mov	r3, r0
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	3303      	adds	r3, #3
 800117e:	3307      	adds	r3, #7
 8001180:	08db      	lsrs	r3, r3, #3
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	ebad 0d03 	sub.w	sp, sp, r3
 8001188:	ab02      	add	r3, sp, #8
 800118a:	3303      	adds	r3, #3
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float cmsis_conv[2*size-1];
 8001194:	4ba8      	ldr	r3, [pc, #672]	; (8001438 <main+0x3b0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	1e58      	subs	r0, r3, #1
 800119c:	1e43      	subs	r3, r0, #1
 800119e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80011a2:	4603      	mov	r3, r0
 80011a4:	4619      	mov	r1, r3
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	f04f 0300 	mov.w	r3, #0
 80011ae:	f04f 0400 	mov.w	r4, #0
 80011b2:	0154      	lsls	r4, r2, #5
 80011b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011b8:	014b      	lsls	r3, r1, #5
 80011ba:	4603      	mov	r3, r0
 80011bc:	4619      	mov	r1, r3
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	f04f 0300 	mov.w	r3, #0
 80011c6:	f04f 0400 	mov.w	r4, #0
 80011ca:	0154      	lsls	r4, r2, #5
 80011cc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011d0:	014b      	lsls	r3, r1, #5
 80011d2:	4603      	mov	r3, r0
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	3303      	adds	r3, #3
 80011d8:	3307      	adds	r3, #7
 80011da:	08db      	lsrs	r3, r3, #3
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	ebad 0d03 	sub.w	sp, sp, r3
 80011e2:	ab02      	add	r3, sp, #8
 80011e4:	3303      	adds	r3, #3
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	float c_output[size];
 80011ee:	4b92      	ldr	r3, [pc, #584]	; (8001438 <main+0x3b0>)
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	1e43      	subs	r3, r0, #1
 80011f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80011f8:	4603      	mov	r3, r0
 80011fa:	4619      	mov	r1, r3
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	f04f 0400 	mov.w	r4, #0
 8001208:	0154      	lsls	r4, r2, #5
 800120a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800120e:	014b      	lsls	r3, r1, #5
 8001210:	4603      	mov	r3, r0
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	f04f 0400 	mov.w	r4, #0
 8001220:	0154      	lsls	r4, r2, #5
 8001222:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001226:	014b      	lsls	r3, r1, #5
 8001228:	4603      	mov	r3, r0
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	3303      	adds	r3, #3
 800122e:	3307      	adds	r3, #7
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	ebad 0d03 	sub.w	sp, sp, r3
 8001238:	ab02      	add	r3, sp, #8
 800123a:	3303      	adds	r3, #3
 800123c:	089b      	lsrs	r3, r3, #2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	float c_diff[size];
 8001244:	4b7c      	ldr	r3, [pc, #496]	; (8001438 <main+0x3b0>)
 8001246:	6818      	ldr	r0, [r3, #0]
 8001248:	1e43      	subs	r3, r0, #1
 800124a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800124e:	4603      	mov	r3, r0
 8001250:	4619      	mov	r1, r3
 8001252:	f04f 0200 	mov.w	r2, #0
 8001256:	f04f 0300 	mov.w	r3, #0
 800125a:	f04f 0400 	mov.w	r4, #0
 800125e:	0154      	lsls	r4, r2, #5
 8001260:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001264:	014b      	lsls	r3, r1, #5
 8001266:	4603      	mov	r3, r0
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	f04f 0300 	mov.w	r3, #0
 8001272:	f04f 0400 	mov.w	r4, #0
 8001276:	0154      	lsls	r4, r2, #5
 8001278:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800127c:	014b      	lsls	r3, r1, #5
 800127e:	4603      	mov	r3, r0
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	3303      	adds	r3, #3
 8001284:	3307      	adds	r3, #7
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	ebad 0d03 	sub.w	sp, sp, r3
 800128e:	ab02      	add	r3, sp, #8
 8001290:	3303      	adds	r3, #3
 8001292:	089b      	lsrs	r3, r3, #2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	float c_stdev;
	float c_diffavg;
	float c_corr[2*size-1];
 800129a:	4b67      	ldr	r3, [pc, #412]	; (8001438 <main+0x3b0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	1e58      	subs	r0, r3, #1
 80012a2:	1e43      	subs	r3, r0, #1
 80012a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80012a8:	4603      	mov	r3, r0
 80012aa:	4619      	mov	r1, r3
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	f04f 0400 	mov.w	r4, #0
 80012b8:	0154      	lsls	r4, r2, #5
 80012ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80012be:	014b      	lsls	r3, r1, #5
 80012c0:	4603      	mov	r3, r0
 80012c2:	4619      	mov	r1, r3
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	f04f 0400 	mov.w	r4, #0
 80012d0:	0154      	lsls	r4, r2, #5
 80012d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80012d6:	014b      	lsls	r3, r1, #5
 80012d8:	4603      	mov	r3, r0
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	3303      	adds	r3, #3
 80012de:	3307      	adds	r3, #7
 80012e0:	08db      	lsrs	r3, r3, #3
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	ebad 0d03 	sub.w	sp, sp, r3
 80012e8:	ab02      	add	r3, sp, #8
 80012ea:	3303      	adds	r3, #3
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	67fb      	str	r3, [r7, #124]	; 0x7c
	float c_conv[2*size-1];
 80012f2:	4b51      	ldr	r3, [pc, #324]	; (8001438 <main+0x3b0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	1e58      	subs	r0, r3, #1
 80012fa:	1e43      	subs	r3, r0, #1
 80012fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80012fe:	4603      	mov	r3, r0
 8001300:	4619      	mov	r1, r3
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	f04f 0300 	mov.w	r3, #0
 800130a:	f04f 0400 	mov.w	r4, #0
 800130e:	0154      	lsls	r4, r2, #5
 8001310:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001314:	014b      	lsls	r3, r1, #5
 8001316:	4603      	mov	r3, r0
 8001318:	4619      	mov	r1, r3
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	f04f 0400 	mov.w	r4, #0
 8001326:	0154      	lsls	r4, r2, #5
 8001328:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800132c:	014b      	lsls	r3, r1, #5
 800132e:	4603      	mov	r3, r0
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	3303      	adds	r3, #3
 8001334:	3307      	adds	r3, #7
 8001336:	08db      	lsrs	r3, r3, #3
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	ebad 0d03 	sub.w	sp, sp, r3
 800133e:	ab02      	add	r3, sp, #8
 8001340:	3303      	adds	r3, #3
 8001342:	089b      	lsrs	r3, r3, #2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	677b      	str	r3, [r7, #116]	; 0x74


	float asm_output[size];
 8001348:	4b3b      	ldr	r3, [pc, #236]	; (8001438 <main+0x3b0>)
 800134a:	6818      	ldr	r0, [r3, #0]
 800134c:	1e43      	subs	r3, r0, #1
 800134e:	673b      	str	r3, [r7, #112]	; 0x70
 8001350:	4603      	mov	r3, r0
 8001352:	4619      	mov	r1, r3
 8001354:	f04f 0200 	mov.w	r2, #0
 8001358:	f04f 0300 	mov.w	r3, #0
 800135c:	f04f 0400 	mov.w	r4, #0
 8001360:	0154      	lsls	r4, r2, #5
 8001362:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001366:	014b      	lsls	r3, r1, #5
 8001368:	4603      	mov	r3, r0
 800136a:	4619      	mov	r1, r3
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	f04f 0300 	mov.w	r3, #0
 8001374:	f04f 0400 	mov.w	r4, #0
 8001378:	0154      	lsls	r4, r2, #5
 800137a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800137e:	014b      	lsls	r3, r1, #5
 8001380:	4603      	mov	r3, r0
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	3303      	adds	r3, #3
 8001386:	3307      	adds	r3, #7
 8001388:	08db      	lsrs	r3, r3, #3
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	ebad 0d03 	sub.w	sp, sp, r3
 8001390:	ab02      	add	r3, sp, #8
 8001392:	3303      	adds	r3, #3
 8001394:	089b      	lsrs	r3, r3, #2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	66fb      	str	r3, [r7, #108]	; 0x6c
	float asm_diff[size];
 800139a:	4b27      	ldr	r3, [pc, #156]	; (8001438 <main+0x3b0>)
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	1e43      	subs	r3, r0, #1
 80013a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80013a2:	4603      	mov	r3, r0
 80013a4:	4619      	mov	r1, r3
 80013a6:	f04f 0200 	mov.w	r2, #0
 80013aa:	f04f 0300 	mov.w	r3, #0
 80013ae:	f04f 0400 	mov.w	r4, #0
 80013b2:	0154      	lsls	r4, r2, #5
 80013b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80013b8:	014b      	lsls	r3, r1, #5
 80013ba:	4603      	mov	r3, r0
 80013bc:	4619      	mov	r1, r3
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	f04f 0400 	mov.w	r4, #0
 80013ca:	0154      	lsls	r4, r2, #5
 80013cc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80013d0:	014b      	lsls	r3, r1, #5
 80013d2:	4603      	mov	r3, r0
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	3303      	adds	r3, #3
 80013d8:	3307      	adds	r3, #7
 80013da:	08db      	lsrs	r3, r3, #3
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	ebad 0d03 	sub.w	sp, sp, r3
 80013e2:	ab02      	add	r3, sp, #8
 80013e4:	3303      	adds	r3, #3
 80013e6:	089b      	lsrs	r3, r3, #2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	667b      	str	r3, [r7, #100]	; 0x64
	float asm_stdev;
	float asm_diffavg;
	float asm_corr[2*size-1];
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <main+0x3b0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	1e58      	subs	r0, r3, #1
 80013f4:	1e43      	subs	r3, r0, #1
 80013f6:	663b      	str	r3, [r7, #96]	; 0x60
 80013f8:	4603      	mov	r3, r0
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	f04f 0400 	mov.w	r4, #0
 8001408:	0154      	lsls	r4, r2, #5
 800140a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800140e:	014b      	lsls	r3, r1, #5
 8001410:	4603      	mov	r3, r0
 8001412:	4619      	mov	r1, r3
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	f04f 0400 	mov.w	r4, #0
 8001420:	0154      	lsls	r4, r2, #5
 8001422:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001426:	014b      	lsls	r3, r1, #5
 8001428:	4603      	mov	r3, r0
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	3303      	adds	r3, #3
 800142e:	3307      	adds	r3, #7
 8001430:	08db      	lsrs	r3, r3, #3
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	e002      	b.n	800143c <main+0x3b4>
 8001436:	bf00      	nop
 8001438:	20000194 	.word	0x20000194
 800143c:	ebad 0d03 	sub.w	sp, sp, r3
 8001440:	ab02      	add	r3, sp, #8
 8001442:	3303      	adds	r3, #3
 8001444:	089b      	lsrs	r3, r3, #2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	65fb      	str	r3, [r7, #92]	; 0x5c
	float asm_conv[2*size-1];
 800144a:	4b9b      	ldr	r3, [pc, #620]	; (80016b8 <main+0x630>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	1e58      	subs	r0, r3, #1
 8001452:	1e43      	subs	r3, r0, #1
 8001454:	65bb      	str	r3, [r7, #88]	; 0x58
 8001456:	4603      	mov	r3, r0
 8001458:	4619      	mov	r1, r3
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	f04f 0300 	mov.w	r3, #0
 8001462:	f04f 0400 	mov.w	r4, #0
 8001466:	0154      	lsls	r4, r2, #5
 8001468:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800146c:	014b      	lsls	r3, r1, #5
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	f04f 0400 	mov.w	r4, #0
 800147e:	0154      	lsls	r4, r2, #5
 8001480:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001484:	014b      	lsls	r3, r1, #5
 8001486:	4603      	mov	r3, r0
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	3303      	adds	r3, #3
 800148c:	3307      	adds	r3, #7
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	ebad 0d03 	sub.w	sp, sp, r3
 8001496:	ab02      	add	r3, sp, #8
 8001498:	3303      	adds	r3, #3
 800149a:	089b      	lsrs	r3, r3, #2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	657b      	str	r3, [r7, #84]	; 0x54
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a0:	f000 faa9 	bl	80019f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a4:	f000 f914 	bl	80016d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a8:	f000 f9b2 	bl	8001810 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014ac:	f000 f962 	bl	8001774 <MX_TIM2_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	  //Initial Values
		float q = 0.1;
 80014b0:	4b82      	ldr	r3, [pc, #520]	; (80016bc <main+0x634>)
 80014b2:	653b      	str	r3, [r7, #80]	; 0x50
		float r = 0.1;
 80014b4:	4b81      	ldr	r3, [pc, #516]	; (80016bc <main+0x634>)
 80014b6:	64fb      	str	r3, [r7, #76]	; 0x4c
		float x = 5.0;
 80014b8:	4b81      	ldr	r3, [pc, #516]	; (80016c0 <main+0x638>)
 80014ba:	64bb      	str	r3, [r7, #72]	; 0x48
		float p = 0.1;
 80014bc:	4b7f      	ldr	r3, [pc, #508]	; (80016bc <main+0x634>)
 80014be:	647b      	str	r3, [r7, #68]	; 0x44
		float k = 0.0;
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	643b      	str	r3, [r7, #64]	; 0x40
		//float measurement;

		c_state.q = q;
 80014c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014c8:	617b      	str	r3, [r7, #20]
		c_state.r = r;
 80014ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014cc:	61bb      	str	r3, [r7, #24]
		c_state.x = x;
 80014ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014d0:	61fb      	str	r3, [r7, #28]
		c_state.p = p;
 80014d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014d4:	623b      	str	r3, [r7, #32]
		c_state.k = k;
 80014d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24

		cmsis.q = q;
 80014da:	4a7a      	ldr	r2, [pc, #488]	; (80016c4 <main+0x63c>)
 80014dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014de:	6013      	str	r3, [r2, #0]
		cmsis.r = r;
 80014e0:	4a78      	ldr	r2, [pc, #480]	; (80016c4 <main+0x63c>)
 80014e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014e4:	6053      	str	r3, [r2, #4]
		cmsis.x = x;
 80014e6:	4a77      	ldr	r2, [pc, #476]	; (80016c4 <main+0x63c>)
 80014e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ea:	6093      	str	r3, [r2, #8]
		cmsis.p = p;
 80014ec:	4a75      	ldr	r2, [pc, #468]	; (80016c4 <main+0x63c>)
 80014ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014f0:	60d3      	str	r3, [r2, #12]
		cmsis.k = k;
 80014f2:	4a74      	ldr	r2, [pc, #464]	; (80016c4 <main+0x63c>)
 80014f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014f6:	6113      	str	r3, [r2, #16]

		kstate.q = q;
 80014f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014fa:	603b      	str	r3, [r7, #0]
		kstate.r = r;
 80014fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014fe:	607b      	str	r3, [r7, #4]
		kstate.x = x;
 8001500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001502:	60bb      	str	r3, [r7, #8]
		kstate.p = p;
 8001504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001506:	60fb      	str	r3, [r7, #12]
		kstate.k = k;
 8001508:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800150a:	613b      	str	r3, [r7, #16]

		ITM_Port32(31) = 1;
 800150c:	4b6e      	ldr	r3, [pc, #440]	; (80016c8 <main+0x640>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]
		//  ------------ CMSIS IMPLEMENTATIONS  ------------
		kalman_cmsis(array_test, cmsis_output, size, &cmsis);
 8001512:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001516:	4b68      	ldr	r3, [pc, #416]	; (80016b8 <main+0x630>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	4b6a      	ldr	r3, [pc, #424]	; (80016c4 <main+0x63c>)
 800151c:	486b      	ldr	r0, [pc, #428]	; (80016cc <main+0x644>)
 800151e:	f7ff fd36 	bl	8000f8e <kalman_cmsis>
		ITM_Port32(31) = 2;
 8001522:	4b69      	ldr	r3, [pc, #420]	; (80016c8 <main+0x640>)
 8001524:	2202      	movs	r2, #2
 8001526:	601a      	str	r2, [r3, #0]

		//1. Subtraction
		arm_sub_f32(array_test, cmsis_output, cmsis_diff, size);
 8001528:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800152c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001530:	4b61      	ldr	r3, [pc, #388]	; (80016b8 <main+0x630>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4865      	ldr	r0, [pc, #404]	; (80016cc <main+0x644>)
 8001536:	f002 fbff 	bl	8003d38 <arm_sub_f32>

		//2. Standard Deviation and Average of Differences
		arm_std_f32(cmsis_diff, size, &cmsis_stdev);
 800153a:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800153e:	4b5e      	ldr	r3, [pc, #376]	; (80016b8 <main+0x630>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001548:	461a      	mov	r2, r3
 800154a:	f001 fddd 	bl	8003108 <arm_std_f32>
		arm_mean_f32(cmsis_diff, size, &cmsis_diffavg);
 800154e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001552:	4b59      	ldr	r3, [pc, #356]	; (80016b8 <main+0x630>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800155c:	461a      	mov	r2, r3
 800155e:	f001 fe5d 	bl	800321c <arm_mean_f32>
		//3. Correlation
		arm_correlate_f32(array_test, size, cmsis_output, size, cmsis_corr);
 8001562:	4b55      	ldr	r3, [pc, #340]	; (80016b8 <main+0x630>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4619      	mov	r1, r3
 8001568:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800156c:	4b52      	ldr	r3, [pc, #328]	; (80016b8 <main+0x630>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	4603      	mov	r3, r0
 800157a:	4854      	ldr	r0, [pc, #336]	; (80016cc <main+0x644>)
 800157c:	f001 fe8c 	bl	8003298 <arm_correlate_f32>
		//4. Convolution
		arm_conv_f32(array_test, size, cmsis_output, size, cmsis_conv);
 8001580:	4b4d      	ldr	r3, [pc, #308]	; (80016b8 <main+0x630>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800158a:	4b4b      	ldr	r3, [pc, #300]	; (80016b8 <main+0x630>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	4603      	mov	r3, r0
 8001598:	484c      	ldr	r0, [pc, #304]	; (80016cc <main+0x644>)
 800159a:	f002 f933 	bl	8003804 <arm_conv_f32>
		//  ------------ END OF CMSIS IMPLEMENTATIONS  ------------
		ITM_Port32(31) = 3;
 800159e:	4b4a      	ldr	r3, [pc, #296]	; (80016c8 <main+0x640>)
 80015a0:	2203      	movs	r2, #3
 80015a2:	601a      	str	r2, [r3, #0]

		//  ------------ C IMPLEMENTATIONS  ------------
		kalman_c(array_test, c_output, &c_state, size);
 80015a4:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80015a8:	4b43      	ldr	r3, [pc, #268]	; (80016b8 <main+0x630>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f107 0214 	add.w	r2, r7, #20
 80015b0:	4846      	ldr	r0, [pc, #280]	; (80016cc <main+0x644>)
 80015b2:	f7ff fb1b 	bl	8000bec <kalman_c>
		ITM_Port32(31) = 4;
 80015b6:	4b44      	ldr	r3, [pc, #272]	; (80016c8 <main+0x640>)
 80015b8:	2204      	movs	r2, #4
 80015ba:	601a      	str	r2, [r3, #0]

		sub_c(array_test, c_output, c_diff, size);
 80015bc:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80015c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80015c4:	4b3c      	ldr	r3, [pc, #240]	; (80016b8 <main+0x630>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4840      	ldr	r0, [pc, #256]	; (80016cc <main+0x644>)
 80015ca:	f7ff fb70 	bl	8000cae <sub_c>
		stdev_c(c_diff, size, &c_stdev);
 80015ce:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80015d2:	4b39      	ldr	r3, [pc, #228]	; (80016b8 <main+0x630>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80015da:	4619      	mov	r1, r3
 80015dc:	f7ff fbc3 	bl	8000d66 <stdev_c>
		avg_c(c_diff, size, &c_diffavg);
 80015e0:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80015e4:	4b34      	ldr	r3, [pc, #208]	; (80016b8 <main+0x630>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80015ec:	4619      	mov	r1, r3
 80015ee:	f7ff fb89 	bl	8000d04 <avg_c>
		conv_c(array_test, c_output, c_conv, size);
 80015f2:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80015f6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80015f8:	4b2f      	ldr	r3, [pc, #188]	; (80016b8 <main+0x630>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4833      	ldr	r0, [pc, #204]	; (80016cc <main+0x644>)
 80015fe:	f7ff fc18 	bl	8000e32 <conv_c>
		corr_c(array_test, c_output, c_corr, size);
 8001602:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8001606:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001608:	4b2b      	ldr	r3, [pc, #172]	; (80016b8 <main+0x630>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	482f      	ldr	r0, [pc, #188]	; (80016cc <main+0x644>)
 800160e:	f7ff fc65 	bl	8000edc <corr_c>
		//  ------------ C IMPLEMENTATIONS  ------------
		ITM_Port32(31) = 5;
 8001612:	4b2d      	ldr	r3, [pc, #180]	; (80016c8 <main+0x640>)
 8001614:	2205      	movs	r2, #5
 8001616:	601a      	str	r2, [r3, #0]
		for (int i = 0; i<size; i++){
 8001618:	2300      	movs	r3, #0
 800161a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800161e:	e018      	b.n	8001652 <main+0x5ca>
			//measurement = array_test[i];
			kalman(&kstate, array_test[i]);
 8001620:	4a2a      	ldr	r2, [pc, #168]	; (80016cc <main+0x644>)
 8001622:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	463b      	mov	r3, r7
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe fde1 	bl	80001fc <kalman>
			asm_output[i] = kstate.x;
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800163e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	440b      	add	r3, r1
 8001646:	601a      	str	r2, [r3, #0]
		for (int i = 0; i<size; i++){
 8001648:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800164c:	3301      	adds	r3, #1
 800164e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001652:	4b19      	ldr	r3, [pc, #100]	; (80016b8 <main+0x630>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800165a:	429a      	cmp	r2, r3
 800165c:	dbe0      	blt.n	8001620 <main+0x598>
		}
		ITM_Port32(31) = 6;
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <main+0x640>)
 8001660:	2206      	movs	r2, #6
 8001662:	601a      	str	r2, [r3, #0]

		// ------------ ASSEMBLY IMPLEMENTATION ------------
		//KalmanFilter(array_test, asm_output, &kstate, size);
		sub_c(array_test, asm_output, asm_diff, size);
 8001664:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001666:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001668:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <main+0x630>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4817      	ldr	r0, [pc, #92]	; (80016cc <main+0x644>)
 800166e:	f7ff fb1e 	bl	8000cae <sub_c>
		stdev_c(asm_diff, size, &asm_stdev);
 8001672:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001674:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <main+0x630>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800167c:	4619      	mov	r1, r3
 800167e:	f7ff fb72 	bl	8000d66 <stdev_c>
		avg_c(c_diff, size, &asm_diffavg);
 8001682:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001686:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <main+0x630>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800168e:	4619      	mov	r1, r3
 8001690:	f7ff fb38 	bl	8000d04 <avg_c>
		conv_c(array_test, asm_output, asm_conv, size);
 8001694:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001696:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <main+0x630>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	480b      	ldr	r0, [pc, #44]	; (80016cc <main+0x644>)
 800169e:	f7ff fbc8 	bl	8000e32 <conv_c>
		corr_c(array_test, asm_output, asm_corr, size);
 80016a2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80016a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80016a6:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <main+0x630>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4808      	ldr	r0, [pc, #32]	; (80016cc <main+0x644>)
 80016ac:	f7ff fc16 	bl	8000edc <corr_c>
		ITM_Port32(31) = 7;
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <main+0x640>)
 80016b2:	2207      	movs	r2, #7
 80016b4:	601a      	str	r2, [r3, #0]
  {
 80016b6:	e6fb      	b.n	80014b0 <main+0x428>
 80016b8:	20000194 	.word	0x20000194
 80016bc:	3dcccccd 	.word	0x3dcccccd
 80016c0:	40a00000 	.word	0x40a00000
 80016c4:	20000274 	.word	0x20000274
 80016c8:	e000007c 	.word	0xe000007c
 80016cc:	20000000 	.word	0x20000000

080016d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b096      	sub	sp, #88	; 0x58
 80016d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	2244      	movs	r2, #68	; 0x44
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 fc62 	bl	8003fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e4:	463b      	mov	r3, r7
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80016f2:	2000      	movs	r0, #0
 80016f4:	f000 fafa 	bl	8001cec <HAL_PWREx_ControlVoltageScaling>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80016fe:	f000 f8ab 	bl	8001858 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001702:	2310      	movs	r3, #16
 8001704:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001706:	2301      	movs	r3, #1
 8001708:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800170e:	2360      	movs	r3, #96	; 0x60
 8001710:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001712:	2302      	movs	r3, #2
 8001714:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001716:	2301      	movs	r3, #1
 8001718:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800171e:	233c      	movs	r3, #60	; 0x3c
 8001720:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001722:	2302      	movs	r3, #2
 8001724:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001726:	2302      	movs	r3, #2
 8001728:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800172a:	2302      	movs	r3, #2
 800172c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	4618      	mov	r0, r3
 8001734:	f000 fb7e 	bl	8001e34 <HAL_RCC_OscConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800173e:	f000 f88b 	bl	8001858 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001742:	230f      	movs	r3, #15
 8001744:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001746:	2303      	movs	r3, #3
 8001748:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001756:	463b      	mov	r3, r7
 8001758:	2105      	movs	r1, #5
 800175a:	4618      	mov	r0, r3
 800175c:	f000 ff90 	bl	8002680 <HAL_RCC_ClockConfig>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001766:	f000 f877 	bl	8001858 <Error_Handler>
  }
}
 800176a:	bf00      	nop
 800176c:	3758      	adds	r7, #88	; 0x58
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001792:	4b1e      	ldr	r3, [pc, #120]	; (800180c <MX_TIM2_Init+0x98>)
 8001794:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001798:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 40000;
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <MX_TIM2_Init+0x98>)
 800179c:	f649 4240 	movw	r2, #40000	; 0x9c40
 80017a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	4b1a      	ldr	r3, [pc, #104]	; (800180c <MX_TIM2_Init+0x98>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000;
 80017a8:	4b18      	ldr	r3, [pc, #96]	; (800180c <MX_TIM2_Init+0x98>)
 80017aa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80017ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b0:	4b16      	ldr	r3, [pc, #88]	; (800180c <MX_TIM2_Init+0x98>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <MX_TIM2_Init+0x98>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017bc:	4813      	ldr	r0, [pc, #76]	; (800180c <MX_TIM2_Init+0x98>)
 80017be:	f001 f9d7 	bl	8002b70 <HAL_TIM_Base_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80017c8:	f000 f846 	bl	8001858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017d2:	f107 0310 	add.w	r3, r7, #16
 80017d6:	4619      	mov	r1, r3
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <MX_TIM2_Init+0x98>)
 80017da:	f001 fa20 	bl	8002c1e <HAL_TIM_ConfigClockSource>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80017e4:	f000 f838 	bl	8001858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4619      	mov	r1, r3
 80017f4:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_TIM2_Init+0x98>)
 80017f6:	f001 fbff 	bl	8002ff8 <HAL_TIMEx_MasterConfigSynchronization>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001800:	f000 f82a 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001804:	bf00      	nop
 8001806:	3720      	adds	r7, #32
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000228 	.word	0x20000228

08001810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <MX_GPIO_Init+0x44>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <MX_GPIO_Init+0x44>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <MX_GPIO_Init+0x44>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <MX_GPIO_Init+0x44>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	4a08      	ldr	r2, [pc, #32]	; (8001854 <MX_GPIO_Init+0x44>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183a:	4b06      	ldr	r3, [pc, #24]	; (8001854 <MX_GPIO_Init+0x44>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	683b      	ldr	r3, [r7, #0]

}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000

08001858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800185c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800185e:	e7fe      	b.n	800185e <Error_Handler+0x6>

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <HAL_MspInit+0x44>)
 8001868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186a:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <HAL_MspInit+0x44>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6613      	str	r3, [r2, #96]	; 0x60
 8001872:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <HAL_MspInit+0x44>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <HAL_MspInit+0x44>)
 8001880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001882:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <HAL_MspInit+0x44>)
 8001884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001888:	6593      	str	r3, [r2, #88]	; 0x58
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_MspInit+0x44>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000

080018a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b8:	d10b      	bne.n	80018d2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <HAL_TIM_Base_MspInit+0x38>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018be:	4a08      	ldr	r2, [pc, #32]	; (80018e0 <HAL_TIM_Base_MspInit+0x38>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6593      	str	r3, [r2, #88]	; 0x58
 80018c6:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <HAL_TIM_Base_MspInit+0x38>)
 80018c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	40021000 	.word	0x40021000

080018e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <NMI_Handler+0x4>

080018ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ee:	e7fe      	b.n	80018ee <HardFault_Handler+0x4>

080018f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <MemManage_Handler+0x4>

080018f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fa:	e7fe      	b.n	80018fa <BusFault_Handler+0x4>

080018fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <UsageFault_Handler+0x4>

08001902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001930:	f000 f8b6 	bl	8001aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800193c:	4b17      	ldr	r3, [pc, #92]	; (800199c <SystemInit+0x64>)
 800193e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001942:	4a16      	ldr	r2, [pc, #88]	; (800199c <SystemInit+0x64>)
 8001944:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001948:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800194c:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <SystemInit+0x68>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <SystemInit+0x68>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <SystemInit+0x68>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <SystemInit+0x68>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a0f      	ldr	r2, [pc, #60]	; (80019a0 <SystemInit+0x68>)
 8001964:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001968:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800196c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <SystemInit+0x68>)
 8001970:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001974:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <SystemInit+0x68>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a09      	ldr	r2, [pc, #36]	; (80019a0 <SystemInit+0x68>)
 800197c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001980:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <SystemInit+0x68>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001988:	4b04      	ldr	r3, [pc, #16]	; (800199c <SystemInit+0x64>)
 800198a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800198e:	609a      	str	r2, [r3, #8]
#endif
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000ed00 	.word	0xe000ed00
 80019a0:	40021000 	.word	0x40021000

080019a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019a8:	f7ff ffc6 	bl	8001938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019ac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019ae:	e003      	b.n	80019b8 <LoopCopyDataInit>

080019b0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019b0:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80019b2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019b4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019b6:	3104      	adds	r1, #4

080019b8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80019b8:	480a      	ldr	r0, [pc, #40]	; (80019e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80019bc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80019be:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80019c0:	d3f6      	bcc.n	80019b0 <CopyDataInit>
	ldr	r2, =_sbss
 80019c2:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <LoopForever+0x12>)
	b	LoopFillZerobss
 80019c4:	e002      	b.n	80019cc <LoopFillZerobss>

080019c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80019c6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80019c8:	f842 3b04 	str.w	r3, [r2], #4

080019cc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80019cc:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <LoopForever+0x16>)
	cmp	r2, r3
 80019ce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80019d0:	d3f9      	bcc.n	80019c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d2:	f002 fac5 	bl	8003f60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019d6:	f7ff fb57 	bl	8001088 <main>

080019da <LoopForever>:

LoopForever:
    b LoopForever
 80019da:	e7fe      	b.n	80019da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019dc:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80019e0:	080042e4 	.word	0x080042e4
	ldr	r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80019e8:	2000020c 	.word	0x2000020c
	ldr	r2, =_sbss
 80019ec:	2000020c 	.word	0x2000020c
	ldr	r3, = _ebss
 80019f0:	2000028c 	.word	0x2000028c

080019f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019f4:	e7fe      	b.n	80019f4 <ADC1_IRQHandler>

080019f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a00:	2003      	movs	r0, #3
 8001a02:	f000 f91f 	bl	8001c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a06:	2000      	movs	r0, #0
 8001a08:	f000 f80e 	bl	8001a28 <HAL_InitTick>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d002      	beq.n	8001a18 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	71fb      	strb	r3, [r7, #7]
 8001a16:	e001      	b.n	8001a1c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a18:	f7ff ff22 	bl	8001860 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a30:	2300      	movs	r3, #0
 8001a32:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a34:	4b17      	ldr	r3, [pc, #92]	; (8001a94 <HAL_InitTick+0x6c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d023      	beq.n	8001a84 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a3c:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <HAL_InitTick+0x70>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b14      	ldr	r3, [pc, #80]	; (8001a94 <HAL_InitTick+0x6c>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4619      	mov	r1, r3
 8001a46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f91d 	bl	8001c92 <HAL_SYSTICK_Config>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10f      	bne.n	8001a7e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b0f      	cmp	r3, #15
 8001a62:	d809      	bhi.n	8001a78 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a64:	2200      	movs	r2, #0
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a6c:	f000 f8f5 	bl	8001c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a70:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <HAL_InitTick+0x74>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e007      	b.n	8001a88 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	e004      	b.n	8001a88 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	73fb      	strb	r3, [r7, #15]
 8001a82:	e001      	b.n	8001a88 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200001a0 	.word	0x200001a0
 8001a98:	20000198 	.word	0x20000198
 8001a9c:	2000019c 	.word	0x2000019c

08001aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <HAL_IncTick+0x20>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_IncTick+0x24>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a04      	ldr	r2, [pc, #16]	; (8001ac4 <HAL_IncTick+0x24>)
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	200001a0 	.word	0x200001a0
 8001ac4:	20000288 	.word	0x20000288

08001ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return uwTick;
 8001acc:	4b03      	ldr	r3, [pc, #12]	; (8001adc <HAL_GetTick+0x14>)
 8001ace:	681b      	ldr	r3, [r3, #0]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	20000288 	.word	0x20000288

08001ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af0:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <__NVIC_SetPriorityGrouping+0x44>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001af6:	68ba      	ldr	r2, [r7, #8]
 8001af8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001afc:	4013      	ands	r3, r2
 8001afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b12:	4a04      	ldr	r2, [pc, #16]	; (8001b24 <__NVIC_SetPriorityGrouping+0x44>)
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	60d3      	str	r3, [r2, #12]
}
 8001b18:	bf00      	nop
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b2c:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <__NVIC_GetPriorityGrouping+0x18>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	0a1b      	lsrs	r3, r3, #8
 8001b32:	f003 0307 	and.w	r3, r3, #7
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db0a      	blt.n	8001b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	490c      	ldr	r1, [pc, #48]	; (8001b90 <__NVIC_SetPriority+0x4c>)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	0112      	lsls	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	440b      	add	r3, r1
 8001b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b6c:	e00a      	b.n	8001b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4908      	ldr	r1, [pc, #32]	; (8001b94 <__NVIC_SetPriority+0x50>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3b04      	subs	r3, #4
 8001b7c:	0112      	lsls	r2, r2, #4
 8001b7e:	b2d2      	uxtb	r2, r2
 8001b80:	440b      	add	r3, r1
 8001b82:	761a      	strb	r2, [r3, #24]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	; 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f1c3 0307 	rsb	r3, r3, #7
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	bf28      	it	cs
 8001bb6:	2304      	movcs	r3, #4
 8001bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2b06      	cmp	r3, #6
 8001bc0:	d902      	bls.n	8001bc8 <NVIC_EncodePriority+0x30>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3b03      	subs	r3, #3
 8001bc6:	e000      	b.n	8001bca <NVIC_EncodePriority+0x32>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43d9      	mvns	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	4313      	orrs	r3, r2
         );
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3724      	adds	r7, #36	; 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c10:	d301      	bcc.n	8001c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <SysTick_Config+0x40>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1e:	210f      	movs	r1, #15
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c24:	f7ff ff8e 	bl	8001b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c28:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <SysTick_Config+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <SysTick_Config+0x40>)
 8001c30:	2207      	movs	r2, #7
 8001c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ff47 	bl	8001ae0 <__NVIC_SetPriorityGrouping>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c6c:	f7ff ff5c 	bl	8001b28 <__NVIC_GetPriorityGrouping>
 8001c70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	6978      	ldr	r0, [r7, #20]
 8001c78:	f7ff ff8e 	bl	8001b98 <NVIC_EncodePriority>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff5d 	bl	8001b44 <__NVIC_SetPriority>
}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffb0 	bl	8001c00 <SysTick_Config>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cbc:	d102      	bne.n	8001cc4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cc2:	e00b      	b.n	8001cdc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cd2:	d102      	bne.n	8001cda <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001cd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cd8:	e000      	b.n	8001cdc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001cda:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40007000 	.word	0x40007000

08001cec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d141      	bne.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cfa:	4b4b      	ldr	r3, [pc, #300]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d06:	d131      	bne.n	8001d6c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d08:	4b47      	ldr	r3, [pc, #284]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d0e:	4a46      	ldr	r2, [pc, #280]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d18:	4b43      	ldr	r3, [pc, #268]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d20:	4a41      	ldr	r2, [pc, #260]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001d28:	4b40      	ldr	r3, [pc, #256]	; (8001e2c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2232      	movs	r2, #50	; 0x32
 8001d2e:	fb02 f303 	mul.w	r3, r2, r3
 8001d32:	4a3f      	ldr	r2, [pc, #252]	; (8001e30 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d34:	fba2 2303 	umull	r2, r3, r2, r3
 8001d38:	0c9b      	lsrs	r3, r3, #18
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d3e:	e002      	b.n	8001d46 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d46:	4b38      	ldr	r3, [pc, #224]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d52:	d102      	bne.n	8001d5a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f2      	bne.n	8001d40 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d5a:	4b33      	ldr	r3, [pc, #204]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d66:	d158      	bne.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e057      	b.n	8001e1c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d6c:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d72:	4a2d      	ldr	r2, [pc, #180]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001d7c:	e04d      	b.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d84:	d141      	bne.n	8001e0a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d86:	4b28      	ldr	r3, [pc, #160]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d92:	d131      	bne.n	8001df8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d9a:	4a23      	ldr	r2, [pc, #140]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001da4:	4b20      	ldr	r3, [pc, #128]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001dac:	4a1e      	ldr	r2, [pc, #120]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001db2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2232      	movs	r2, #50	; 0x32
 8001dba:	fb02 f303 	mul.w	r3, r2, r3
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	; (8001e30 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc4:	0c9b      	lsrs	r3, r3, #18
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dca:	e002      	b.n	8001dd2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dde:	d102      	bne.n	8001de6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f2      	bne.n	8001dcc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df2:	d112      	bne.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e011      	b.n	8001e1c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001df8:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001e08:	e007      	b.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e18:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	40007000 	.word	0x40007000
 8001e2c:	20000198 	.word	0x20000198
 8001e30:	431bde83 	.word	0x431bde83

08001e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	f000 bc16 	b.w	8002674 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e48:	4ba0      	ldr	r3, [pc, #640]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
 8001e50:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e52:	4b9e      	ldr	r3, [pc, #632]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0310 	and.w	r3, r3, #16
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80e4 	beq.w	8002032 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d007      	beq.n	8001e80 <HAL_RCC_OscConfig+0x4c>
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2b0c      	cmp	r3, #12
 8001e74:	f040 808b 	bne.w	8001f8e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	f040 8087 	bne.w	8001f8e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e80:	4b92      	ldr	r3, [pc, #584]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_RCC_OscConfig+0x64>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e3ed      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a1a      	ldr	r2, [r3, #32]
 8001e9c:	4b8b      	ldr	r3, [pc, #556]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d004      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x7e>
 8001ea8:	4b88      	ldr	r3, [pc, #544]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001eb0:	e005      	b.n	8001ebe <HAL_RCC_OscConfig+0x8a>
 8001eb2:	4b86      	ldr	r3, [pc, #536]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb8:	091b      	lsrs	r3, r3, #4
 8001eba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d223      	bcs.n	8001f0a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 fd90 	bl	80029ec <RCC_SetFlashLatencyFromMSIRange>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e3ce      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ed6:	4b7d      	ldr	r3, [pc, #500]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a7c      	ldr	r2, [pc, #496]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001edc:	f043 0308 	orr.w	r3, r3, #8
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	4b7a      	ldr	r3, [pc, #488]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	4977      	ldr	r1, [pc, #476]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ef4:	4b75      	ldr	r3, [pc, #468]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	4972      	ldr	r1, [pc, #456]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
 8001f08:	e025      	b.n	8001f56 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f0a:	4b70      	ldr	r3, [pc, #448]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a6f      	ldr	r2, [pc, #444]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f10:	f043 0308 	orr.w	r3, r3, #8
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	4b6d      	ldr	r3, [pc, #436]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a1b      	ldr	r3, [r3, #32]
 8001f22:	496a      	ldr	r1, [pc, #424]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f28:	4b68      	ldr	r3, [pc, #416]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	021b      	lsls	r3, r3, #8
 8001f36:	4965      	ldr	r1, [pc, #404]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 fd50 	bl	80029ec <RCC_SetFlashLatencyFromMSIRange>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e38e      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f56:	f000 fcbf 	bl	80028d8 <HAL_RCC_GetSysClockFreq>
 8001f5a:	4601      	mov	r1, r0
 8001f5c:	4b5b      	ldr	r3, [pc, #364]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	4a5a      	ldr	r2, [pc, #360]	; (80020d0 <HAL_RCC_OscConfig+0x29c>)
 8001f68:	5cd3      	ldrb	r3, [r2, r3]
 8001f6a:	f003 031f 	and.w	r3, r3, #31
 8001f6e:	fa21 f303 	lsr.w	r3, r1, r3
 8001f72:	4a58      	ldr	r2, [pc, #352]	; (80020d4 <HAL_RCC_OscConfig+0x2a0>)
 8001f74:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f76:	4b58      	ldr	r3, [pc, #352]	; (80020d8 <HAL_RCC_OscConfig+0x2a4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fd54 	bl	8001a28 <HAL_InitTick>
 8001f80:	4603      	mov	r3, r0
 8001f82:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d052      	beq.n	8002030 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	e372      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d032      	beq.n	8001ffc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f96:	4b4d      	ldr	r3, [pc, #308]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a4c      	ldr	r2, [pc, #304]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fa2:	f7ff fd91 	bl	8001ac8 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001faa:	f7ff fd8d 	bl	8001ac8 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e35b      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fbc:	4b43      	ldr	r3, [pc, #268]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f0      	beq.n	8001faa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fc8:	4b40      	ldr	r3, [pc, #256]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a3f      	ldr	r2, [pc, #252]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fce:	f043 0308 	orr.w	r3, r3, #8
 8001fd2:	6013      	str	r3, [r2, #0]
 8001fd4:	4b3d      	ldr	r3, [pc, #244]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	493a      	ldr	r1, [pc, #232]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fe6:	4b39      	ldr	r3, [pc, #228]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	4935      	ldr	r1, [pc, #212]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	604b      	str	r3, [r1, #4]
 8001ffa:	e01a      	b.n	8002032 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ffc:	4b33      	ldr	r3, [pc, #204]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a32      	ldr	r2, [pc, #200]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002002:	f023 0301 	bic.w	r3, r3, #1
 8002006:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002008:	f7ff fd5e 	bl	8001ac8 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002010:	f7ff fd5a 	bl	8001ac8 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e328      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0x1dc>
 800202e:	e000      	b.n	8002032 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002030:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d073      	beq.n	8002126 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	2b08      	cmp	r3, #8
 8002042:	d005      	beq.n	8002050 <HAL_RCC_OscConfig+0x21c>
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	2b0c      	cmp	r3, #12
 8002048:	d10e      	bne.n	8002068 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d10b      	bne.n	8002068 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002050:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d063      	beq.n	8002124 <HAL_RCC_OscConfig+0x2f0>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d15f      	bne.n	8002124 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e305      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002070:	d106      	bne.n	8002080 <HAL_RCC_OscConfig+0x24c>
 8002072:	4b16      	ldr	r3, [pc, #88]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a15      	ldr	r2, [pc, #84]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	e01d      	b.n	80020bc <HAL_RCC_OscConfig+0x288>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002088:	d10c      	bne.n	80020a4 <HAL_RCC_OscConfig+0x270>
 800208a:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002094:	6013      	str	r3, [r2, #0]
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a0c      	ldr	r2, [pc, #48]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 800209c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	e00b      	b.n	80020bc <HAL_RCC_OscConfig+0x288>
 80020a4:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a08      	ldr	r2, [pc, #32]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 80020aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a05      	ldr	r2, [pc, #20]	; (80020cc <HAL_RCC_OscConfig+0x298>)
 80020b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01b      	beq.n	80020fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7ff fd00 	bl	8001ac8 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ca:	e010      	b.n	80020ee <HAL_RCC_OscConfig+0x2ba>
 80020cc:	40021000 	.word	0x40021000
 80020d0:	08004290 	.word	0x08004290
 80020d4:	20000198 	.word	0x20000198
 80020d8:	2000019c 	.word	0x2000019c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020dc:	f7ff fcf4 	bl	8001ac8 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b64      	cmp	r3, #100	; 0x64
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e2c2      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ee:	4baf      	ldr	r3, [pc, #700]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCC_OscConfig+0x2a8>
 80020fa:	e014      	b.n	8002126 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fc:	f7ff fce4 	bl	8001ac8 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002104:	f7ff fce0 	bl	8001ac8 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b64      	cmp	r3, #100	; 0x64
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e2ae      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002116:	4ba5      	ldr	r3, [pc, #660]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x2d0>
 8002122:	e000      	b.n	8002126 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d060      	beq.n	80021f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	2b04      	cmp	r3, #4
 8002136:	d005      	beq.n	8002144 <HAL_RCC_OscConfig+0x310>
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d119      	bne.n	8002172 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d116      	bne.n	8002172 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002144:	4b99      	ldr	r3, [pc, #612]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800214c:	2b00      	cmp	r3, #0
 800214e:	d005      	beq.n	800215c <HAL_RCC_OscConfig+0x328>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e28b      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800215c:	4b93      	ldr	r3, [pc, #588]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	061b      	lsls	r3, r3, #24
 800216a:	4990      	ldr	r1, [pc, #576]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800216c:	4313      	orrs	r3, r2
 800216e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002170:	e040      	b.n	80021f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d023      	beq.n	80021c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800217a:	4b8c      	ldr	r3, [pc, #560]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a8b      	ldr	r2, [pc, #556]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002184:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002186:	f7ff fc9f 	bl	8001ac8 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218e:	f7ff fc9b 	bl	8001ac8 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e269      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021a0:	4b82      	ldr	r3, [pc, #520]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ac:	4b7f      	ldr	r3, [pc, #508]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	061b      	lsls	r3, r3, #24
 80021ba:	497c      	ldr	r1, [pc, #496]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	604b      	str	r3, [r1, #4]
 80021c0:	e018      	b.n	80021f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c2:	4b7a      	ldr	r3, [pc, #488]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a79      	ldr	r2, [pc, #484]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ce:	f7ff fc7b 	bl	8001ac8 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d6:	f7ff fc77 	bl	8001ac8 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e245      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021e8:	4b70      	ldr	r3, [pc, #448]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0308 	and.w	r3, r3, #8
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d03c      	beq.n	800227a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d01c      	beq.n	8002242 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002208:	4b68      	ldr	r3, [pc, #416]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800220a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800220e:	4a67      	ldr	r2, [pc, #412]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002218:	f7ff fc56 	bl	8001ac8 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002220:	f7ff fc52 	bl	8001ac8 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e220      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002232:	4b5e      	ldr	r3, [pc, #376]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0ef      	beq.n	8002220 <HAL_RCC_OscConfig+0x3ec>
 8002240:	e01b      	b.n	800227a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002242:	4b5a      	ldr	r3, [pc, #360]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002244:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002248:	4a58      	ldr	r2, [pc, #352]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800224a:	f023 0301 	bic.w	r3, r3, #1
 800224e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002252:	f7ff fc39 	bl	8001ac8 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800225a:	f7ff fc35 	bl	8001ac8 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e203      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800226c:	4b4f      	ldr	r3, [pc, #316]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800226e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1ef      	bne.n	800225a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 80a6 	beq.w	80023d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800228c:	4b47      	ldr	r3, [pc, #284]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10d      	bne.n	80022b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002298:	4b44      	ldr	r3, [pc, #272]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	4a43      	ldr	r2, [pc, #268]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800229e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a2:	6593      	str	r3, [r2, #88]	; 0x58
 80022a4:	4b41      	ldr	r3, [pc, #260]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b0:	2301      	movs	r3, #1
 80022b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b4:	4b3e      	ldr	r3, [pc, #248]	; (80023b0 <HAL_RCC_OscConfig+0x57c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d118      	bne.n	80022f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022c0:	4b3b      	ldr	r3, [pc, #236]	; (80023b0 <HAL_RCC_OscConfig+0x57c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a3a      	ldr	r2, [pc, #232]	; (80023b0 <HAL_RCC_OscConfig+0x57c>)
 80022c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022cc:	f7ff fbfc 	bl	8001ac8 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022d4:	f7ff fbf8 	bl	8001ac8 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e1c6      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022e6:	4b32      	ldr	r3, [pc, #200]	; (80023b0 <HAL_RCC_OscConfig+0x57c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d108      	bne.n	800230c <HAL_RCC_OscConfig+0x4d8>
 80022fa:	4b2c      	ldr	r3, [pc, #176]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 80022fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002300:	4a2a      	ldr	r2, [pc, #168]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800230a:	e024      	b.n	8002356 <HAL_RCC_OscConfig+0x522>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	2b05      	cmp	r3, #5
 8002312:	d110      	bne.n	8002336 <HAL_RCC_OscConfig+0x502>
 8002314:	4b25      	ldr	r3, [pc, #148]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231a:	4a24      	ldr	r2, [pc, #144]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002324:	4b21      	ldr	r3, [pc, #132]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002326:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232a:	4a20      	ldr	r2, [pc, #128]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002334:	e00f      	b.n	8002356 <HAL_RCC_OscConfig+0x522>
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233c:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002346:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 8002348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234c:	4a17      	ldr	r2, [pc, #92]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800234e:	f023 0304 	bic.w	r3, r3, #4
 8002352:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d016      	beq.n	800238c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235e:	f7ff fbb3 	bl	8001ac8 <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002364:	e00a      	b.n	800237c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002366:	f7ff fbaf 	bl	8001ac8 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	f241 3288 	movw	r2, #5000	; 0x1388
 8002374:	4293      	cmp	r3, r2
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e17b      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_RCC_OscConfig+0x578>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0ed      	beq.n	8002366 <HAL_RCC_OscConfig+0x532>
 800238a:	e01a      	b.n	80023c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238c:	f7ff fb9c 	bl	8001ac8 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002392:	e00f      	b.n	80023b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002394:	f7ff fb98 	bl	8001ac8 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d906      	bls.n	80023b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e164      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000
 80023b0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023b4:	4ba8      	ldr	r3, [pc, #672]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1e8      	bne.n	8002394 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023c2:	7ffb      	ldrb	r3, [r7, #31]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d105      	bne.n	80023d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c8:	4ba3      	ldr	r3, [pc, #652]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023cc:	4aa2      	ldr	r2, [pc, #648]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80023ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023d2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0320 	and.w	r3, r3, #32
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d03c      	beq.n	800245a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01c      	beq.n	8002422 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023e8:	4b9b      	ldr	r3, [pc, #620]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80023ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023ee:	4a9a      	ldr	r2, [pc, #616]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7ff fb66 	bl	8001ac8 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002400:	f7ff fb62 	bl	8001ac8 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e130      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002412:	4b91      	ldr	r3, [pc, #580]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002414:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0ef      	beq.n	8002400 <HAL_RCC_OscConfig+0x5cc>
 8002420:	e01b      	b.n	800245a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002422:	4b8d      	ldr	r3, [pc, #564]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002424:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002428:	4a8b      	ldr	r2, [pc, #556]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 800242a:	f023 0301 	bic.w	r3, r3, #1
 800242e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002432:	f7ff fb49 	bl	8001ac8 <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800243a:	f7ff fb45 	bl	8001ac8 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e113      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800244c:	4b82      	ldr	r3, [pc, #520]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 800244e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1ef      	bne.n	800243a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8107 	beq.w	8002672 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	2b02      	cmp	r3, #2
 800246a:	f040 80cb 	bne.w	8002604 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800246e:	4b7a      	ldr	r3, [pc, #488]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f003 0203 	and.w	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247e:	429a      	cmp	r2, r3
 8002480:	d12c      	bne.n	80024dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248c:	3b01      	subs	r3, #1
 800248e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002490:	429a      	cmp	r2, r3
 8002492:	d123      	bne.n	80024dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d11b      	bne.n	80024dc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d113      	bne.n	80024dc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024be:	085b      	lsrs	r3, r3, #1
 80024c0:	3b01      	subs	r3, #1
 80024c2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d109      	bne.n	80024dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	085b      	lsrs	r3, r3, #1
 80024d4:	3b01      	subs	r3, #1
 80024d6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d8:	429a      	cmp	r2, r3
 80024da:	d06d      	beq.n	80025b8 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	2b0c      	cmp	r3, #12
 80024e0:	d068      	beq.n	80025b4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024e2:	4b5d      	ldr	r3, [pc, #372]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d105      	bne.n	80024fa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80024ee:	4b5a      	ldr	r3, [pc, #360]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e0ba      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024fe:	4b56      	ldr	r3, [pc, #344]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a55      	ldr	r2, [pc, #340]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002504:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002508:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800250a:	f7ff fadd 	bl	8001ac8 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002512:	f7ff fad9 	bl	8001ac8 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0a7      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002524:	4b4c      	ldr	r3, [pc, #304]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1f0      	bne.n	8002512 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002530:	4b49      	ldr	r3, [pc, #292]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	4b49      	ldr	r3, [pc, #292]	; (800265c <HAL_RCC_OscConfig+0x828>)
 8002536:	4013      	ands	r3, r2
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002540:	3a01      	subs	r2, #1
 8002542:	0112      	lsls	r2, r2, #4
 8002544:	4311      	orrs	r1, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800254a:	0212      	lsls	r2, r2, #8
 800254c:	4311      	orrs	r1, r2
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002552:	0852      	lsrs	r2, r2, #1
 8002554:	3a01      	subs	r2, #1
 8002556:	0552      	lsls	r2, r2, #21
 8002558:	4311      	orrs	r1, r2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800255e:	0852      	lsrs	r2, r2, #1
 8002560:	3a01      	subs	r2, #1
 8002562:	0652      	lsls	r2, r2, #25
 8002564:	4311      	orrs	r1, r2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800256a:	06d2      	lsls	r2, r2, #27
 800256c:	430a      	orrs	r2, r1
 800256e:	493a      	ldr	r1, [pc, #232]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002570:	4313      	orrs	r3, r2
 8002572:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002574:	4b38      	ldr	r3, [pc, #224]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a37      	ldr	r2, [pc, #220]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 800257a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800257e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002580:	4b35      	ldr	r3, [pc, #212]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a34      	ldr	r2, [pc, #208]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002586:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800258a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800258c:	f7ff fa9c 	bl	8001ac8 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002594:	f7ff fa98 	bl	8001ac8 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e066      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a6:	4b2c      	ldr	r3, [pc, #176]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025b2:	e05e      	b.n	8002672 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e05d      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025b8:	4b27      	ldr	r3, [pc, #156]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d156      	bne.n	8002672 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025c4:	4b24      	ldr	r3, [pc, #144]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a23      	ldr	r2, [pc, #140]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4a20      	ldr	r2, [pc, #128]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025dc:	f7ff fa74 	bl	8001ac8 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7ff fa70 	bl	8001ac8 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e03e      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f6:	4b18      	ldr	r3, [pc, #96]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0x7b0>
 8002602:	e036      	b.n	8002672 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	2b0c      	cmp	r3, #12
 8002608:	d031      	beq.n	800266e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260a:	4b13      	ldr	r3, [pc, #76]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002610:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002614:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002616:	4b10      	ldr	r3, [pc, #64]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d105      	bne.n	800262e <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002622:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	4a0c      	ldr	r2, [pc, #48]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002628:	f023 0303 	bic.w	r3, r3, #3
 800262c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800262e:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	4a09      	ldr	r2, [pc, #36]	; (8002658 <HAL_RCC_OscConfig+0x824>)
 8002634:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800263c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7ff fa43 	bl	8001ac8 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	e00c      	b.n	8002660 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7ff fa3f 	bl	8001ac8 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d905      	bls.n	8002660 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e00d      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
 8002658:	40021000 	.word	0x40021000
 800265c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002660:	4b06      	ldr	r3, [pc, #24]	; (800267c <HAL_RCC_OscConfig+0x848>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ec      	bne.n	8002646 <HAL_RCC_OscConfig+0x812>
 800266c:	e001      	b.n	8002672 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40021000 	.word	0x40021000

08002680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e10f      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002698:	4b89      	ldr	r3, [pc, #548]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 030f 	and.w	r3, r3, #15
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d910      	bls.n	80026c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b86      	ldr	r3, [pc, #536]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 020f 	bic.w	r2, r3, #15
 80026ae:	4984      	ldr	r1, [pc, #528]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b6:	4b82      	ldr	r3, [pc, #520]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d001      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e0f7      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 8089 	beq.w	80027e8 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b03      	cmp	r3, #3
 80026dc:	d133      	bne.n	8002746 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026de:	4b79      	ldr	r3, [pc, #484]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e0e4      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80026ee:	f000 f9d7 	bl	8002aa0 <RCC_GetSysClockFreqFromPLLSource>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4b74      	ldr	r3, [pc, #464]	; (80028c8 <HAL_RCC_ClockConfig+0x248>)
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d955      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80026fa:	4b72      	ldr	r3, [pc, #456]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10a      	bne.n	800271c <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002706:	4b6f      	ldr	r3, [pc, #444]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800270e:	4a6d      	ldr	r2, [pc, #436]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002714:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	e044      	b.n	80027a6 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d03e      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x126>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d13a      	bne.n	80027a6 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002730:	4b64      	ldr	r3, [pc, #400]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002738:	4a62      	ldr	r2, [pc, #392]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 800273a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800273e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	e02f      	b.n	80027a6 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d107      	bne.n	800275e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800274e:	4b5d      	ldr	r3, [pc, #372]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d115      	bne.n	8002786 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e0ac      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d107      	bne.n	8002776 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002766:	4b57      	ldr	r3, [pc, #348]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d109      	bne.n	8002786 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e0a0      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002776:	4b53      	ldr	r3, [pc, #332]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e098      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002786:	f000 f8a7 	bl	80028d8 <HAL_RCC_GetSysClockFreq>
 800278a:	4602      	mov	r2, r0
 800278c:	4b4e      	ldr	r3, [pc, #312]	; (80028c8 <HAL_RCC_ClockConfig+0x248>)
 800278e:	429a      	cmp	r2, r3
 8002790:	d909      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002792:	4b4c      	ldr	r3, [pc, #304]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800279a:	4a4a      	ldr	r2, [pc, #296]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 800279c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027a6:	4b47      	ldr	r3, [pc, #284]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f023 0203 	bic.w	r2, r3, #3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	4944      	ldr	r1, [pc, #272]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b8:	f7ff f986 	bl	8001ac8 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027be:	e00a      	b.n	80027d6 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c0:	f7ff f982 	bl	8001ac8 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e070      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d6:	4b3b      	ldr	r3, [pc, #236]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 020c 	and.w	r2, r3, #12
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d1eb      	bne.n	80027c0 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d009      	beq.n	8002808 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f4:	4b33      	ldr	r3, [pc, #204]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	4930      	ldr	r1, [pc, #192]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002802:	4313      	orrs	r3, r2
 8002804:	608b      	str	r3, [r1, #8]
 8002806:	e008      	b.n	800281a <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	2b80      	cmp	r3, #128	; 0x80
 800280c:	d105      	bne.n	800281a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800280e:	4b2d      	ldr	r3, [pc, #180]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	4a2c      	ldr	r2, [pc, #176]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002814:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002818:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800281a:	4b29      	ldr	r3, [pc, #164]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	429a      	cmp	r2, r3
 8002826:	d210      	bcs.n	800284a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002828:	4b25      	ldr	r3, [pc, #148]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f023 020f 	bic.w	r2, r3, #15
 8002830:	4923      	ldr	r1, [pc, #140]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002838:	4b21      	ldr	r3, [pc, #132]	; (80028c0 <HAL_RCC_ClockConfig+0x240>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d001      	beq.n	800284a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e036      	b.n	80028b8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b00      	cmp	r3, #0
 8002854:	d008      	beq.n	8002868 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002856:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	4918      	ldr	r1, [pc, #96]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0308 	and.w	r3, r3, #8
 8002870:	2b00      	cmp	r3, #0
 8002872:	d009      	beq.n	8002888 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002874:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4910      	ldr	r1, [pc, #64]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002884:	4313      	orrs	r3, r2
 8002886:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002888:	f000 f826 	bl	80028d8 <HAL_RCC_GetSysClockFreq>
 800288c:	4601      	mov	r1, r0
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <HAL_RCC_ClockConfig+0x244>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	091b      	lsrs	r3, r3, #4
 8002894:	f003 030f 	and.w	r3, r3, #15
 8002898:	4a0c      	ldr	r2, [pc, #48]	; (80028cc <HAL_RCC_ClockConfig+0x24c>)
 800289a:	5cd3      	ldrb	r3, [r2, r3]
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	fa21 f303 	lsr.w	r3, r1, r3
 80028a4:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <HAL_RCC_ClockConfig+0x250>)
 80028a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <HAL_RCC_ClockConfig+0x254>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff f8bb 	bl	8001a28 <HAL_InitTick>
 80028b2:	4603      	mov	r3, r0
 80028b4:	73fb      	strb	r3, [r7, #15]

  return status;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40022000 	.word	0x40022000
 80028c4:	40021000 	.word	0x40021000
 80028c8:	04c4b400 	.word	0x04c4b400
 80028cc:	08004290 	.word	0x08004290
 80028d0:	20000198 	.word	0x20000198
 80028d4:	2000019c 	.word	0x2000019c

080028d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	; 0x24
 80028dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
 80028e2:	2300      	movs	r3, #0
 80028e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028e6:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028f0:	4b3a      	ldr	r3, [pc, #232]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	f003 0303 	and.w	r3, r3, #3
 80028f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d005      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0x34>
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	2b0c      	cmp	r3, #12
 8002904:	d121      	bne.n	800294a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d11e      	bne.n	800294a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800290c:	4b33      	ldr	r3, [pc, #204]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b00      	cmp	r3, #0
 8002916:	d107      	bne.n	8002928 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002918:	4b30      	ldr	r3, [pc, #192]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 800291a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800291e:	0a1b      	lsrs	r3, r3, #8
 8002920:	f003 030f 	and.w	r3, r3, #15
 8002924:	61fb      	str	r3, [r7, #28]
 8002926:	e005      	b.n	8002934 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002928:	4b2c      	ldr	r3, [pc, #176]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002934:	4a2a      	ldr	r2, [pc, #168]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800293c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10d      	bne.n	8002960 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002948:	e00a      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b04      	cmp	r3, #4
 800294e:	d102      	bne.n	8002956 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002950:	4b24      	ldr	r3, [pc, #144]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002952:	61bb      	str	r3, [r7, #24]
 8002954:	e004      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	2b08      	cmp	r3, #8
 800295a:	d101      	bne.n	8002960 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800295c:	4b22      	ldr	r3, [pc, #136]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800295e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2b0c      	cmp	r3, #12
 8002964:	d133      	bne.n	80029ce <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002966:	4b1d      	ldr	r3, [pc, #116]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d002      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0xa4>
 8002976:	2b03      	cmp	r3, #3
 8002978:	d003      	beq.n	8002982 <HAL_RCC_GetSysClockFreq+0xaa>
 800297a:	e005      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800297c:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800297e:	617b      	str	r3, [r7, #20]
      break;
 8002980:	e005      	b.n	800298e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002982:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002984:	617b      	str	r3, [r7, #20]
      break;
 8002986:	e002      	b.n	800298e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	617b      	str	r3, [r7, #20]
      break;
 800298c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800298e:	4b13      	ldr	r3, [pc, #76]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	091b      	lsrs	r3, r3, #4
 8002994:	f003 030f 	and.w	r3, r3, #15
 8002998:	3301      	adds	r3, #1
 800299a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800299c:	4b0f      	ldr	r3, [pc, #60]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	0a1b      	lsrs	r3, r3, #8
 80029a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	fb02 f203 	mul.w	r2, r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029b4:	4b09      	ldr	r3, [pc, #36]	; (80029dc <HAL_RCC_GetSysClockFreq+0x104>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	0e5b      	lsrs	r3, r3, #25
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	3301      	adds	r3, #1
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029cc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80029ce:	69bb      	ldr	r3, [r7, #24]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3724      	adds	r7, #36	; 0x24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	40021000 	.word	0x40021000
 80029e0:	080042a0 	.word	0x080042a0
 80029e4:	00f42400 	.word	0x00f42400
 80029e8:	007a1200 	.word	0x007a1200

080029ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029f4:	2300      	movs	r3, #0
 80029f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029f8:	4b27      	ldr	r3, [pc, #156]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a04:	f7ff f952 	bl	8001cac <HAL_PWREx_GetVoltageRange>
 8002a08:	6178      	str	r0, [r7, #20]
 8002a0a:	e014      	b.n	8002a36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a0c:	4b22      	ldr	r3, [pc, #136]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a10:	4a21      	ldr	r2, [pc, #132]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a16:	6593      	str	r3, [r2, #88]	; 0x58
 8002a18:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a24:	f7ff f942 	bl	8001cac <HAL_PWREx_GetVoltageRange>
 8002a28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a2a:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a2e:	4a1a      	ldr	r2, [pc, #104]	; (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a34:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a3c:	d10b      	bne.n	8002a56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b80      	cmp	r3, #128	; 0x80
 8002a42:	d913      	bls.n	8002a6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2ba0      	cmp	r3, #160	; 0xa0
 8002a48:	d902      	bls.n	8002a50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	e00d      	b.n	8002a6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a50:	2301      	movs	r3, #1
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	e00a      	b.n	8002a6c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b7f      	cmp	r3, #127	; 0x7f
 8002a5a:	d902      	bls.n	8002a62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	613b      	str	r3, [r7, #16]
 8002a60:	e004      	b.n	8002a6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b70      	cmp	r3, #112	; 0x70
 8002a66:	d101      	bne.n	8002a6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a68:	2301      	movs	r3, #1
 8002a6a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f023 020f 	bic.w	r2, r3, #15
 8002a74:	4909      	ldr	r1, [pc, #36]	; (8002a9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a7c:	4b07      	ldr	r3, [pc, #28]	; (8002a9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 030f 	and.w	r3, r3, #15
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d001      	beq.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40022000 	.word	0x40022000

08002aa0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8002aaa:	4b2d      	ldr	r3, [pc, #180]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d118      	bne.n	8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d107      	bne.n	8002ad2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ac2:	4b27      	ldr	r3, [pc, #156]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac8:	0a1b      	lsrs	r3, r3, #8
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e005      	b.n	8002ade <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ad2:	4b23      	ldr	r3, [pc, #140]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	091b      	lsrs	r3, r3, #4
 8002ad8:	f003 030f 	and.w	r3, r3, #15
 8002adc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ade:	4a21      	ldr	r2, [pc, #132]	; (8002b64 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d002      	beq.n	8002afe <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d003      	beq.n	8002b04 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8002afc:	e005      	b.n	8002b0a <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002afe:	4b1a      	ldr	r3, [pc, #104]	; (8002b68 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002b00:	613b      	str	r3, [r7, #16]
    break;
 8002b02:	e005      	b.n	8002b10 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002b04:	4b19      	ldr	r3, [pc, #100]	; (8002b6c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002b06:	613b      	str	r3, [r7, #16]
    break;
 8002b08:	e002      	b.n	8002b10 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	613b      	str	r3, [r7, #16]
    break;
 8002b0e:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b10:	4b13      	ldr	r3, [pc, #76]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b1e:	4b10      	ldr	r3, [pc, #64]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	0a1b      	lsrs	r3, r3, #8
 8002b24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	fb02 f203 	mul.w	r2, r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b34:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b36:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	0e5b      	lsrs	r3, r3, #25
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	3301      	adds	r3, #1
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4e:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002b50:	683b      	ldr	r3, [r7, #0]
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
 8002b64:	080042a0 	.word	0x080042a0
 8002b68:	00f42400 	.word	0x00f42400
 8002b6c:	007a1200 	.word	0x007a1200

08002b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e049      	b.n	8002c16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d106      	bne.n	8002b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7fe fe86 	bl	80018a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3304      	adds	r3, #4
 8002bac:	4619      	mov	r1, r3
 8002bae:	4610      	mov	r0, r2
 8002bb0:	f000 f8ee 	bl	8002d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_TIM_ConfigClockSource+0x18>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e0a8      	b.n	8002d88 <HAL_TIM_ConfigClockSource+0x16a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2202      	movs	r2, #2
 8002c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c54:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c58:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c60:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b40      	cmp	r3, #64	; 0x40
 8002c70:	d067      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x124>
 8002c72:	2b40      	cmp	r3, #64	; 0x40
 8002c74:	d80b      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x70>
 8002c76:	2b10      	cmp	r3, #16
 8002c78:	d073      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
 8002c7a:	2b10      	cmp	r3, #16
 8002c7c:	d802      	bhi.n	8002c84 <HAL_TIM_ConfigClockSource+0x66>
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d06f      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002c82:	e078      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d06c      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
 8002c88:	2b30      	cmp	r3, #48	; 0x30
 8002c8a:	d06a      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002c8c:	e073      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002c8e:	2b70      	cmp	r3, #112	; 0x70
 8002c90:	d00d      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0x90>
 8002c92:	2b70      	cmp	r3, #112	; 0x70
 8002c94:	d804      	bhi.n	8002ca0 <HAL_TIM_ConfigClockSource+0x82>
 8002c96:	2b50      	cmp	r3, #80	; 0x50
 8002c98:	d033      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0xe4>
 8002c9a:	2b60      	cmp	r3, #96	; 0x60
 8002c9c:	d041      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002c9e:	e06a      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca4:	d066      	beq.n	8002d74 <HAL_TIM_ConfigClockSource+0x156>
 8002ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002caa:	d017      	beq.n	8002cdc <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002cac:	e063      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f000 f97b 	bl	8002fb8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002cd0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	609a      	str	r2, [r3, #8]
      break;
 8002cda:	e04c      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6899      	ldr	r1, [r3, #8]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f000 f964 	bl	8002fb8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cfe:	609a      	str	r2, [r3, #8]
      break;
 8002d00:	e039      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f000 f8d8 	bl	8002ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2150      	movs	r1, #80	; 0x50
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 f931 	bl	8002f82 <TIM_ITRx_SetConfig>
      break;
 8002d20:	e029      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f000 f8f7 	bl	8002f22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2160      	movs	r1, #96	; 0x60
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 f921 	bl	8002f82 <TIM_ITRx_SetConfig>
      break;
 8002d40:	e019      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	6859      	ldr	r1, [r3, #4]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f000 f8b8 	bl	8002ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2140      	movs	r1, #64	; 0x40
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f911 	bl	8002f82 <TIM_ITRx_SetConfig>
      break;
 8002d60:	e009      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	f000 f908 	bl	8002f82 <TIM_ITRx_SetConfig>
        break;
 8002d72:	e000      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002d74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a40      	ldr	r2, [pc, #256]	; (8002ea4 <TIM_Base_SetConfig+0x114>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d013      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dae:	d00f      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a3d      	ldr	r2, [pc, #244]	; (8002ea8 <TIM_Base_SetConfig+0x118>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00b      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a3c      	ldr	r2, [pc, #240]	; (8002eac <TIM_Base_SetConfig+0x11c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d007      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a3b      	ldr	r2, [pc, #236]	; (8002eb0 <TIM_Base_SetConfig+0x120>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d003      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a3a      	ldr	r2, [pc, #232]	; (8002eb4 <TIM_Base_SetConfig+0x124>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d108      	bne.n	8002de2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a2f      	ldr	r2, [pc, #188]	; (8002ea4 <TIM_Base_SetConfig+0x114>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d01f      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df0:	d01b      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a2c      	ldr	r2, [pc, #176]	; (8002ea8 <TIM_Base_SetConfig+0x118>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d017      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a2b      	ldr	r2, [pc, #172]	; (8002eac <TIM_Base_SetConfig+0x11c>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d013      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a2a      	ldr	r2, [pc, #168]	; (8002eb0 <TIM_Base_SetConfig+0x120>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00f      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a29      	ldr	r2, [pc, #164]	; (8002eb4 <TIM_Base_SetConfig+0x124>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d00b      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a28      	ldr	r2, [pc, #160]	; (8002eb8 <TIM_Base_SetConfig+0x128>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d007      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a27      	ldr	r2, [pc, #156]	; (8002ebc <TIM_Base_SetConfig+0x12c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d003      	beq.n	8002e2a <TIM_Base_SetConfig+0x9a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a26      	ldr	r2, [pc, #152]	; (8002ec0 <TIM_Base_SetConfig+0x130>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d108      	bne.n	8002e3c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a10      	ldr	r2, [pc, #64]	; (8002ea4 <TIM_Base_SetConfig+0x114>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00f      	beq.n	8002e88 <TIM_Base_SetConfig+0xf8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a12      	ldr	r2, [pc, #72]	; (8002eb4 <TIM_Base_SetConfig+0x124>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d00b      	beq.n	8002e88 <TIM_Base_SetConfig+0xf8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a11      	ldr	r2, [pc, #68]	; (8002eb8 <TIM_Base_SetConfig+0x128>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d007      	beq.n	8002e88 <TIM_Base_SetConfig+0xf8>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a10      	ldr	r2, [pc, #64]	; (8002ebc <TIM_Base_SetConfig+0x12c>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d003      	beq.n	8002e88 <TIM_Base_SetConfig+0xf8>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a0f      	ldr	r2, [pc, #60]	; (8002ec0 <TIM_Base_SetConfig+0x130>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d103      	bne.n	8002e90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	615a      	str	r2, [r3, #20]
}
 8002e96:	bf00      	nop
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	40012c00 	.word	0x40012c00
 8002ea8:	40000400 	.word	0x40000400
 8002eac:	40000800 	.word	0x40000800
 8002eb0:	40000c00 	.word	0x40000c00
 8002eb4:	40013400 	.word	0x40013400
 8002eb8:	40014000 	.word	0x40014000
 8002ebc:	40014400 	.word	0x40014400
 8002ec0:	40014800 	.word	0x40014800

08002ec4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b087      	sub	sp, #28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	f023 0201 	bic.w	r2, r3, #1
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f023 030a 	bic.w	r3, r3, #10
 8002f00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	621a      	str	r2, [r3, #32]
}
 8002f16:	bf00      	nop
 8002f18:	371c      	adds	r7, #28
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b087      	sub	sp, #28
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	f023 0210 	bic.w	r2, r3, #16
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	031b      	lsls	r3, r3, #12
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	621a      	str	r2, [r3, #32]
}
 8002f76:	bf00      	nop
 8002f78:	371c      	adds	r7, #28
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f043 0307 	orr.w	r3, r3, #7
 8002fa4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	609a      	str	r2, [r3, #8]
}
 8002fac:	bf00      	nop
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	021a      	lsls	r2, r3, #8
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	609a      	str	r2, [r3, #8]
}
 8002fec:	bf00      	nop
 8002fee:	371c      	adds	r7, #28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800300c:	2302      	movs	r3, #2
 800300e:	e068      	b.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a2e      	ldr	r2, [pc, #184]	; (80030f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a2d      	ldr	r2, [pc, #180]	; (80030f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d108      	bne.n	8003056 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800304a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800305c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1e      	ldr	r2, [pc, #120]	; (80030f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d01d      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003082:	d018      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a1b      	ldr	r2, [pc, #108]	; (80030f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d013      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a1a      	ldr	r2, [pc, #104]	; (80030fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d00e      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a18      	ldr	r2, [pc, #96]	; (8003100 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d009      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a13      	ldr	r2, [pc, #76]	; (80030f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d004      	beq.n	80030b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a14      	ldr	r2, [pc, #80]	; (8003104 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d10c      	bne.n	80030d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40012c00 	.word	0x40012c00
 80030f4:	40013400 	.word	0x40013400
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800
 8003100:	40000c00 	.word	0x40000c00
 8003104:	40014000 	.word	0x40014000

08003108 <arm_std_f32>:
 8003108:	2901      	cmp	r1, #1
 800310a:	d97d      	bls.n	8003208 <arm_std_f32+0x100>
 800310c:	b530      	push	{r4, r5, lr}
 800310e:	ed2d 8b02 	vpush	{d8}
 8003112:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8003218 <arm_std_f32+0x110>
 8003116:	088d      	lsrs	r5, r1, #2
 8003118:	b083      	sub	sp, #12
 800311a:	eef0 4a47 	vmov.f32	s9, s14
 800311e:	d028      	beq.n	8003172 <arm_std_f32+0x6a>
 8003120:	f100 0310 	add.w	r3, r0, #16
 8003124:	462c      	mov	r4, r5
 8003126:	ed53 7a04 	vldr	s15, [r3, #-16]
 800312a:	ed13 5a03 	vldr	s10, [r3, #-12]
 800312e:	ed53 5a02 	vldr	s11, [r3, #-8]
 8003132:	ed13 6a01 	vldr	s12, [r3, #-4]
 8003136:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800313a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800313e:	ee36 7a87 	vadd.f32	s14, s13, s14
 8003142:	ee65 6a05 	vmul.f32	s13, s10, s10
 8003146:	ee77 7a85 	vadd.f32	s15, s15, s10
 800314a:	ee76 6a87 	vadd.f32	s13, s13, s14
 800314e:	ee25 7aa5 	vmul.f32	s14, s11, s11
 8003152:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003156:	ee77 6a26 	vadd.f32	s13, s14, s13
 800315a:	ee26 7a06 	vmul.f32	s14, s12, s12
 800315e:	3c01      	subs	r4, #1
 8003160:	ee77 4a86 	vadd.f32	s9, s15, s12
 8003164:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003168:	f103 0310 	add.w	r3, r3, #16
 800316c:	d1db      	bne.n	8003126 <arm_std_f32+0x1e>
 800316e:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8003172:	f011 0303 	ands.w	r3, r1, #3
 8003176:	d01b      	beq.n	80031b0 <arm_std_f32+0xa8>
 8003178:	edd0 7a00 	vldr	s15, [r0]
 800317c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8003180:	3b01      	subs	r3, #1
 8003182:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8003186:	ee37 7a26 	vadd.f32	s14, s14, s13
 800318a:	d011      	beq.n	80031b0 <arm_std_f32+0xa8>
 800318c:	edd0 7a01 	vldr	s15, [r0, #4]
 8003190:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8003194:	2b01      	cmp	r3, #1
 8003196:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800319a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800319e:	d007      	beq.n	80031b0 <arm_std_f32+0xa8>
 80031a0:	edd0 7a02 	vldr	s15, [r0, #8]
 80031a4:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80031a8:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80031ac:	ee37 7a26 	vadd.f32	s14, s14, s13
 80031b0:	ee07 1a90 	vmov	s15, r1
 80031b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80031bc:	ee37 6ac6 	vsub.f32	s12, s15, s12
 80031c0:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 80031c4:	eec7 5a86 	vdiv.f32	s11, s15, s12
 80031c8:	ee87 0a06 	vdiv.f32	s0, s14, s12
 80031cc:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80031d0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80031d4:	ee30 0a66 	vsub.f32	s0, s0, s13
 80031d8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80031dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e0:	db0c      	blt.n	80031fc <arm_std_f32+0xf4>
 80031e2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80031e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ea:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80031ee:	d40e      	bmi.n	800320e <arm_std_f32+0x106>
 80031f0:	ed82 8a00 	vstr	s16, [r2]
 80031f4:	b003      	add	sp, #12
 80031f6:	ecbd 8b02 	vpop	{d8}
 80031fa:	bd30      	pop	{r4, r5, pc}
 80031fc:	2300      	movs	r3, #0
 80031fe:	6013      	str	r3, [r2, #0]
 8003200:	b003      	add	sp, #12
 8003202:	ecbd 8b02 	vpop	{d8}
 8003206:	bd30      	pop	{r4, r5, pc}
 8003208:	2300      	movs	r3, #0
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	4770      	bx	lr
 800320e:	9201      	str	r2, [sp, #4]
 8003210:	f000 ff2c 	bl	800406c <sqrtf>
 8003214:	9a01      	ldr	r2, [sp, #4]
 8003216:	e7eb      	b.n	80031f0 <arm_std_f32+0xe8>
 8003218:	00000000 	.word	0x00000000

0800321c <arm_mean_f32>:
 800321c:	b430      	push	{r4, r5}
 800321e:	088d      	lsrs	r5, r1, #2
 8003220:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8003294 <arm_mean_f32+0x78>
 8003224:	d018      	beq.n	8003258 <arm_mean_f32+0x3c>
 8003226:	f100 0310 	add.w	r3, r0, #16
 800322a:	462c      	mov	r4, r5
 800322c:	ed53 5a04 	vldr	s11, [r3, #-16]
 8003230:	ed13 6a03 	vldr	s12, [r3, #-12]
 8003234:	ed53 6a02 	vldr	s13, [r3, #-8]
 8003238:	ed13 7a01 	vldr	s14, [r3, #-4]
 800323c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003240:	3c01      	subs	r4, #1
 8003242:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003246:	f103 0310 	add.w	r3, r3, #16
 800324a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800324e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003252:	d1eb      	bne.n	800322c <arm_mean_f32+0x10>
 8003254:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8003258:	f011 0303 	ands.w	r3, r1, #3
 800325c:	d00f      	beq.n	800327e <arm_mean_f32+0x62>
 800325e:	ed90 7a00 	vldr	s14, [r0]
 8003262:	3b01      	subs	r3, #1
 8003264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003268:	d009      	beq.n	800327e <arm_mean_f32+0x62>
 800326a:	ed90 7a01 	vldr	s14, [r0, #4]
 800326e:	2b01      	cmp	r3, #1
 8003270:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003274:	bf1c      	itt	ne
 8003276:	ed90 7a02 	vldrne	s14, [r0, #8]
 800327a:	ee77 7a87 	vaddne.f32	s15, s15, s14
 800327e:	ee07 1a10 	vmov	s14, r1
 8003282:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003286:	bc30      	pop	{r4, r5}
 8003288:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800328c:	edc2 6a00 	vstr	s13, [r2]
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	00000000 	.word	0x00000000

08003298 <arm_correlate_f32>:
 8003298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800329c:	4299      	cmp	r1, r3
 800329e:	b08d      	sub	sp, #52	; 0x34
 80032a0:	f0c0 824c 	bcc.w	800373c <arm_correlate_f32+0x4a4>
 80032a4:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80032a6:	eba1 0c03 	sub.w	ip, r1, r3
 80032aa:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 80032ae:	f04f 0e04 	mov.w	lr, #4
 80032b2:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 80032b6:	3101      	adds	r1, #1
 80032b8:	1ac9      	subs	r1, r1, r3
 80032ba:	3c01      	subs	r4, #1
 80032bc:	1e5e      	subs	r6, r3, #1
 80032be:	9102      	str	r1, [sp, #8]
 80032c0:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 80032c4:	f000 8294 	beq.w	80037f0 <arm_correlate_f32+0x558>
 80032c8:	eddf 7a53 	vldr	s15, [pc, #332]	; 8003418 <arm_correlate_f32+0x180>
 80032cc:	f1a1 0804 	sub.w	r8, r1, #4
 80032d0:	46e1      	mov	r9, ip
 80032d2:	4605      	mov	r5, r0
 80032d4:	2401      	movs	r4, #1
 80032d6:	f014 0703 	ands.w	r7, r4, #3
 80032da:	d01b      	beq.n	8003314 <arm_correlate_f32+0x7c>
 80032dc:	ed91 7a00 	vldr	s14, [r1]
 80032e0:	edd5 6a00 	vldr	s13, [r5]
 80032e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80032e8:	3f01      	subs	r7, #1
 80032ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ee:	d011      	beq.n	8003314 <arm_correlate_f32+0x7c>
 80032f0:	ed91 7a01 	vldr	s14, [r1, #4]
 80032f4:	edd5 6a01 	vldr	s13, [r5, #4]
 80032f8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80032fc:	2f01      	cmp	r7, #1
 80032fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003302:	d007      	beq.n	8003314 <arm_correlate_f32+0x7c>
 8003304:	ed95 7a02 	vldr	s14, [r5, #8]
 8003308:	edd1 6a02 	vldr	s13, [r1, #8]
 800330c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003310:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003314:	1c67      	adds	r7, r4, #1
 8003316:	42bb      	cmp	r3, r7
 8003318:	edc9 7a00 	vstr	s15, [r9]
 800331c:	4641      	mov	r1, r8
 800331e:	44f1      	add	r9, lr
 8003320:	d03a      	beq.n	8003398 <arm_correlate_f32+0x100>
 8003322:	ea5f 0a97 	movs.w	sl, r7, lsr #2
 8003326:	f000 8267 	beq.w	80037f8 <arm_correlate_f32+0x560>
 800332a:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 800332e:	f100 0110 	add.w	r1, r0, #16
 8003332:	eddf 7a39 	vldr	s15, [pc, #228]	; 8003418 <arm_correlate_f32+0x180>
 8003336:	eb01 050a 	add.w	r5, r1, sl
 800333a:	f108 0410 	add.w	r4, r8, #16
 800333e:	ed11 7a04 	vldr	s14, [r1, #-16]
 8003342:	ed54 3a04 	vldr	s7, [r4, #-16]
 8003346:	ed11 6a03 	vldr	s12, [r1, #-12]
 800334a:	ed14 4a03 	vldr	s8, [r4, #-12]
 800334e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8003352:	ed54 4a02 	vldr	s9, [r4, #-8]
 8003356:	ed51 5a01 	vldr	s11, [r1, #-4]
 800335a:	ed14 5a01 	vldr	s10, [r4, #-4]
 800335e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003362:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800336a:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800336e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003372:	ee65 6a85 	vmul.f32	s13, s11, s10
 8003376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800337a:	3110      	adds	r1, #16
 800337c:	428d      	cmp	r5, r1
 800337e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003382:	f104 0410 	add.w	r4, r4, #16
 8003386:	d1da      	bne.n	800333e <arm_correlate_f32+0xa6>
 8003388:	eb00 050a 	add.w	r5, r0, sl
 800338c:	eb08 010a 	add.w	r1, r8, sl
 8003390:	f1a8 0804 	sub.w	r8, r8, #4
 8003394:	463c      	mov	r4, r7
 8003396:	e79e      	b.n	80032d6 <arm_correlate_f32+0x3e>
 8003398:	2b03      	cmp	r3, #3
 800339a:	fb0e cc04 	mla	ip, lr, r4, ip
 800339e:	f240 81dd 	bls.w	800375c <arm_correlate_f32+0x4c4>
 80033a2:	9b02      	ldr	r3, [sp, #8]
 80033a4:	0899      	lsrs	r1, r3, #2
 80033a6:	9103      	str	r1, [sp, #12]
 80033a8:	f000 8220 	beq.w	80037ec <arm_correlate_f32+0x554>
 80033ac:	08bb      	lsrs	r3, r7, #2
 80033ae:	f007 0403 	and.w	r4, r7, #3
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	f103 0b0c 	add.w	fp, r3, #12
 80033ba:	18d5      	adds	r5, r2, r3
 80033bc:	1e63      	subs	r3, r4, #1
 80033be:	0109      	lsls	r1, r1, #4
 80033c0:	9306      	str	r3, [sp, #24]
 80033c2:	f100 080c 	add.w	r8, r0, #12
 80033c6:	9401      	str	r4, [sp, #4]
 80033c8:	9104      	str	r1, [sp, #16]
 80033ca:	ea4f 048e 	mov.w	r4, lr, lsl #2
 80033ce:	4441      	add	r1, r8
 80033d0:	f102 0310 	add.w	r3, r2, #16
 80033d4:	e9cd 6009 	strd	r6, r0, [sp, #36]	; 0x24
 80033d8:	9e06      	ldr	r6, [sp, #24]
 80033da:	9405      	str	r4, [sp, #20]
 80033dc:	e9cd 7c07 	strd	r7, ip, [sp, #28]
 80033e0:	eb0c 0a4e 	add.w	sl, ip, lr, lsl #1
 80033e4:	46e1      	mov	r9, ip
 80033e6:	4483      	add	fp, r0
 80033e8:	460f      	mov	r7, r1
 80033ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80033ec:	469c      	mov	ip, r3
 80033ee:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8003418 <arm_correlate_f32+0x180>
 80033f2:	ed58 1a03 	vldr	s3, [r8, #-12]
 80033f6:	ed18 2a02 	vldr	s4, [r8, #-8]
 80033fa:	ed58 2a01 	vldr	s5, [r8, #-4]
 80033fe:	ed98 0a00 	vldr	s0, [r8]
 8003402:	9900      	ldr	r1, [sp, #0]
 8003404:	eef0 5a46 	vmov.f32	s11, s12
 8003408:	eeb0 5a46 	vmov.f32	s10, s12
 800340c:	eef0 4a46 	vmov.f32	s9, s12
 8003410:	4663      	mov	r3, ip
 8003412:	4642      	mov	r2, r8
 8003414:	e005      	b.n	8003422 <arm_correlate_f32+0x18a>
 8003416:	bf00      	nop
 8003418:	00000000 	.word	0x00000000
 800341c:	ed90 0a04 	vldr	s0, [r0, #16]
 8003420:	3210      	adds	r2, #16
 8003422:	ed53 6a04 	vldr	s13, [r3, #-16]
 8003426:	ed13 7a03 	vldr	s14, [r3, #-12]
 800342a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800342e:	ed13 1a01 	vldr	s2, [r3, #-4]
 8003432:	ee62 3a26 	vmul.f32	s7, s4, s13
 8003436:	ee22 4aa6 	vmul.f32	s8, s5, s13
 800343a:	ee61 0aa6 	vmul.f32	s1, s3, s13
 800343e:	edd2 1a01 	vldr	s3, [r2, #4]
 8003442:	ee66 6a80 	vmul.f32	s13, s13, s0
 8003446:	ee22 3a07 	vmul.f32	s6, s4, s14
 800344a:	ee33 5a85 	vadd.f32	s10, s7, s10
 800344e:	ee74 5a25 	vadd.f32	s11, s8, s11
 8003452:	ee62 3a87 	vmul.f32	s7, s5, s14
 8003456:	ee20 4a07 	vmul.f32	s8, s0, s14
 800345a:	ee70 4aa4 	vadd.f32	s9, s1, s9
 800345e:	ee36 6a86 	vadd.f32	s12, s13, s12
 8003462:	ed92 2a02 	vldr	s4, [r2, #8]
 8003466:	ee27 7a21 	vmul.f32	s14, s14, s3
 800346a:	ee73 3a85 	vadd.f32	s7, s7, s10
 800346e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003472:	ee20 5a27 	vmul.f32	s10, s0, s15
 8003476:	ee33 3a24 	vadd.f32	s6, s6, s9
 800347a:	ee34 4a25 	vadd.f32	s8, s8, s11
 800347e:	ee62 4aa7 	vmul.f32	s9, s5, s15
 8003482:	ee61 5aa7 	vmul.f32	s11, s3, s15
 8003486:	edd2 2a03 	vldr	s5, [r2, #12]
 800348a:	ee67 7a82 	vmul.f32	s15, s15, s4
 800348e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8003492:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003496:	ee74 4a83 	vadd.f32	s9, s9, s6
 800349a:	ee20 0a01 	vmul.f32	s0, s0, s2
 800349e:	ee61 3a81 	vmul.f32	s7, s3, s2
 80034a2:	ee75 5a84 	vadd.f32	s11, s11, s8
 80034a6:	ee22 7a01 	vmul.f32	s14, s4, s2
 80034aa:	ee21 6a22 	vmul.f32	s12, s2, s5
 80034ae:	3901      	subs	r1, #1
 80034b0:	f103 0310 	add.w	r3, r3, #16
 80034b4:	ee70 4a24 	vadd.f32	s9, s0, s9
 80034b8:	ee33 5a85 	vadd.f32	s10, s7, s10
 80034bc:	ee77 5a25 	vadd.f32	s11, s14, s11
 80034c0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80034c4:	4610      	mov	r0, r2
 80034c6:	d1a9      	bne.n	800341c <arm_correlate_f32+0x184>
 80034c8:	9b01      	ldr	r3, [sp, #4]
 80034ca:	b3f3      	cbz	r3, 800354a <arm_correlate_f32+0x2b2>
 80034cc:	edd5 7a00 	vldr	s15, [r5]
 80034d0:	ed9b 4a00 	vldr	s8, [fp]
 80034d4:	ee61 6aa7 	vmul.f32	s13, s3, s15
 80034d8:	ee62 3a27 	vmul.f32	s7, s4, s15
 80034dc:	ee22 7aa7 	vmul.f32	s14, s5, s15
 80034e0:	ee64 7a27 	vmul.f32	s15, s8, s15
 80034e4:	ee74 4aa6 	vadd.f32	s9, s9, s13
 80034e8:	ee35 5a23 	vadd.f32	s10, s10, s7
 80034ec:	ee75 5a87 	vadd.f32	s11, s11, s14
 80034f0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80034f4:	b34e      	cbz	r6, 800354a <arm_correlate_f32+0x2b2>
 80034f6:	edd5 7a01 	vldr	s15, [r5, #4]
 80034fa:	eddb 6a01 	vldr	s13, [fp, #4]
 80034fe:	ee22 7a27 	vmul.f32	s14, s4, s15
 8003502:	ee22 3aa7 	vmul.f32	s6, s5, s15
 8003506:	ee67 3a84 	vmul.f32	s7, s15, s8
 800350a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350e:	2e01      	cmp	r6, #1
 8003510:	ee74 4a87 	vadd.f32	s9, s9, s14
 8003514:	ee35 5a03 	vadd.f32	s10, s10, s6
 8003518:	ee75 5aa3 	vadd.f32	s11, s11, s7
 800351c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003520:	d013      	beq.n	800354a <arm_correlate_f32+0x2b2>
 8003522:	ed95 7a02 	vldr	s14, [r5, #8]
 8003526:	eddb 3a02 	vldr	s7, [fp, #8]
 800352a:	ee62 7a87 	vmul.f32	s15, s5, s14
 800352e:	ee27 4a04 	vmul.f32	s8, s14, s8
 8003532:	ee67 6a26 	vmul.f32	s13, s14, s13
 8003536:	ee27 7a23 	vmul.f32	s14, s14, s7
 800353a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800353e:	ee35 5a04 	vadd.f32	s10, s10, s8
 8003542:	ee75 5aa6 	vadd.f32	s11, s11, s13
 8003546:	ee36 6a07 	vadd.f32	s12, s12, s14
 800354a:	f108 0810 	add.w	r8, r8, #16
 800354e:	eb09 020e 	add.w	r2, r9, lr
 8003552:	eb0a 030e 	add.w	r3, sl, lr
 8003556:	4547      	cmp	r7, r8
 8003558:	edc9 4a00 	vstr	s9, [r9]
 800355c:	f10b 0b10 	add.w	fp, fp, #16
 8003560:	ed82 5a00 	vstr	s10, [r2]
 8003564:	44a1      	add	r9, r4
 8003566:	edca 5a00 	vstr	s11, [sl]
 800356a:	ed83 6a00 	vstr	s12, [r3]
 800356e:	44a2      	add	sl, r4
 8003570:	f47f af3d 	bne.w	80033ee <arm_correlate_f32+0x156>
 8003574:	e9dd 7c07 	ldrd	r7, ip, [sp, #28]
 8003578:	e9dd 6009 	ldrd	r6, r0, [sp, #36]	; 0x24
 800357c:	9b03      	ldr	r3, [sp, #12]
 800357e:	9c05      	ldr	r4, [sp, #20]
 8003580:	9904      	ldr	r1, [sp, #16]
 8003582:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003584:	fb04 cc03 	mla	ip, r4, r3, ip
 8003588:	4401      	add	r1, r0
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	460d      	mov	r5, r1
 800358e:	9303      	str	r3, [sp, #12]
 8003590:	9b02      	ldr	r3, [sp, #8]
 8003592:	f013 0303 	ands.w	r3, r3, #3
 8003596:	9301      	str	r3, [sp, #4]
 8003598:	d071      	beq.n	800367e <arm_correlate_f32+0x3e6>
 800359a:	9903      	ldr	r1, [sp, #12]
 800359c:	9205      	str	r2, [sp, #20]
 800359e:	f007 0403 	and.w	r4, r7, #3
 80035a2:	ea4f 0b97 	mov.w	fp, r7, lsr #2
 80035a6:	1c4f      	adds	r7, r1, #1
 80035a8:	1859      	adds	r1, r3, r1
 80035aa:	1d03      	adds	r3, r0, #4
 80035ac:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80035b0:	9400      	str	r4, [sp, #0]
 80035b2:	f102 0110 	add.w	r1, r2, #16
 80035b6:	ea4f 1a0b 	mov.w	sl, fp, lsl #4
 80035ba:	3c01      	subs	r4, #1
 80035bc:	e9cd 6003 	strd	r6, r0, [sp, #12]
 80035c0:	eb02 090a 	add.w	r9, r2, sl
 80035c4:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80035c8:	46e0      	mov	r8, ip
 80035ca:	4618      	mov	r0, r3
 80035cc:	460e      	mov	r6, r1
 80035ce:	4622      	mov	r2, r4
 80035d0:	ed5f 7a6f 	vldr	s15, [pc, #-444]	; 8003418 <arm_correlate_f32+0x180>
 80035d4:	f105 0110 	add.w	r1, r5, #16
 80035d8:	4633      	mov	r3, r6
 80035da:	465c      	mov	r4, fp
 80035dc:	ed11 7a04 	vldr	s14, [r1, #-16]
 80035e0:	ed53 3a04 	vldr	s7, [r3, #-16]
 80035e4:	ed11 6a03 	vldr	s12, [r1, #-12]
 80035e8:	ed13 4a03 	vldr	s8, [r3, #-12]
 80035ec:	ed51 6a02 	vldr	s13, [r1, #-8]
 80035f0:	ed53 4a02 	vldr	s9, [r3, #-8]
 80035f4:	ed51 5a01 	vldr	s11, [r1, #-4]
 80035f8:	ed13 5a01 	vldr	s10, [r3, #-4]
 80035fc:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003600:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003604:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003608:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800360c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003610:	ee65 6a85 	vmul.f32	s13, s11, s10
 8003614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003618:	3c01      	subs	r4, #1
 800361a:	f101 0110 	add.w	r1, r1, #16
 800361e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003622:	f103 0310 	add.w	r3, r3, #16
 8003626:	d1d9      	bne.n	80035dc <arm_correlate_f32+0x344>
 8003628:	9b00      	ldr	r3, [sp, #0]
 800362a:	4455      	add	r5, sl
 800362c:	b1d3      	cbz	r3, 8003664 <arm_correlate_f32+0x3cc>
 800362e:	ed99 7a00 	vldr	s14, [r9]
 8003632:	edd5 6a00 	vldr	s13, [r5]
 8003636:	ee27 7a26 	vmul.f32	s14, s14, s13
 800363a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800363e:	b18a      	cbz	r2, 8003664 <arm_correlate_f32+0x3cc>
 8003640:	ed99 7a01 	vldr	s14, [r9, #4]
 8003644:	edd5 6a01 	vldr	s13, [r5, #4]
 8003648:	ee27 7a26 	vmul.f32	s14, s14, s13
 800364c:	2a01      	cmp	r2, #1
 800364e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003652:	d007      	beq.n	8003664 <arm_correlate_f32+0x3cc>
 8003654:	ed95 7a02 	vldr	s14, [r5, #8]
 8003658:	edd9 6a02 	vldr	s13, [r9, #8]
 800365c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003660:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003664:	463d      	mov	r5, r7
 8003666:	3704      	adds	r7, #4
 8003668:	42b8      	cmp	r0, r7
 800366a:	edc8 7a00 	vstr	s15, [r8]
 800366e:	44f0      	add	r8, lr
 8003670:	d1ae      	bne.n	80035d0 <arm_correlate_f32+0x338>
 8003672:	9b01      	ldr	r3, [sp, #4]
 8003674:	9a05      	ldr	r2, [sp, #20]
 8003676:	e9dd 6003 	ldrd	r6, r0, [sp, #12]
 800367a:	fb0e cc03 	mla	ip, lr, r3, ip
 800367e:	9b02      	ldr	r3, [sp, #8]
 8003680:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8003684:	08b5      	lsrs	r5, r6, #2
 8003686:	ed5f 5a9c 	vldr	s11, [pc, #-624]	; 8003418 <arm_correlate_f32+0x180>
 800368a:	f000 80ac 	beq.w	80037e6 <arm_correlate_f32+0x54e>
 800368e:	f100 0110 	add.w	r1, r0, #16
 8003692:	f102 0310 	add.w	r3, r2, #16
 8003696:	462c      	mov	r4, r5
 8003698:	ed51 6a04 	vldr	s13, [r1, #-16]
 800369c:	ed53 3a04 	vldr	s7, [r3, #-16]
 80036a0:	ed11 7a03 	vldr	s14, [r1, #-12]
 80036a4:	ed13 4a03 	vldr	s8, [r3, #-12]
 80036a8:	ed51 7a02 	vldr	s15, [r1, #-8]
 80036ac:	ed53 4a02 	vldr	s9, [r3, #-8]
 80036b0:	ed11 6a01 	vldr	s12, [r1, #-4]
 80036b4:	ed13 5a01 	vldr	s10, [r3, #-4]
 80036b8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80036bc:	ee27 7a04 	vmul.f32	s14, s14, s8
 80036c0:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80036c4:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80036c8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80036cc:	ee66 6a05 	vmul.f32	s13, s12, s10
 80036d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036d4:	3c01      	subs	r4, #1
 80036d6:	f101 0110 	add.w	r1, r1, #16
 80036da:	ee76 5aa7 	vadd.f32	s11, s13, s15
 80036de:	f103 0310 	add.w	r3, r3, #16
 80036e2:	d1d9      	bne.n	8003698 <arm_correlate_f32+0x400>
 80036e4:	012d      	lsls	r5, r5, #4
 80036e6:	1941      	adds	r1, r0, r5
 80036e8:	4415      	add	r5, r2
 80036ea:	f016 0303 	ands.w	r3, r6, #3
 80036ee:	d01b      	beq.n	8003728 <arm_correlate_f32+0x490>
 80036f0:	edd5 7a00 	vldr	s15, [r5]
 80036f4:	ed91 7a00 	vldr	s14, [r1]
 80036f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036fc:	3b01      	subs	r3, #1
 80036fe:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003702:	d011      	beq.n	8003728 <arm_correlate_f32+0x490>
 8003704:	edd5 7a01 	vldr	s15, [r5, #4]
 8003708:	ed91 7a01 	vldr	s14, [r1, #4]
 800370c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003710:	2b01      	cmp	r3, #1
 8003712:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003716:	d007      	beq.n	8003728 <arm_correlate_f32+0x490>
 8003718:	edd1 7a02 	vldr	s15, [r1, #8]
 800371c:	ed95 7a02 	vldr	s14, [r5, #8]
 8003720:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003724:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003728:	3e01      	subs	r6, #1
 800372a:	edcc 5a00 	vstr	s11, [ip]
 800372e:	f100 0004 	add.w	r0, r0, #4
 8003732:	44f4      	add	ip, lr
 8003734:	d1a6      	bne.n	8003684 <arm_correlate_f32+0x3ec>
 8003736:	b00d      	add	sp, #52	; 0x34
 8003738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800373c:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8003740:	4606      	mov	r6, r0
 8003742:	3c02      	subs	r4, #2
 8003744:	4610      	mov	r0, r2
 8003746:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003748:	440c      	add	r4, r1
 800374a:	460d      	mov	r5, r1
 800374c:	eb02 0c84 	add.w	ip, r2, r4, lsl #2
 8003750:	4619      	mov	r1, r3
 8003752:	4632      	mov	r2, r6
 8003754:	f06f 0e03 	mvn.w	lr, #3
 8003758:	462b      	mov	r3, r5
 800375a:	e5aa      	b.n	80032b2 <arm_correlate_f32+0x1a>
 800375c:	9902      	ldr	r1, [sp, #8]
 800375e:	2900      	cmp	r1, #0
 8003760:	d090      	beq.n	8003684 <arm_correlate_f32+0x3ec>
 8003762:	9902      	ldr	r1, [sp, #8]
 8003764:	ed1f 6ad4 	vldr	s12, [pc, #-848]	; 8003418 <arm_correlate_f32+0x180>
 8003768:	ea4f 0881 	mov.w	r8, r1, lsl #2
 800376c:	eb00 0708 	add.w	r7, r0, r8
 8003770:	4601      	mov	r1, r0
 8003772:	4665      	mov	r5, ip
 8003774:	e020      	b.n	80037b8 <arm_correlate_f32+0x520>
 8003776:	edd2 7a00 	vldr	s15, [r2]
 800377a:	ecb4 7a01 	vldmia	r4!, {s14}
 800377e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003782:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003786:	b18e      	cbz	r6, 80037ac <arm_correlate_f32+0x514>
 8003788:	ed92 7a01 	vldr	s14, [r2, #4]
 800378c:	edd1 6a01 	vldr	s13, [r1, #4]
 8003790:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003794:	2b02      	cmp	r3, #2
 8003796:	ee77 7a87 	vadd.f32	s15, s15, s14
 800379a:	d007      	beq.n	80037ac <arm_correlate_f32+0x514>
 800379c:	ed91 7a02 	vldr	s14, [r1, #8]
 80037a0:	edd2 6a02 	vldr	s13, [r2, #8]
 80037a4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80037a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037ac:	42bc      	cmp	r4, r7
 80037ae:	edc5 7a00 	vstr	s15, [r5]
 80037b2:	4621      	mov	r1, r4
 80037b4:	4475      	add	r5, lr
 80037b6:	d00b      	beq.n	80037d0 <arm_correlate_f32+0x538>
 80037b8:	460c      	mov	r4, r1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1db      	bne.n	8003776 <arm_correlate_f32+0x4de>
 80037be:	1d0c      	adds	r4, r1, #4
 80037c0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8003800 <arm_correlate_f32+0x568>
 80037c4:	42bc      	cmp	r4, r7
 80037c6:	edc5 7a00 	vstr	s15, [r5]
 80037ca:	4621      	mov	r1, r4
 80037cc:	4475      	add	r5, lr
 80037ce:	d1f3      	bne.n	80037b8 <arm_correlate_f32+0x520>
 80037d0:	9b02      	ldr	r3, [sp, #8]
 80037d2:	4440      	add	r0, r8
 80037d4:	fb0e cc03 	mla	ip, lr, r3, ip
 80037d8:	2e00      	cmp	r6, #0
 80037da:	d0ac      	beq.n	8003736 <arm_correlate_f32+0x49e>
 80037dc:	08b5      	lsrs	r5, r6, #2
 80037de:	eddf 5a08 	vldr	s11, [pc, #32]	; 8003800 <arm_correlate_f32+0x568>
 80037e2:	f47f af54 	bne.w	800368e <arm_correlate_f32+0x3f6>
 80037e6:	4615      	mov	r5, r2
 80037e8:	4601      	mov	r1, r0
 80037ea:	e77e      	b.n	80036ea <arm_correlate_f32+0x452>
 80037ec:	4605      	mov	r5, r0
 80037ee:	e6cf      	b.n	8003590 <arm_correlate_f32+0x2f8>
 80037f0:	9902      	ldr	r1, [sp, #8]
 80037f2:	2900      	cmp	r1, #0
 80037f4:	d1b5      	bne.n	8003762 <arm_correlate_f32+0x4ca>
 80037f6:	e79e      	b.n	8003736 <arm_correlate_f32+0x49e>
 80037f8:	eddf 7a01 	vldr	s15, [pc, #4]	; 8003800 <arm_correlate_f32+0x568>
 80037fc:	4605      	mov	r5, r0
 80037fe:	e5c7      	b.n	8003390 <arm_correlate_f32+0xf8>
 8003800:	00000000 	.word	0x00000000

08003804 <arm_conv_f32>:
 8003804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003808:	b08b      	sub	sp, #44	; 0x2c
 800380a:	4299      	cmp	r1, r3
 800380c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800380e:	d205      	bcs.n	800381c <arm_conv_f32+0x18>
 8003810:	4606      	mov	r6, r0
 8003812:	460c      	mov	r4, r1
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	4632      	mov	r2, r6
 800381a:	4623      	mov	r3, r4
 800381c:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
 8003820:	3101      	adds	r1, #1
 8003822:	1ac9      	subs	r1, r1, r3
 8003824:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003828:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800382c:	9101      	str	r1, [sp, #4]
 800382e:	1e59      	subs	r1, r3, #1
 8003830:	eb02 070b 	add.w	r7, r2, fp
 8003834:	f000 8277 	beq.w	8003d26 <arm_conv_f32+0x522>
 8003838:	eddf 7aaf 	vldr	s15, [pc, #700]	; 8003af8 <arm_conv_f32+0x2f4>
 800383c:	f102 0904 	add.w	r9, r2, #4
 8003840:	46aa      	mov	sl, r5
 8003842:	4680      	mov	r8, r0
 8003844:	2401      	movs	r4, #1
 8003846:	f014 0603 	ands.w	r6, r4, #3
 800384a:	d01b      	beq.n	8003884 <arm_conv_f32+0x80>
 800384c:	ed92 7a00 	vldr	s14, [r2]
 8003850:	edd8 6a00 	vldr	s13, [r8]
 8003854:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003858:	3e01      	subs	r6, #1
 800385a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800385e:	d011      	beq.n	8003884 <arm_conv_f32+0x80>
 8003860:	ed12 7a01 	vldr	s14, [r2, #-4]
 8003864:	edd8 6a01 	vldr	s13, [r8, #4]
 8003868:	ee27 7a26 	vmul.f32	s14, s14, s13
 800386c:	2e01      	cmp	r6, #1
 800386e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003872:	d007      	beq.n	8003884 <arm_conv_f32+0x80>
 8003874:	ed98 7a02 	vldr	s14, [r8, #8]
 8003878:	ed52 6a02 	vldr	s13, [r2, #-8]
 800387c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003880:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003884:	3401      	adds	r4, #1
 8003886:	42a3      	cmp	r3, r4
 8003888:	ecea 7a01 	vstmia	sl!, {s15}
 800388c:	464a      	mov	r2, r9
 800388e:	d03a      	beq.n	8003906 <arm_conv_f32+0x102>
 8003890:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 8003894:	f000 824c 	beq.w	8003d30 <arm_conv_f32+0x52c>
 8003898:	f100 0210 	add.w	r2, r0, #16
 800389c:	ea4f 180e 	mov.w	r8, lr, lsl #4
 80038a0:	eddf 7a95 	vldr	s15, [pc, #596]	; 8003af8 <arm_conv_f32+0x2f4>
 80038a4:	eb02 0c08 	add.w	ip, r2, r8
 80038a8:	f1a9 0610 	sub.w	r6, r9, #16
 80038ac:	ed12 7a04 	vldr	s14, [r2, #-16]
 80038b0:	edd6 3a04 	vldr	s7, [r6, #16]
 80038b4:	ed12 6a03 	vldr	s12, [r2, #-12]
 80038b8:	ed96 4a03 	vldr	s8, [r6, #12]
 80038bc:	ed52 6a02 	vldr	s13, [r2, #-8]
 80038c0:	edd6 4a02 	vldr	s9, [r6, #8]
 80038c4:	ed52 5a01 	vldr	s11, [r2, #-4]
 80038c8:	ed96 5a01 	vldr	s10, [r6, #4]
 80038cc:	ee27 7a23 	vmul.f32	s14, s14, s7
 80038d0:	ee26 6a04 	vmul.f32	s12, s12, s8
 80038d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038d8:	ee26 7aa4 	vmul.f32	s14, s13, s9
 80038dc:	ee76 7a27 	vadd.f32	s15, s12, s15
 80038e0:	ee65 6a85 	vmul.f32	s13, s11, s10
 80038e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e8:	3210      	adds	r2, #16
 80038ea:	4594      	cmp	ip, r2
 80038ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038f0:	f1a6 0610 	sub.w	r6, r6, #16
 80038f4:	d1da      	bne.n	80038ac <arm_conv_f32+0xa8>
 80038f6:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 80038fa:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 80038fe:	4480      	add	r8, r0
 8003900:	f109 0904 	add.w	r9, r9, #4
 8003904:	e79f      	b.n	8003846 <arm_conv_f32+0x42>
 8003906:	2b03      	cmp	r3, #3
 8003908:	445d      	add	r5, fp
 800390a:	f240 80e9 	bls.w	8003ae0 <arm_conv_f32+0x2dc>
 800390e:	9b01      	ldr	r3, [sp, #4]
 8003910:	089a      	lsrs	r2, r3, #2
 8003912:	9202      	str	r2, [sp, #8]
 8003914:	f000 8203 	beq.w	8003d1e <arm_conv_f32+0x51a>
 8003918:	ea4f 0894 	mov.w	r8, r4, lsr #2
 800391c:	ea4f 1308 	mov.w	r3, r8, lsl #4
 8003920:	0112      	lsls	r2, r2, #4
 8003922:	f004 0603 	and.w	r6, r4, #3
 8003926:	9203      	str	r2, [sp, #12]
 8003928:	f1a3 0a10 	sub.w	sl, r3, #16
 800392c:	f1a3 020c 	sub.w	r2, r3, #12
 8003930:	3b08      	subs	r3, #8
 8003932:	9204      	str	r2, [sp, #16]
 8003934:	9305      	str	r3, [sp, #20]
 8003936:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 800393a:	e9cd 7008 	strd	r7, r0, [sp, #32]
 800393e:	9a03      	ldr	r2, [sp, #12]
 8003940:	f100 0c1c 	add.w	ip, r0, #28
 8003944:	e9cd 4106 	strd	r4, r1, [sp, #24]
 8003948:	464c      	mov	r4, r9
 800394a:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 800394e:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 8003952:	f1a7 0310 	sub.w	r3, r7, #16
 8003956:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 800395a:	eb05 0b02 	add.w	fp, r5, r2
 800395e:	461f      	mov	r7, r3
 8003960:	3510      	adds	r5, #16
 8003962:	ed9f 6a65 	vldr	s12, [pc, #404]	; 8003af8 <arm_conv_f32+0x2f4>
 8003966:	ed1c 1a07 	vldr	s2, [ip, #-28]	; 0xffffffe4
 800396a:	ed5c 1a06 	vldr	s3, [ip, #-24]	; 0xffffffe8
 800396e:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 8003972:	eeb0 5a46 	vmov.f32	s10, s12
 8003976:	eef0 4a46 	vmov.f32	s9, s12
 800397a:	eef0 5a46 	vmov.f32	s11, s12
 800397e:	463a      	mov	r2, r7
 8003980:	4663      	mov	r3, ip
 8003982:	4641      	mov	r1, r8
 8003984:	edd2 6a04 	vldr	s13, [r2, #16]
 8003988:	ed13 0a04 	vldr	s0, [r3, #-16]
 800398c:	ed92 7a03 	vldr	s14, [r2, #12]
 8003990:	edd2 7a02 	vldr	s15, [r2, #8]
 8003994:	edd2 0a01 	vldr	s1, [r2, #4]
 8003998:	ee21 3aa6 	vmul.f32	s6, s3, s13
 800399c:	ee62 3a26 	vmul.f32	s7, s4, s13
 80039a0:	ee61 2a26 	vmul.f32	s5, s2, s13
 80039a4:	ed13 1a03 	vldr	s2, [r3, #-12]
 80039a8:	ee66 6a80 	vmul.f32	s13, s13, s0
 80039ac:	ee21 4a87 	vmul.f32	s8, s3, s14
 80039b0:	ee73 4a24 	vadd.f32	s9, s6, s9
 80039b4:	ee33 5a85 	vadd.f32	s10, s7, s10
 80039b8:	ee22 3a07 	vmul.f32	s6, s4, s14
 80039bc:	ed53 1a02 	vldr	s3, [r3, #-8]
 80039c0:	ee72 2aa5 	vadd.f32	s5, s5, s11
 80039c4:	ee36 6a86 	vadd.f32	s12, s13, s12
 80039c8:	ee60 3a07 	vmul.f32	s7, s0, s14
 80039cc:	ee27 7a01 	vmul.f32	s14, s14, s2
 80039d0:	ee33 3a24 	vadd.f32	s6, s6, s9
 80039d4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80039d8:	ee74 2a22 	vadd.f32	s5, s8, s5
 80039dc:	ee60 4a27 	vmul.f32	s9, s0, s15
 80039e0:	ee22 4a27 	vmul.f32	s8, s4, s15
 80039e4:	ee73 3a85 	vadd.f32	s7, s7, s10
 80039e8:	ed13 2a01 	vldr	s4, [r3, #-4]
 80039ec:	ee21 5a27 	vmul.f32	s10, s2, s15
 80039f0:	ee67 7aa1 	vmul.f32	s15, s15, s3
 80039f4:	ee74 4a83 	vadd.f32	s9, s9, s6
 80039f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039fc:	ee34 4a22 	vadd.f32	s8, s8, s5
 8003a00:	ee60 5a20 	vmul.f32	s11, s0, s1
 8003a04:	ee21 3a20 	vmul.f32	s6, s2, s1
 8003a08:	ee35 5a23 	vadd.f32	s10, s10, s7
 8003a0c:	ee21 7aa0 	vmul.f32	s14, s3, s1
 8003a10:	ee20 6a82 	vmul.f32	s12, s1, s4
 8003a14:	3901      	subs	r1, #1
 8003a16:	f1a2 0210 	sub.w	r2, r2, #16
 8003a1a:	ee75 5a84 	vadd.f32	s11, s11, s8
 8003a1e:	ee73 4a24 	vadd.f32	s9, s6, s9
 8003a22:	ee37 5a05 	vadd.f32	s10, s14, s10
 8003a26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003a2a:	f103 0310 	add.w	r3, r3, #16
 8003a2e:	d1a9      	bne.n	8003984 <arm_conv_f32+0x180>
 8003a30:	eb0a 030c 	add.w	r3, sl, ip
 8003a34:	2e00      	cmp	r6, #0
 8003a36:	d042      	beq.n	8003abe <arm_conv_f32+0x2ba>
 8003a38:	edde 7a00 	vldr	s15, [lr]
 8003a3c:	ed93 4a00 	vldr	s8, [r3]
 8003a40:	ee61 6a27 	vmul.f32	s13, s2, s15
 8003a44:	ee61 3aa7 	vmul.f32	s7, s3, s15
 8003a48:	ee22 7a27 	vmul.f32	s14, s4, s15
 8003a4c:	ee64 7a27 	vmul.f32	s15, s8, s15
 8003a50:	ee75 5aa6 	vadd.f32	s11, s11, s13
 8003a54:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8003a58:	ee35 5a07 	vadd.f32	s10, s10, s14
 8003a5c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003a60:	eb09 030c 	add.w	r3, r9, ip
 8003a64:	b35c      	cbz	r4, 8003abe <arm_conv_f32+0x2ba>
 8003a66:	ed5e 7a01 	vldr	s15, [lr, #-4]
 8003a6a:	edd3 6a00 	vldr	s13, [r3]
 8003a6e:	ee21 7aa7 	vmul.f32	s14, s3, s15
 8003a72:	ee22 3a27 	vmul.f32	s6, s4, s15
 8003a76:	ee67 3a84 	vmul.f32	s7, s15, s8
 8003a7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a7e:	2c01      	cmp	r4, #1
 8003a80:	ee75 5a87 	vadd.f32	s11, s11, s14
 8003a84:	ee74 4a83 	vadd.f32	s9, s9, s6
 8003a88:	ee35 5a23 	vadd.f32	s10, s10, s7
 8003a8c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003a90:	eb00 030c 	add.w	r3, r0, ip
 8003a94:	d013      	beq.n	8003abe <arm_conv_f32+0x2ba>
 8003a96:	ed1e 7a02 	vldr	s14, [lr, #-8]
 8003a9a:	edd3 3a00 	vldr	s7, [r3]
 8003a9e:	ee62 7a07 	vmul.f32	s15, s4, s14
 8003aa2:	ee27 4a04 	vmul.f32	s8, s14, s8
 8003aa6:	ee67 6a26 	vmul.f32	s13, s14, s13
 8003aaa:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003aae:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003ab2:	ee74 4a84 	vadd.f32	s9, s9, s8
 8003ab6:	ee35 5a26 	vadd.f32	s10, s10, s13
 8003aba:	ee36 6a07 	vadd.f32	s12, s12, s14
 8003abe:	45ab      	cmp	fp, r5
 8003ac0:	ed45 5a04 	vstr	s11, [r5, #-16]
 8003ac4:	ed45 4a03 	vstr	s9, [r5, #-12]
 8003ac8:	ed05 5a02 	vstr	s10, [r5, #-8]
 8003acc:	ed05 6a01 	vstr	s12, [r5, #-4]
 8003ad0:	f10c 0c10 	add.w	ip, ip, #16
 8003ad4:	f105 0310 	add.w	r3, r5, #16
 8003ad8:	f000 809e 	beq.w	8003c18 <arm_conv_f32+0x414>
 8003adc:	461d      	mov	r5, r3
 8003ade:	e740      	b.n	8003962 <arm_conv_f32+0x15e>
 8003ae0:	9a01      	ldr	r2, [sp, #4]
 8003ae2:	46ac      	mov	ip, r5
 8003ae4:	2a00      	cmp	r2, #0
 8003ae6:	d037      	beq.n	8003b58 <arm_conv_f32+0x354>
 8003ae8:	9a01      	ldr	r2, [sp, #4]
 8003aea:	ed9f 6a03 	vldr	s12, [pc, #12]	; 8003af8 <arm_conv_f32+0x2f4>
 8003aee:	0096      	lsls	r6, r2, #2
 8003af0:	eb05 0c06 	add.w	ip, r5, r6
 8003af4:	4604      	mov	r4, r0
 8003af6:	e021      	b.n	8003b3c <arm_conv_f32+0x338>
 8003af8:	00000000 	.word	0x00000000
 8003afc:	edd7 7a00 	vldr	s15, [r7]
 8003b00:	ecb2 7a01 	vldmia	r2!, {s14}
 8003b04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b08:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003b0c:	b189      	cbz	r1, 8003b32 <arm_conv_f32+0x32e>
 8003b0e:	ed17 7a01 	vldr	s14, [r7, #-4]
 8003b12:	edd4 6a01 	vldr	s13, [r4, #4]
 8003b16:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b20:	d007      	beq.n	8003b32 <arm_conv_f32+0x32e>
 8003b22:	ed94 7a02 	vldr	s14, [r4, #8]
 8003b26:	ed57 6a02 	vldr	s13, [r7, #-8]
 8003b2a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003b2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b32:	ece5 7a01 	vstmia	r5!, {s15}
 8003b36:	4565      	cmp	r5, ip
 8003b38:	4614      	mov	r4, r2
 8003b3a:	d00a      	beq.n	8003b52 <arm_conv_f32+0x34e>
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1dc      	bne.n	8003afc <arm_conv_f32+0x2f8>
 8003b42:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 8003af8 <arm_conv_f32+0x2f4>
 8003b46:	ece5 7a01 	vstmia	r5!, {s15}
 8003b4a:	1d22      	adds	r2, r4, #4
 8003b4c:	4565      	cmp	r5, ip
 8003b4e:	4614      	mov	r4, r2
 8003b50:	d1f4      	bne.n	8003b3c <arm_conv_f32+0x338>
 8003b52:	4430      	add	r0, r6
 8003b54:	2900      	cmp	r1, #0
 8003b56:	d059      	beq.n	8003c0c <arm_conv_f32+0x408>
 8003b58:	088d      	lsrs	r5, r1, #2
 8003b5a:	ed5f 5a19 	vldr	s11, [pc, #-100]	; 8003af8 <arm_conv_f32+0x2f4>
 8003b5e:	d058      	beq.n	8003c12 <arm_conv_f32+0x40e>
 8003b60:	f100 0210 	add.w	r2, r0, #16
 8003b64:	f1a7 0310 	sub.w	r3, r7, #16
 8003b68:	462c      	mov	r4, r5
 8003b6a:	ed52 6a04 	vldr	s13, [r2, #-16]
 8003b6e:	edd3 3a04 	vldr	s7, [r3, #16]
 8003b72:	ed12 7a03 	vldr	s14, [r2, #-12]
 8003b76:	ed93 4a03 	vldr	s8, [r3, #12]
 8003b7a:	ed52 7a02 	vldr	s15, [r2, #-8]
 8003b7e:	edd3 4a02 	vldr	s9, [r3, #8]
 8003b82:	ed12 6a01 	vldr	s12, [r2, #-4]
 8003b86:	ed93 5a01 	vldr	s10, [r3, #4]
 8003b8a:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8003b8e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8003b92:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8003b96:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8003b9a:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003b9e:	ee66 6a05 	vmul.f32	s13, s12, s10
 8003ba2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ba6:	3c01      	subs	r4, #1
 8003ba8:	f102 0210 	add.w	r2, r2, #16
 8003bac:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8003bb0:	f1a3 0310 	sub.w	r3, r3, #16
 8003bb4:	d1d9      	bne.n	8003b6a <arm_conv_f32+0x366>
 8003bb6:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 8003bba:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 8003bbe:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 8003bc2:	f011 0203 	ands.w	r2, r1, #3
 8003bc6:	d01b      	beq.n	8003c00 <arm_conv_f32+0x3fc>
 8003bc8:	edd3 7a00 	vldr	s15, [r3]
 8003bcc:	ed95 7a00 	vldr	s14, [r5]
 8003bd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd4:	3a01      	subs	r2, #1
 8003bd6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003bda:	d011      	beq.n	8003c00 <arm_conv_f32+0x3fc>
 8003bdc:	ed53 7a01 	vldr	s15, [r3, #-4]
 8003be0:	ed95 7a01 	vldr	s14, [r5, #4]
 8003be4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003be8:	2a01      	cmp	r2, #1
 8003bea:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003bee:	d007      	beq.n	8003c00 <arm_conv_f32+0x3fc>
 8003bf0:	edd5 7a02 	vldr	s15, [r5, #8]
 8003bf4:	ed13 7a02 	vldr	s14, [r3, #-8]
 8003bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bfc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003c00:	3901      	subs	r1, #1
 8003c02:	ecec 5a01 	vstmia	ip!, {s11}
 8003c06:	f100 0004 	add.w	r0, r0, #4
 8003c0a:	d1a5      	bne.n	8003b58 <arm_conv_f32+0x354>
 8003c0c:	b00b      	add	sp, #44	; 0x2c
 8003c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c12:	463b      	mov	r3, r7
 8003c14:	4605      	mov	r5, r0
 8003c16:	e7d4      	b.n	8003bc2 <arm_conv_f32+0x3be>
 8003c18:	9b02      	ldr	r3, [sp, #8]
 8003c1a:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	9302      	str	r3, [sp, #8]
 8003c22:	9b03      	ldr	r3, [sp, #12]
 8003c24:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 8003c28:	4403      	add	r3, r0
 8003c2a:	465d      	mov	r5, fp
 8003c2c:	469e      	mov	lr, r3
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	f013 0c03 	ands.w	ip, r3, #3
 8003c34:	d075      	beq.n	8003d22 <arm_conv_f32+0x51e>
 8003c36:	9b02      	ldr	r3, [sp, #8]
 8003c38:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 8003c3c:	f004 0403 	and.w	r4, r4, #3
 8003c40:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 8003c44:	f103 0801 	add.w	r8, r3, #1
 8003c48:	ea4f 130a 	mov.w	r3, sl, lsl #4
 8003c4c:	e9cd 7002 	strd	r7, r0, [sp, #8]
 8003c50:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 8003c54:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8003c58:	f1a7 0210 	sub.w	r2, r7, #16
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	465b      	mov	r3, fp
 8003c60:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 8003c64:	468b      	mov	fp, r1
 8003c66:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	4617      	mov	r7, r2
 8003c6e:	461c      	mov	r4, r3
 8003c70:	ed5f 7a5f 	vldr	s15, [pc, #-380]	; 8003af8 <arm_conv_f32+0x2f4>
 8003c74:	f10e 0210 	add.w	r2, lr, #16
 8003c78:	463b      	mov	r3, r7
 8003c7a:	4656      	mov	r6, sl
 8003c7c:	ed12 7a04 	vldr	s14, [r2, #-16]
 8003c80:	edd3 3a04 	vldr	s7, [r3, #16]
 8003c84:	ed12 6a03 	vldr	s12, [r2, #-12]
 8003c88:	ed93 4a03 	vldr	s8, [r3, #12]
 8003c8c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8003c90:	edd3 4a02 	vldr	s9, [r3, #8]
 8003c94:	ed52 5a01 	vldr	s11, [r2, #-4]
 8003c98:	ed93 5a01 	vldr	s10, [r3, #4]
 8003c9c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003ca0:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ca8:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8003cac:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003cb0:	ee65 6a85 	vmul.f32	s13, s11, s10
 8003cb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cb8:	3e01      	subs	r6, #1
 8003cba:	f102 0210 	add.w	r2, r2, #16
 8003cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cc2:	f1a3 0310 	sub.w	r3, r3, #16
 8003cc6:	d1d9      	bne.n	8003c7c <arm_conv_f32+0x478>
 8003cc8:	4486      	add	lr, r0
 8003cca:	b1d1      	cbz	r1, 8003d02 <arm_conv_f32+0x4fe>
 8003ccc:	ed99 7a00 	vldr	s14, [r9]
 8003cd0:	edde 6a00 	vldr	s13, [lr]
 8003cd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cdc:	b18c      	cbz	r4, 8003d02 <arm_conv_f32+0x4fe>
 8003cde:	ed19 7a01 	vldr	s14, [r9, #-4]
 8003ce2:	edde 6a01 	vldr	s13, [lr, #4]
 8003ce6:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003cea:	2c01      	cmp	r4, #1
 8003cec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cf0:	d007      	beq.n	8003d02 <arm_conv_f32+0x4fe>
 8003cf2:	ed9e 7a02 	vldr	s14, [lr, #8]
 8003cf6:	ed59 6a02 	vldr	s13, [r9, #-8]
 8003cfa:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003cfe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d02:	ece5 7a01 	vstmia	r5!, {s15}
 8003d06:	4565      	cmp	r5, ip
 8003d08:	46c6      	mov	lr, r8
 8003d0a:	f108 0804 	add.w	r8, r8, #4
 8003d0e:	d1af      	bne.n	8003c70 <arm_conv_f32+0x46c>
 8003d10:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 8003d14:	4659      	mov	r1, fp
 8003d16:	9b01      	ldr	r3, [sp, #4]
 8003d18:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8003d1c:	e71c      	b.n	8003b58 <arm_conv_f32+0x354>
 8003d1e:	4686      	mov	lr, r0
 8003d20:	e785      	b.n	8003c2e <arm_conv_f32+0x42a>
 8003d22:	46ac      	mov	ip, r5
 8003d24:	e7f7      	b.n	8003d16 <arm_conv_f32+0x512>
 8003d26:	9a01      	ldr	r2, [sp, #4]
 8003d28:	2a00      	cmp	r2, #0
 8003d2a:	f47f aedd 	bne.w	8003ae8 <arm_conv_f32+0x2e4>
 8003d2e:	e76d      	b.n	8003c0c <arm_conv_f32+0x408>
 8003d30:	ed5f 7a8f 	vldr	s15, [pc, #-572]	; 8003af8 <arm_conv_f32+0x2f4>
 8003d34:	4680      	mov	r8, r0
 8003d36:	e5e3      	b.n	8003900 <arm_conv_f32+0xfc>

08003d38 <arm_sub_f32>:
 8003d38:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8003d3c:	b4f0      	push	{r4, r5, r6, r7}
 8003d3e:	d033      	beq.n	8003da8 <arm_sub_f32+0x70>
 8003d40:	f100 0610 	add.w	r6, r0, #16
 8003d44:	f101 0510 	add.w	r5, r1, #16
 8003d48:	f102 0410 	add.w	r4, r2, #16
 8003d4c:	4667      	mov	r7, ip
 8003d4e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8003d52:	ed56 7a04 	vldr	s15, [r6, #-16]
 8003d56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d5a:	3f01      	subs	r7, #1
 8003d5c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8003d60:	ed15 7a03 	vldr	s14, [r5, #-12]
 8003d64:	ed56 7a03 	vldr	s15, [r6, #-12]
 8003d68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d6c:	f106 0610 	add.w	r6, r6, #16
 8003d70:	ed44 7a03 	vstr	s15, [r4, #-12]
 8003d74:	ed15 7a02 	vldr	s14, [r5, #-8]
 8003d78:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8003d7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d80:	f105 0510 	add.w	r5, r5, #16
 8003d84:	ed44 7a02 	vstr	s15, [r4, #-8]
 8003d88:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8003d8c:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8003d90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d94:	f104 0410 	add.w	r4, r4, #16
 8003d98:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8003d9c:	d1d7      	bne.n	8003d4e <arm_sub_f32+0x16>
 8003d9e:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8003da2:	4420      	add	r0, r4
 8003da4:	4421      	add	r1, r4
 8003da6:	4422      	add	r2, r4
 8003da8:	f013 0303 	ands.w	r3, r3, #3
 8003dac:	d01b      	beq.n	8003de6 <arm_sub_f32+0xae>
 8003dae:	edd0 7a00 	vldr	s15, [r0]
 8003db2:	ed91 7a00 	vldr	s14, [r1]
 8003db6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	edc2 7a00 	vstr	s15, [r2]
 8003dc0:	d011      	beq.n	8003de6 <arm_sub_f32+0xae>
 8003dc2:	edd0 7a01 	vldr	s15, [r0, #4]
 8003dc6:	ed91 7a01 	vldr	s14, [r1, #4]
 8003dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	edc2 7a01 	vstr	s15, [r2, #4]
 8003dd4:	d007      	beq.n	8003de6 <arm_sub_f32+0xae>
 8003dd6:	edd0 7a02 	vldr	s15, [r0, #8]
 8003dda:	ed91 7a02 	vldr	s14, [r1, #8]
 8003dde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003de2:	edc2 7a02 	vstr	s15, [r2, #8]
 8003de6:	bcf0      	pop	{r4, r5, r6, r7}
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop

08003dec <arm_mult_f32>:
 8003dec:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8003df0:	b4f0      	push	{r4, r5, r6, r7}
 8003df2:	d033      	beq.n	8003e5c <arm_mult_f32+0x70>
 8003df4:	f100 0610 	add.w	r6, r0, #16
 8003df8:	f101 0510 	add.w	r5, r1, #16
 8003dfc:	f102 0410 	add.w	r4, r2, #16
 8003e00:	4667      	mov	r7, ip
 8003e02:	ed15 7a04 	vldr	s14, [r5, #-16]
 8003e06:	ed56 7a04 	vldr	s15, [r6, #-16]
 8003e0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e0e:	3f01      	subs	r7, #1
 8003e10:	ed44 7a04 	vstr	s15, [r4, #-16]
 8003e14:	ed15 7a03 	vldr	s14, [r5, #-12]
 8003e18:	ed56 7a03 	vldr	s15, [r6, #-12]
 8003e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e20:	f106 0610 	add.w	r6, r6, #16
 8003e24:	ed44 7a03 	vstr	s15, [r4, #-12]
 8003e28:	ed15 7a02 	vldr	s14, [r5, #-8]
 8003e2c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8003e30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e34:	f105 0510 	add.w	r5, r5, #16
 8003e38:	ed44 7a02 	vstr	s15, [r4, #-8]
 8003e3c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8003e40:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8003e44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e48:	f104 0410 	add.w	r4, r4, #16
 8003e4c:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8003e50:	d1d7      	bne.n	8003e02 <arm_mult_f32+0x16>
 8003e52:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8003e56:	4420      	add	r0, r4
 8003e58:	4421      	add	r1, r4
 8003e5a:	4422      	add	r2, r4
 8003e5c:	f013 0303 	ands.w	r3, r3, #3
 8003e60:	d01b      	beq.n	8003e9a <arm_mult_f32+0xae>
 8003e62:	edd1 7a00 	vldr	s15, [r1]
 8003e66:	ed90 7a00 	vldr	s14, [r0]
 8003e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	edc2 7a00 	vstr	s15, [r2]
 8003e74:	d011      	beq.n	8003e9a <arm_mult_f32+0xae>
 8003e76:	edd0 7a01 	vldr	s15, [r0, #4]
 8003e7a:	ed91 7a01 	vldr	s14, [r1, #4]
 8003e7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	edc2 7a01 	vstr	s15, [r2, #4]
 8003e88:	d007      	beq.n	8003e9a <arm_mult_f32+0xae>
 8003e8a:	edd0 7a02 	vldr	s15, [r0, #8]
 8003e8e:	ed91 7a02 	vldr	s14, [r1, #8]
 8003e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e96:	edc2 7a02 	vstr	s15, [r2, #8]
 8003e9a:	bcf0      	pop	{r4, r5, r6, r7}
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop

08003ea0 <arm_add_f32>:
 8003ea0:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8003ea4:	b4f0      	push	{r4, r5, r6, r7}
 8003ea6:	d033      	beq.n	8003f10 <arm_add_f32+0x70>
 8003ea8:	f100 0610 	add.w	r6, r0, #16
 8003eac:	f101 0510 	add.w	r5, r1, #16
 8003eb0:	f102 0410 	add.w	r4, r2, #16
 8003eb4:	4667      	mov	r7, ip
 8003eb6:	ed15 7a04 	vldr	s14, [r5, #-16]
 8003eba:	ed56 7a04 	vldr	s15, [r6, #-16]
 8003ebe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ec2:	3f01      	subs	r7, #1
 8003ec4:	ed44 7a04 	vstr	s15, [r4, #-16]
 8003ec8:	ed15 7a03 	vldr	s14, [r5, #-12]
 8003ecc:	ed56 7a03 	vldr	s15, [r6, #-12]
 8003ed0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ed4:	f106 0610 	add.w	r6, r6, #16
 8003ed8:	ed44 7a03 	vstr	s15, [r4, #-12]
 8003edc:	ed15 7a02 	vldr	s14, [r5, #-8]
 8003ee0:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8003ee4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ee8:	f105 0510 	add.w	r5, r5, #16
 8003eec:	ed44 7a02 	vstr	s15, [r4, #-8]
 8003ef0:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8003ef4:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8003ef8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003efc:	f104 0410 	add.w	r4, r4, #16
 8003f00:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8003f04:	d1d7      	bne.n	8003eb6 <arm_add_f32+0x16>
 8003f06:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8003f0a:	4420      	add	r0, r4
 8003f0c:	4421      	add	r1, r4
 8003f0e:	4422      	add	r2, r4
 8003f10:	f013 0303 	ands.w	r3, r3, #3
 8003f14:	d01b      	beq.n	8003f4e <arm_add_f32+0xae>
 8003f16:	edd1 7a00 	vldr	s15, [r1]
 8003f1a:	ed90 7a00 	vldr	s14, [r0]
 8003f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f22:	3b01      	subs	r3, #1
 8003f24:	edc2 7a00 	vstr	s15, [r2]
 8003f28:	d011      	beq.n	8003f4e <arm_add_f32+0xae>
 8003f2a:	edd0 7a01 	vldr	s15, [r0, #4]
 8003f2e:	ed91 7a01 	vldr	s14, [r1, #4]
 8003f32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	edc2 7a01 	vstr	s15, [r2, #4]
 8003f3c:	d007      	beq.n	8003f4e <arm_add_f32+0xae>
 8003f3e:	edd0 7a02 	vldr	s15, [r0, #8]
 8003f42:	ed91 7a02 	vldr	s14, [r1, #8]
 8003f46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f4a:	edc2 7a02 	vstr	s15, [r2, #8]
 8003f4e:	bcf0      	pop	{r4, r5, r6, r7}
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop

08003f54 <__errno>:
 8003f54:	4b01      	ldr	r3, [pc, #4]	; (8003f5c <__errno+0x8>)
 8003f56:	6818      	ldr	r0, [r3, #0]
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	200001a4 	.word	0x200001a4

08003f60 <__libc_init_array>:
 8003f60:	b570      	push	{r4, r5, r6, lr}
 8003f62:	4e0d      	ldr	r6, [pc, #52]	; (8003f98 <__libc_init_array+0x38>)
 8003f64:	4c0d      	ldr	r4, [pc, #52]	; (8003f9c <__libc_init_array+0x3c>)
 8003f66:	1ba4      	subs	r4, r4, r6
 8003f68:	10a4      	asrs	r4, r4, #2
 8003f6a:	2500      	movs	r5, #0
 8003f6c:	42a5      	cmp	r5, r4
 8003f6e:	d109      	bne.n	8003f84 <__libc_init_array+0x24>
 8003f70:	4e0b      	ldr	r6, [pc, #44]	; (8003fa0 <__libc_init_array+0x40>)
 8003f72:	4c0c      	ldr	r4, [pc, #48]	; (8003fa4 <__libc_init_array+0x44>)
 8003f74:	f000 f980 	bl	8004278 <_init>
 8003f78:	1ba4      	subs	r4, r4, r6
 8003f7a:	10a4      	asrs	r4, r4, #2
 8003f7c:	2500      	movs	r5, #0
 8003f7e:	42a5      	cmp	r5, r4
 8003f80:	d105      	bne.n	8003f8e <__libc_init_array+0x2e>
 8003f82:	bd70      	pop	{r4, r5, r6, pc}
 8003f84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f88:	4798      	blx	r3
 8003f8a:	3501      	adds	r5, #1
 8003f8c:	e7ee      	b.n	8003f6c <__libc_init_array+0xc>
 8003f8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f92:	4798      	blx	r3
 8003f94:	3501      	adds	r5, #1
 8003f96:	e7f2      	b.n	8003f7e <__libc_init_array+0x1e>
 8003f98:	080042dc 	.word	0x080042dc
 8003f9c:	080042dc 	.word	0x080042dc
 8003fa0:	080042dc 	.word	0x080042dc
 8003fa4:	080042e0 	.word	0x080042e0

08003fa8 <memset>:
 8003fa8:	4402      	add	r2, r0
 8003faa:	4603      	mov	r3, r0
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d100      	bne.n	8003fb2 <memset+0xa>
 8003fb0:	4770      	bx	lr
 8003fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fb6:	e7f9      	b.n	8003fac <memset+0x4>

08003fb8 <sqrt>:
 8003fb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003fbc:	ed2d 8b02 	vpush	{d8}
 8003fc0:	b08b      	sub	sp, #44	; 0x2c
 8003fc2:	ec55 4b10 	vmov	r4, r5, d0
 8003fc6:	f000 f8a1 	bl	800410c <__ieee754_sqrt>
 8003fca:	4b26      	ldr	r3, [pc, #152]	; (8004064 <sqrt+0xac>)
 8003fcc:	eeb0 8a40 	vmov.f32	s16, s0
 8003fd0:	eef0 8a60 	vmov.f32	s17, s1
 8003fd4:	f993 6000 	ldrsb.w	r6, [r3]
 8003fd8:	1c73      	adds	r3, r6, #1
 8003fda:	d02a      	beq.n	8004032 <sqrt+0x7a>
 8003fdc:	4622      	mov	r2, r4
 8003fde:	462b      	mov	r3, r5
 8003fe0:	4620      	mov	r0, r4
 8003fe2:	4629      	mov	r1, r5
 8003fe4:	f7fc fd9c 	bl	8000b20 <__aeabi_dcmpun>
 8003fe8:	4607      	mov	r7, r0
 8003fea:	bb10      	cbnz	r0, 8004032 <sqrt+0x7a>
 8003fec:	f04f 0800 	mov.w	r8, #0
 8003ff0:	f04f 0900 	mov.w	r9, #0
 8003ff4:	4642      	mov	r2, r8
 8003ff6:	464b      	mov	r3, r9
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	4629      	mov	r1, r5
 8003ffc:	f7fc fd68 	bl	8000ad0 <__aeabi_dcmplt>
 8004000:	b1b8      	cbz	r0, 8004032 <sqrt+0x7a>
 8004002:	2301      	movs	r3, #1
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	4b18      	ldr	r3, [pc, #96]	; (8004068 <sqrt+0xb0>)
 8004008:	9301      	str	r3, [sp, #4]
 800400a:	9708      	str	r7, [sp, #32]
 800400c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004010:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004014:	b9b6      	cbnz	r6, 8004044 <sqrt+0x8c>
 8004016:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800401a:	4668      	mov	r0, sp
 800401c:	f000 f929 	bl	8004272 <matherr>
 8004020:	b1d0      	cbz	r0, 8004058 <sqrt+0xa0>
 8004022:	9b08      	ldr	r3, [sp, #32]
 8004024:	b11b      	cbz	r3, 800402e <sqrt+0x76>
 8004026:	f7ff ff95 	bl	8003f54 <__errno>
 800402a:	9b08      	ldr	r3, [sp, #32]
 800402c:	6003      	str	r3, [r0, #0]
 800402e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004032:	eeb0 0a48 	vmov.f32	s0, s16
 8004036:	eef0 0a68 	vmov.f32	s1, s17
 800403a:	b00b      	add	sp, #44	; 0x2c
 800403c:	ecbd 8b02 	vpop	{d8}
 8004040:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004044:	4642      	mov	r2, r8
 8004046:	464b      	mov	r3, r9
 8004048:	4640      	mov	r0, r8
 800404a:	4649      	mov	r1, r9
 800404c:	f7fc fbf8 	bl	8000840 <__aeabi_ddiv>
 8004050:	2e02      	cmp	r6, #2
 8004052:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004056:	d1e0      	bne.n	800401a <sqrt+0x62>
 8004058:	f7ff ff7c 	bl	8003f54 <__errno>
 800405c:	2321      	movs	r3, #33	; 0x21
 800405e:	6003      	str	r3, [r0, #0]
 8004060:	e7df      	b.n	8004022 <sqrt+0x6a>
 8004062:	bf00      	nop
 8004064:	20000208 	.word	0x20000208
 8004068:	080042d0 	.word	0x080042d0

0800406c <sqrtf>:
 800406c:	b510      	push	{r4, lr}
 800406e:	ed2d 8b02 	vpush	{d8}
 8004072:	b08a      	sub	sp, #40	; 0x28
 8004074:	eeb0 8a40 	vmov.f32	s16, s0
 8004078:	f000 f8f8 	bl	800426c <__ieee754_sqrtf>
 800407c:	4b21      	ldr	r3, [pc, #132]	; (8004104 <sqrtf+0x98>)
 800407e:	f993 4000 	ldrsb.w	r4, [r3]
 8004082:	1c63      	adds	r3, r4, #1
 8004084:	d02c      	beq.n	80040e0 <sqrtf+0x74>
 8004086:	eeb4 8a48 	vcmp.f32	s16, s16
 800408a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408e:	d627      	bvs.n	80040e0 <sqrtf+0x74>
 8004090:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004098:	d522      	bpl.n	80040e0 <sqrtf+0x74>
 800409a:	2301      	movs	r3, #1
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	4b1a      	ldr	r3, [pc, #104]	; (8004108 <sqrtf+0x9c>)
 80040a0:	9301      	str	r3, [sp, #4]
 80040a2:	ee18 0a10 	vmov	r0, s16
 80040a6:	2300      	movs	r3, #0
 80040a8:	9308      	str	r3, [sp, #32]
 80040aa:	f7fc fa47 	bl	800053c <__aeabi_f2d>
 80040ae:	2200      	movs	r2, #0
 80040b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80040b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040b8:	2300      	movs	r3, #0
 80040ba:	b9ac      	cbnz	r4, 80040e8 <sqrtf+0x7c>
 80040bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80040c0:	4668      	mov	r0, sp
 80040c2:	f000 f8d6 	bl	8004272 <matherr>
 80040c6:	b1b8      	cbz	r0, 80040f8 <sqrtf+0x8c>
 80040c8:	9b08      	ldr	r3, [sp, #32]
 80040ca:	b11b      	cbz	r3, 80040d4 <sqrtf+0x68>
 80040cc:	f7ff ff42 	bl	8003f54 <__errno>
 80040d0:	9b08      	ldr	r3, [sp, #32]
 80040d2:	6003      	str	r3, [r0, #0]
 80040d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040d8:	f7fc fd38 	bl	8000b4c <__aeabi_d2f>
 80040dc:	ee00 0a10 	vmov	s0, r0
 80040e0:	b00a      	add	sp, #40	; 0x28
 80040e2:	ecbd 8b02 	vpop	{d8}
 80040e6:	bd10      	pop	{r4, pc}
 80040e8:	4610      	mov	r0, r2
 80040ea:	4619      	mov	r1, r3
 80040ec:	f7fc fba8 	bl	8000840 <__aeabi_ddiv>
 80040f0:	2c02      	cmp	r4, #2
 80040f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80040f6:	d1e3      	bne.n	80040c0 <sqrtf+0x54>
 80040f8:	f7ff ff2c 	bl	8003f54 <__errno>
 80040fc:	2321      	movs	r3, #33	; 0x21
 80040fe:	6003      	str	r3, [r0, #0]
 8004100:	e7e2      	b.n	80040c8 <sqrtf+0x5c>
 8004102:	bf00      	nop
 8004104:	20000208 	.word	0x20000208
 8004108:	080042d5 	.word	0x080042d5

0800410c <__ieee754_sqrt>:
 800410c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004110:	4955      	ldr	r1, [pc, #340]	; (8004268 <__ieee754_sqrt+0x15c>)
 8004112:	ec55 4b10 	vmov	r4, r5, d0
 8004116:	43a9      	bics	r1, r5
 8004118:	462b      	mov	r3, r5
 800411a:	462a      	mov	r2, r5
 800411c:	d112      	bne.n	8004144 <__ieee754_sqrt+0x38>
 800411e:	ee10 2a10 	vmov	r2, s0
 8004122:	ee10 0a10 	vmov	r0, s0
 8004126:	4629      	mov	r1, r5
 8004128:	f7fc fa60 	bl	80005ec <__aeabi_dmul>
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4620      	mov	r0, r4
 8004132:	4629      	mov	r1, r5
 8004134:	f7fc f8a4 	bl	8000280 <__adddf3>
 8004138:	4604      	mov	r4, r0
 800413a:	460d      	mov	r5, r1
 800413c:	ec45 4b10 	vmov	d0, r4, r5
 8004140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004144:	2d00      	cmp	r5, #0
 8004146:	ee10 0a10 	vmov	r0, s0
 800414a:	4621      	mov	r1, r4
 800414c:	dc0f      	bgt.n	800416e <__ieee754_sqrt+0x62>
 800414e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004152:	4330      	orrs	r0, r6
 8004154:	d0f2      	beq.n	800413c <__ieee754_sqrt+0x30>
 8004156:	b155      	cbz	r5, 800416e <__ieee754_sqrt+0x62>
 8004158:	ee10 2a10 	vmov	r2, s0
 800415c:	4620      	mov	r0, r4
 800415e:	4629      	mov	r1, r5
 8004160:	f7fc f88c 	bl	800027c <__aeabi_dsub>
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	f7fc fb6a 	bl	8000840 <__aeabi_ddiv>
 800416c:	e7e4      	b.n	8004138 <__ieee754_sqrt+0x2c>
 800416e:	151b      	asrs	r3, r3, #20
 8004170:	d073      	beq.n	800425a <__ieee754_sqrt+0x14e>
 8004172:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004176:	07dd      	lsls	r5, r3, #31
 8004178:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800417c:	bf48      	it	mi
 800417e:	0fc8      	lsrmi	r0, r1, #31
 8004180:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004184:	bf44      	itt	mi
 8004186:	0049      	lslmi	r1, r1, #1
 8004188:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800418c:	2500      	movs	r5, #0
 800418e:	1058      	asrs	r0, r3, #1
 8004190:	0fcb      	lsrs	r3, r1, #31
 8004192:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8004196:	0049      	lsls	r1, r1, #1
 8004198:	2316      	movs	r3, #22
 800419a:	462c      	mov	r4, r5
 800419c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80041a0:	19a7      	adds	r7, r4, r6
 80041a2:	4297      	cmp	r7, r2
 80041a4:	bfde      	ittt	le
 80041a6:	19bc      	addle	r4, r7, r6
 80041a8:	1bd2      	suble	r2, r2, r7
 80041aa:	19ad      	addle	r5, r5, r6
 80041ac:	0fcf      	lsrs	r7, r1, #31
 80041ae:	3b01      	subs	r3, #1
 80041b0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80041b4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80041b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80041bc:	d1f0      	bne.n	80041a0 <__ieee754_sqrt+0x94>
 80041be:	f04f 0c20 	mov.w	ip, #32
 80041c2:	469e      	mov	lr, r3
 80041c4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80041c8:	42a2      	cmp	r2, r4
 80041ca:	eb06 070e 	add.w	r7, r6, lr
 80041ce:	dc02      	bgt.n	80041d6 <__ieee754_sqrt+0xca>
 80041d0:	d112      	bne.n	80041f8 <__ieee754_sqrt+0xec>
 80041d2:	428f      	cmp	r7, r1
 80041d4:	d810      	bhi.n	80041f8 <__ieee754_sqrt+0xec>
 80041d6:	2f00      	cmp	r7, #0
 80041d8:	eb07 0e06 	add.w	lr, r7, r6
 80041dc:	da42      	bge.n	8004264 <__ieee754_sqrt+0x158>
 80041de:	f1be 0f00 	cmp.w	lr, #0
 80041e2:	db3f      	blt.n	8004264 <__ieee754_sqrt+0x158>
 80041e4:	f104 0801 	add.w	r8, r4, #1
 80041e8:	1b12      	subs	r2, r2, r4
 80041ea:	428f      	cmp	r7, r1
 80041ec:	bf88      	it	hi
 80041ee:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80041f2:	1bc9      	subs	r1, r1, r7
 80041f4:	4433      	add	r3, r6
 80041f6:	4644      	mov	r4, r8
 80041f8:	0052      	lsls	r2, r2, #1
 80041fa:	f1bc 0c01 	subs.w	ip, ip, #1
 80041fe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8004202:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004206:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800420a:	d1dd      	bne.n	80041c8 <__ieee754_sqrt+0xbc>
 800420c:	430a      	orrs	r2, r1
 800420e:	d006      	beq.n	800421e <__ieee754_sqrt+0x112>
 8004210:	1c5c      	adds	r4, r3, #1
 8004212:	bf13      	iteet	ne
 8004214:	3301      	addne	r3, #1
 8004216:	3501      	addeq	r5, #1
 8004218:	4663      	moveq	r3, ip
 800421a:	f023 0301 	bicne.w	r3, r3, #1
 800421e:	106a      	asrs	r2, r5, #1
 8004220:	085b      	lsrs	r3, r3, #1
 8004222:	07e9      	lsls	r1, r5, #31
 8004224:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004228:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800422c:	bf48      	it	mi
 800422e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004232:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004236:	461c      	mov	r4, r3
 8004238:	e780      	b.n	800413c <__ieee754_sqrt+0x30>
 800423a:	0aca      	lsrs	r2, r1, #11
 800423c:	3815      	subs	r0, #21
 800423e:	0549      	lsls	r1, r1, #21
 8004240:	2a00      	cmp	r2, #0
 8004242:	d0fa      	beq.n	800423a <__ieee754_sqrt+0x12e>
 8004244:	02d6      	lsls	r6, r2, #11
 8004246:	d50a      	bpl.n	800425e <__ieee754_sqrt+0x152>
 8004248:	f1c3 0420 	rsb	r4, r3, #32
 800424c:	fa21 f404 	lsr.w	r4, r1, r4
 8004250:	1e5d      	subs	r5, r3, #1
 8004252:	4099      	lsls	r1, r3
 8004254:	4322      	orrs	r2, r4
 8004256:	1b43      	subs	r3, r0, r5
 8004258:	e78b      	b.n	8004172 <__ieee754_sqrt+0x66>
 800425a:	4618      	mov	r0, r3
 800425c:	e7f0      	b.n	8004240 <__ieee754_sqrt+0x134>
 800425e:	0052      	lsls	r2, r2, #1
 8004260:	3301      	adds	r3, #1
 8004262:	e7ef      	b.n	8004244 <__ieee754_sqrt+0x138>
 8004264:	46a0      	mov	r8, r4
 8004266:	e7bf      	b.n	80041e8 <__ieee754_sqrt+0xdc>
 8004268:	7ff00000 	.word	0x7ff00000

0800426c <__ieee754_sqrtf>:
 800426c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004270:	4770      	bx	lr

08004272 <matherr>:
 8004272:	2000      	movs	r0, #0
 8004274:	4770      	bx	lr
	...

08004278 <_init>:
 8004278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427a:	bf00      	nop
 800427c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427e:	bc08      	pop	{r3}
 8004280:	469e      	mov	lr, r3
 8004282:	4770      	bx	lr

08004284 <_fini>:
 8004284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004286:	bf00      	nop
 8004288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800428a:	bc08      	pop	{r3}
 800428c:	469e      	mov	lr, r3
 800428e:	4770      	bx	lr
