0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week04/lab01_full_adder/sim/xsim/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week04/lab01_full_adder/src/full_adder_1bit.v,1711702130,verilog,,C:/2024_CA_LAB/LAB/week04/lab01_full_adder/testbench/tb_full_adder_1bit.v,,full_adder_1bit_case;full_adder_1bit_optimized;full_adder_1bit_twohalfadder,,,,,,,,
C:/2024_CA_LAB/LAB/week04/lab01_full_adder/testbench/tb_full_adder_1bit.v,1711701878,verilog,,,,tb_full_adder_1bit,,,,,,,,
