ModuleName printSegment
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 30
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 24 ,Y1: 16 ,X2: 56 ,Y2: 16
End
Branches
End
Wire Name: b2
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 312 ,Y1: 24 ,X2: 336 ,Y2: 24
End
Branches
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 312 ,Y1: 48 ,X2: 336 ,Y2: 48
End
Branches
End
Wire Name: b5
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 312 ,Y1: 72 ,X2: 336 ,Y2: 72
End
Branches
End
Wire Name: b23
LV: 6
RV: 0
Width: 7
Edges
Edge X1: 560 ,Y1: 8 ,X2: 560 ,Y2: 296
End
Branches
Branch Left: 560 ,Top: 24
BranchStrList
0
End
Branch Left: 560 ,Top: 48
BranchStrList
1
End
Branch Left: 560 ,Top: 80
BranchStrList
2
End
Branch Left: 560 ,Top: 112
BranchStrList
3
End
Branch Left: 560 ,Top: 152
BranchStrList
4
End
Branch Left: 560 ,Top: 192
BranchStrList
5
End
Branch Left: 560 ,Top: 232
BranchStrList
6
End
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 24 ,X2: 560 ,Y2: 24
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 48 ,X2: 560 ,Y2: 48
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 80 ,X2: 560 ,Y2: 80
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 112 ,X2: 560 ,Y2: 112
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 192 ,X2: 560 ,Y2: 192
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 232 ,X2: 560 ,Y2: 232
End
Branches
End
Wire Name: b17
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 104 ,X2: 336 ,Y2: 104
End
Branches
End
Wire Name: b18
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 312 ,Y1: 120 ,X2: 336 ,Y2: 120
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 152 ,X2: 336 ,Y2: 152
End
Branches
End
Wire Name: b24
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 312 ,Y1: 184 ,X2: 336 ,Y2: 184
End
Branches
End
Wire Name: b26
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 312 ,Y1: 240 ,X2: 336 ,Y2: 240
End
Branches
End
Wire Name: b27
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 224 ,X2: 336 ,Y2: 224
End
Branches
End
Wire Name: w34
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 152 ,X2: 560 ,Y2: 152
End
Branches
End
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 184 ,X2: 480 ,Y2: 184
End
Branches
End
Wire Name: w36
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 200 ,X2: 480 ,Y2: 200
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 224 ,X2: 480 ,Y2: 224
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 240 ,X2: 480 ,Y2: 240
End
Branches
End
Wire Name: w37
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 72 ,X2: 480 ,Y2: 72
End
Branches
End
Wire Name: w38
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 88 ,X2: 480 ,Y2: 88
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 104 ,X2: 480 ,Y2: 104
End
Branches
End
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 120 ,X2: 480 ,Y2: 120
End
Branches
End
Wire Name: b28
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 312 ,Y1: 16 ,X2: 312 ,Y2: 288
End
Branches
Branch Left: 312 ,Top: 24
BranchStrList
[9:5]
[3:2]
0
End
Branch Left: 312 ,Top: 48
BranchStrList
[9:7]
[4:0]
End
Branch Left: 312 ,Top: 72
BranchStrList
[8:3]
[1:0]
End
Branch Left: 312 ,Top: 88
BranchStrList
9
End
Branch Left: 312 ,Top: 104
BranchStrList
5
[3:2]
0
End
Branch Left: 312 ,Top: 152
BranchStrList
8
6
2
0
End
Branch Left: 312 ,Top: 184
BranchStrList
[6:4]
End
Branch Left: 312 ,Top: 224
BranchStrList
[5:2]
End
Branch Left: 312 ,Top: 120
BranchStrList
[9:8]
6
End
Branch Left: 312 ,Top: 200
BranchStrList
[9:7]
0
End
Branch Left: 312 ,Top: 240
BranchStrList
[9:8]
6
End
End
Wire Name: b29
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 200 ,X2: 336 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 24 Top: 16 ,Orientation: 0
Portname: bNum ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 560 Top: 296 ,Orientation: 3
Portname: seg ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
6
,Width:
7
,RV:
0
End
Symbols
Symbol Left: 80 Top: 8
Name: s16
LibraryName: (NoLibraryName)
IpName: Binary_to_Decimal_Convert
SymbolParameters
End
Symbol Left: 360 Top: 16
Name: s17
LibraryName: (NoLibraryName)
IpName: multiOR
SymbolParameters
End
Symbol Left: 360 Top: 40
Name: s18
LibraryName: (NoLibraryName)
IpName: multiOR
SymbolParameters
End
Symbol Left: 360 Top: 64
Name: s19
LibraryName: (NoLibraryName)
IpName: multiOR
SymbolParameters
End
Symbol Left: 360 Top: 96
Name: s20
LibraryName: (NoLibraryName)
IpName: multiOR4
SymbolParameters
End
Symbol Left: 360 Top: 112
Name: s21
LibraryName: (NoLibraryName)
IpName: multiOR3
SymbolParameters
End
Symbol Left: 360 Top: 144
Name: s22
LibraryName: (NoLibraryName)
IpName: multiOR4
SymbolParameters
End
Symbol Left: 360 Top: 176
Name: s11
LibraryName: (NoLibraryName)
IpName: multiOR3
SymbolParameters
End
Symbol Left: 360 Top: 216
Name: s14
LibraryName: (NoLibraryName)
IpName: multiOR4
SymbolParameters
End
Symbol Left: 360 Top: 232
Name: s23
LibraryName: (NoLibraryName)
IpName: multiOR3
SymbolParameters
End
Symbol Left: 480 Top: 64
Name: s12
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 480 Top: 96
Name: s15
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 480 Top: 176
Name: s24
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 480 Top: 216
Name: s25
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 360 Top: 192
Name: s26
LibraryName: (NoLibraryName)
IpName: multiOR4
SymbolParameters
End
End
Texts
End
Links
End
