Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot downcounter_testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.downcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "downcounter_testbench_time_synth.sdf", for root module "downcounter_testbench/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "downcounter_testbench_time_synth.sdf", for root module "downcounter_testbench/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b10101001)
Compiling module simprims_ver.LUT4(INIT=16'b1010101010101001)
Compiling module simprims_ver.LUT5(INIT=32'b101010101010101010...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.down_counter
Compiling module xil_defaultlib.downcounter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot downcounter_testbench_time_synth
