// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4SGX230KF40C2 Package FBGA1517
// 

//
// This file contains Slow Corner delays for the design using part EP4SGX230KF40C2,
// with speed grade 2, core voltage 0.9VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top")
  (DATE "01/29/2019 17:31:39")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE i_clk_to_dac\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4425:4425:4425) (4383:4383:4383))
        (IOPATH i o (2000:2000:2000) (2017:2017:2017))
        (IOPATH i obar (2009:2009:2009) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1377:1377:1377) (1254:1254:1254))
        (IOPATH i o (2719:2719:2719) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1195:1195:1195) (1132:1132:1132))
        (IOPATH i o (2709:2709:2709) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (896:896:896) (906:906:906))
        (IOPATH i o (2699:2699:2699) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1018:1018:1018) (971:971:971))
        (IOPATH i o (2687:2687:2687) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (715:715:715) (687:687:687))
        (IOPATH i o (2709:2709:2709) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1365:1365:1365) (1285:1285:1285))
        (IOPATH i o (2719:2719:2719) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1121:1121:1121) (1095:1095:1095))
        (IOPATH i o (2699:2699:2699) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (912:912:912) (843:843:843))
        (IOPATH i o (2679:2679:2679) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1023:1023:1023) (944:944:944))
        (IOPATH i o (2709:2709:2709) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1182:1182:1182) (1111:1111:1111))
        (IOPATH i o (2712:2712:2712) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (717:717:717) (690:690:690))
        (IOPATH i o (2709:2709:2709) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1218:1218:1218) (1086:1086:1086))
        (IOPATH i o (2752:2752:2752) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1002:1002:1002) (907:907:907))
        (IOPATH i o (2719:2719:2719) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1251:1251:1251) (1163:1163:1163))
        (IOPATH i o (2679:2679:2679) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1483:1483:1483) (1417:1417:1417))
        (IOPATH i o (2729:2729:2729) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1103:1103:1103) (1056:1056:1056))
        (IOPATH i o (2709:2709:2709) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (469:469:469) (439:439:439))
        (IOPATH i o (2442:2442:2442) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (450:450:450) (432:432:432))
        (IOPATH i o (2412:2412:2412) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (441:441:441) (418:418:418))
        (IOPATH i o (2413:2413:2413) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (312:312:312) (304:304:304))
        (IOPATH i o (2333:2333:2333) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (436:436:436))
        (IOPATH i o (2393:2393:2393) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (614:614:614) (573:573:573))
        (IOPATH i o (2353:2353:2353) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (588:588:588) (553:553:553))
        (IOPATH i o (2413:2413:2413) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (625:625:625) (587:587:587))
        (IOPATH i o (2343:2343:2343) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (304:304:304) (293:293:293))
        (IOPATH i o (2332:2332:2332) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (450:450:450) (425:425:425))
        (IOPATH i o (2433:2433:2433) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (418:418:418) (389:389:389))
        (IOPATH i o (2383:2383:2383) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (437:437:437) (413:413:413))
        (IOPATH i o (2442:2442:2442) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (589:589:589) (544:544:544))
        (IOPATH i o (2383:2383:2383) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (447:447:447) (436:436:436))
        (IOPATH i o (2373:2373:2373) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (308:308:308) (296:296:296))
        (IOPATH i o (2403:2403:2403) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (607:607:607) (563:563:563))
        (IOPATH i o (2412:2412:2412) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (463:463:463) (439:439:439))
        (IOPATH i o (2392:2392:2392) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (455:455:455) (428:428:428))
        (IOPATH i o (2392:2392:2392) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (293:293:293) (276:276:276))
        (IOPATH i o (2402:2402:2402) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (590:590:590) (543:543:543))
        (IOPATH i o (2443:2443:2443) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (498:498:498) (468:468:468))
        (IOPATH i o (2412:2412:2412) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (463:463:463) (434:434:434))
        (IOPATH i o (2443:2443:2443) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (475:475:475) (460:460:460))
        (IOPATH i o (2443:2443:2443) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (403:403:403) (369:369:369))
        (IOPATH i o (2413:2413:2413) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (433:433:433))
        (IOPATH i o (2372:2372:2372) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (385:385:385) (349:349:349))
        (IOPATH i o (2382:2382:2382) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (390:390:390) (356:356:356))
        (IOPATH i o (2432:2432:2432) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (420:420:420) (394:394:394))
        (IOPATH i o (2383:2383:2383) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (495:495:495) (473:473:473))
        (IOPATH i o (2442:2442:2442) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (568:568:568) (527:527:527))
        (IOPATH i o (2352:2352:2352) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3206:3206:3206) (3026:3026:3026))
        (IOPATH i o (2677:2677:2677) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2501:2501:2501) (2341:2341:2341))
        (IOPATH i o (2667:2667:2667) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[32\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2987:2987:2987) (2873:2873:2873))
        (IOPATH i o (2709:2709:2709) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[33\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2161:2161:2161) (2050:2050:2050))
        (IOPATH i o (2719:2719:2719) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[34\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2108:2108:2108) (2005:2005:2005))
        (IOPATH i o (2719:2719:2719) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[35\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1938:1938:1938) (1861:1861:1861))
        (IOPATH i o (2719:2719:2719) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[36\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2800:2800:2800) (2698:2698:2698))
        (IOPATH i o (2667:2667:2667) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[37\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2010:2010:2010) (1905:1905:1905))
        (IOPATH i o (2719:2719:2719) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[38\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7658:7658:7658) (7238:7238:7238))
        (IOPATH i o (2657:2657:2657) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[39\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7406:7406:7406) (7015:7015:7015))
        (IOPATH i o (2719:2719:2719) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[40\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2828:2828:2828) (2631:2631:2631))
        (IOPATH i o (2739:2739:2739) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[41\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2542:2542:2542) (2455:2455:2455))
        (IOPATH i o (2779:2779:2779) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[42\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6643:6643:6643) (6341:6341:6341))
        (IOPATH i o (2689:2689:2689) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[43\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7256:7256:7256) (6844:6844:6844))
        (IOPATH i o (2647:2647:2647) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5670:5670:5670) (5378:5378:5378))
        (IOPATH i o (2657:2657:2657) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5727:5727:5727) (5413:5413:5413))
        (IOPATH i o (2692:2692:2692) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5156:5156:5156) (5047:5047:5047))
        (IOPATH i o (2687:2687:2687) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5199:5199:5199) (5051:5051:5051))
        (IOPATH i o (2712:2712:2712) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3511:3511:3511) (3360:3360:3360))
        (IOPATH i o (2687:2687:2687) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5613:5613:5613) (5522:5522:5522))
        (IOPATH i o (2712:2712:2712) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4827:4827:4827) (4591:4591:4591))
        (IOPATH i o (2687:2687:2687) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3596:3596:3596) (3328:3328:3328))
        (IOPATH i o (2722:2722:2722) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7263:7263:7263) (6912:6912:6912))
        (IOPATH i o (2627:2627:2627) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6953:6953:6953) (6673:6673:6673))
        (IOPATH i o (2662:2662:2662) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5958:5958:5958) (5648:5648:5648))
        (IOPATH i o (2707:2707:2707) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4985:4985:4985) (4737:4737:4737))
        (IOPATH i o (2732:2732:2732) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6643:6643:6643) (6341:6341:6341))
        (IOPATH i o (2647:2647:2647) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6531:6531:6531) (6852:6852:6852))
        (IOPATH i o (2672:2672:2672) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE i_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (553:553:553) (566:566:566))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_and2")
    (INSTANCE i_clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (539:539:539) (553:553:553))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (532:532:532) (539:539:539))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (693:693:693) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (536:536:536) (543:543:543))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (532:532:532) (539:539:539))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (4216:4216:4216) (4247:4247:4247))
        (IOPATH datab sumout (669:669:669) (679:679:679))
        (IOPATH datab cout (519:519:519) (519:519:519))
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (4226:4226:4226) (4267:4267:4267))
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH dataf sumout (457:457:457) (473:473:473))
        (IOPATH dataf cout (308:308:308) (308:308:308))
        (IOPATH cin sumout (284:284:284) (250:250:250))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (4916:4916:4916) (4982:4982:4982))
        (IOPATH datab sumout (669:669:669) (679:679:679))
        (IOPATH datab cout (519:519:519) (519:519:519))
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (268:268:268) (223:223:223))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (4206:4206:4206) (4242:4242:4242))
        (IOPATH datac sumout (534:534:534) (547:547:547))
        (IOPATH datac cout (383:383:383) (383:383:383))
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (284:284:284) (250:250:250))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (268:268:268) (223:223:223))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (284:284:284) (250:250:250))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (268:268:268) (223:223:223))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (284:284:284) (250:250:250))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH datad cout (458:458:458) (438:438:438))
        (IOPATH cin sumout (268:268:268) (223:223:223))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (780:780:780) (764:764:764))
        (IOPATH cin sumout (284:284:284) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1866:1866:1866))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (400:400:400))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1864:1864:1864))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (406:406:406))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1864:1864:1864))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode270w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (167:167:167) (182:182:182))
        (PORT dataf (167:167:167) (183:183:183))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1125:1125:1125))
        (PORT d[1] (1080:1080:1080) (1125:1125:1125))
        (PORT d[2] (1080:1080:1080) (1125:1125:1125))
        (PORT d[3] (1080:1080:1080) (1125:1125:1125))
        (PORT d[4] (1080:1080:1080) (1125:1125:1125))
        (PORT d[5] (1080:1080:1080) (1125:1125:1125))
        (PORT d[6] (1241:1241:1241) (1257:1257:1257))
        (PORT d[7] (1249:1249:1249) (1258:1258:1258))
        (PORT d[8] (1361:1361:1361) (1318:1318:1318))
        (PORT d[9] (1248:1248:1248) (1258:1258:1258))
        (PORT d[10] (1338:1338:1338) (1278:1278:1278))
        (PORT d[11] (1257:1257:1257) (1262:1262:1262))
        (PORT d[12] (1363:1363:1363) (1310:1310:1310))
        (PORT d[13] (1239:1239:1239) (1250:1250:1250))
        (PORT clk (2159:2159:2159) (2164:2164:2164))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2164:2164:2164))
        (PORT d[0] (684:684:684) (665:665:665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode284w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (416:416:416) (448:448:448))
        (PORT dataf (408:408:408) (446:446:446))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1506:1506:1506))
        (PORT d[1] (1479:1479:1479) (1506:1506:1506))
        (PORT d[2] (1479:1479:1479) (1506:1506:1506))
        (PORT d[3] (1479:1479:1479) (1506:1506:1506))
        (PORT d[4] (1479:1479:1479) (1506:1506:1506))
        (PORT d[5] (1479:1479:1479) (1506:1506:1506))
        (PORT d[6] (1235:1235:1235) (1243:1243:1243))
        (PORT d[7] (1499:1499:1499) (1458:1458:1458))
        (PORT d[8] (1341:1341:1341) (1301:1301:1301))
        (PORT d[9] (1226:1226:1226) (1240:1240:1240))
        (PORT d[10] (1339:1339:1339) (1292:1292:1292))
        (PORT d[11] (1231:1231:1231) (1238:1238:1238))
        (PORT d[12] (1239:1239:1239) (1238:1238:1238))
        (PORT d[13] (1672:1672:1672) (1625:1625:1625))
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d[0] (684:684:684) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode293w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (565:565:565) (623:623:623))
        (PORT dataf (538:538:538) (600:600:600))
        (IOPATH datae combout (189:189:189) (172:172:172))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2181:2181:2181))
        (PORT d[1] (2227:2227:2227) (2181:2181:2181))
        (PORT d[2] (2227:2227:2227) (2181:2181:2181))
        (PORT d[3] (2227:2227:2227) (2181:2181:2181))
        (PORT d[4] (2227:2227:2227) (2181:2181:2181))
        (PORT d[5] (2227:2227:2227) (2181:2181:2181))
        (PORT d[6] (2015:2015:2015) (1912:1912:1912))
        (PORT d[7] (2559:2559:2559) (2484:2484:2484))
        (PORT d[8] (2075:2075:2075) (1972:1972:1972))
        (PORT d[9] (2169:2169:2169) (2133:2133:2133))
        (PORT d[10] (2252:2252:2252) (2111:2111:2111))
        (PORT d[11] (1912:1912:1912) (1821:1821:1821))
        (PORT d[12] (2239:2239:2239) (2188:2188:2188))
        (PORT d[13] (2363:2363:2363) (2237:2237:2237))
        (PORT clk (2155:2155:2155) (2160:2160:2160))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2160:2160:2160))
        (PORT d[0] (1076:1076:1076) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode302w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (361:361:361) (400:400:400))
        (PORT dataf (363:363:363) (400:400:400))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2775:2775:2775))
        (PORT d[1] (2811:2811:2811) (2775:2775:2775))
        (PORT d[2] (2811:2811:2811) (2775:2775:2775))
        (PORT d[3] (2811:2811:2811) (2775:2775:2775))
        (PORT d[4] (2811:2811:2811) (2775:2775:2775))
        (PORT d[5] (2811:2811:2811) (2775:2775:2775))
        (PORT d[6] (2017:2017:2017) (1936:1936:1936))
        (PORT d[7] (2533:2533:2533) (2484:2484:2484))
        (PORT d[8] (2069:2069:2069) (2020:2020:2020))
        (PORT d[9] (2196:2196:2196) (2170:2170:2170))
        (PORT d[10] (2314:2314:2314) (2195:2195:2195))
        (PORT d[11] (1896:1896:1896) (1840:1840:1840))
        (PORT d[12] (2299:2299:2299) (2277:2277:2277))
        (PORT d[13] (2503:2503:2503) (2402:2402:2402))
        (PORT clk (2169:2169:2169) (2174:2174:2174))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2174:2174:2174))
        (PORT d[0] (1460:1460:1460) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w0_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (630:630:630))
        (PORT datab (411:411:411) (443:443:443))
        (PORT datac (680:680:680) (732:732:732))
        (PORT datad (429:429:429) (483:483:483))
        (PORT datae (1126:1126:1126) (1220:1220:1220))
        (PORT dataf (1319:1319:1319) (1362:1362:1362))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (225:225:225) (210:210:210))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w1_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (543:543:543))
        (PORT datab (375:375:375) (410:410:410))
        (PORT datac (377:377:377) (413:413:413))
        (PORT datad (723:723:723) (803:803:803))
        (PORT datae (1154:1154:1154) (1247:1247:1247))
        (PORT dataf (1323:1323:1323) (1386:1386:1386))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (225:225:225) (210:210:210))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w2_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1060:1060:1060))
        (PORT datab (358:358:358) (391:391:391))
        (PORT datac (383:383:383) (418:418:418))
        (PORT datad (623:623:623) (707:707:707))
        (PORT datae (1197:1197:1197) (1303:1303:1303))
        (PORT dataf (1317:1317:1317) (1379:1379:1379))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (225:225:225) (210:210:210))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w3_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (386:386:386))
        (PORT datab (709:709:709) (748:748:748))
        (PORT datac (915:915:915) (1003:1003:1003))
        (PORT datad (352:352:352) (385:385:385))
        (PORT datae (1140:1140:1140) (1191:1191:1191))
        (PORT dataf (1287:1287:1287) (1353:1353:1353))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w4_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (377:377:377))
        (PORT datab (387:387:387) (423:423:423))
        (PORT datac (795:795:795) (881:881:881))
        (PORT datad (712:712:712) (761:761:761))
        (PORT datae (1118:1118:1118) (1221:1221:1221))
        (PORT dataf (1202:1202:1202) (1265:1265:1265))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w5_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (628:628:628))
        (PORT datab (409:409:409) (441:441:441))
        (PORT datac (722:722:722) (791:791:791))
        (PORT datad (717:717:717) (779:779:779))
        (PORT datae (1164:1164:1164) (1209:1209:1209))
        (PORT dataf (1161:1161:1161) (1249:1249:1249))
        (IOPATH dataa combout (327:327:327) (324:324:324))
        (IOPATH datab combout (329:329:329) (320:320:320))
        (IOPATH datac combout (219:219:219) (211:211:211))
        (IOPATH datad combout (225:225:225) (210:210:210))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w6_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (627:627:627))
        (PORT datab (406:406:406) (439:439:439))
        (PORT datac (603:603:603) (674:674:674))
        (PORT datad (753:753:753) (823:823:823))
        (PORT datae (1079:1079:1079) (1144:1144:1144))
        (PORT dataf (1151:1151:1151) (1261:1261:1261))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (225:225:225) (210:210:210))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w7_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (715:715:715))
        (PORT datab (359:359:359) (392:392:392))
        (PORT datac (970:970:970) (1043:1043:1043))
        (PORT datad (381:381:381) (417:417:417))
        (PORT datae (924:924:924) (964:964:964))
        (PORT dataf (1194:1194:1194) (1323:1323:1323))
        (IOPATH dataa combout (327:327:327) (324:324:324))
        (IOPATH datab combout (329:329:329) (320:320:320))
        (IOPATH datac combout (219:219:219) (211:211:211))
        (IOPATH datad combout (225:225:225) (210:210:210))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w8_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (235:235:235))
        (PORT datab (303:303:303) (342:342:342))
        (PORT datac (845:845:845) (915:915:915))
        (PORT datad (526:526:526) (585:585:585))
        (PORT datae (923:923:923) (987:987:987))
        (PORT dataf (889:889:889) (990:990:990))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2122:2122:2122))
        (PORT d[1] (2123:2123:2123) (2122:2122:2122))
        (PORT d[2] (2123:2123:2123) (2122:2122:2122))
        (PORT d[3] (2123:2123:2123) (2122:2122:2122))
        (PORT d[4] (2123:2123:2123) (2122:2122:2122))
        (PORT d[5] (2123:2123:2123) (2122:2122:2122))
        (PORT d[6] (1443:1443:1443) (1405:1405:1405))
        (PORT d[7] (1935:1935:1935) (1878:1878:1878))
        (PORT d[8] (1798:1798:1798) (1795:1795:1795))
        (PORT d[9] (1645:1645:1645) (1623:1623:1623))
        (PORT d[10] (1851:1851:1851) (1786:1786:1786))
        (PORT d[11] (1478:1478:1478) (1434:1434:1434))
        (PORT d[12] (1539:1539:1539) (1483:1483:1483))
        (PORT d[13] (1567:1567:1567) (1563:1563:1563))
        (PORT clk (2162:2162:2162) (2169:2169:2169))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2169:2169:2169))
        (PORT d[0] (1116:1116:1116) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3339:3339:3339))
        (PORT d[1] (3306:3306:3306) (3339:3339:3339))
        (PORT d[2] (3306:3306:3306) (3339:3339:3339))
        (PORT d[3] (3306:3306:3306) (3339:3339:3339))
        (PORT d[4] (3306:3306:3306) (3339:3339:3339))
        (PORT d[5] (3306:3306:3306) (3339:3339:3339))
        (PORT d[6] (2044:2044:2044) (1972:1972:1972))
        (PORT d[7] (2312:2312:2312) (2246:2246:2246))
        (PORT d[8] (2030:2030:2030) (1998:1998:1998))
        (PORT d[9] (2215:2215:2215) (2203:2203:2203))
        (PORT d[10] (2451:2451:2451) (2382:2382:2382))
        (PORT d[11] (1844:1844:1844) (1789:1789:1789))
        (PORT d[12] (1995:1995:1995) (1906:1906:1906))
        (PORT d[13] (2119:2119:2119) (2111:2111:2111))
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT d[0] (1184:1184:1184) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2737:2737:2737))
        (PORT d[1] (2701:2701:2701) (2737:2737:2737))
        (PORT d[2] (2701:2701:2701) (2737:2737:2737))
        (PORT d[3] (2701:2701:2701) (2737:2737:2737))
        (PORT d[4] (2701:2701:2701) (2737:2737:2737))
        (PORT d[5] (2701:2701:2701) (2737:2737:2737))
        (PORT d[6] (1754:1754:1754) (1676:1676:1676))
        (PORT d[7] (2255:2255:2255) (2197:2197:2197))
        (PORT d[8] (1794:1794:1794) (1733:1733:1733))
        (PORT d[9] (1952:1952:1952) (1892:1892:1892))
        (PORT d[10] (2020:2020:2020) (1898:1898:1898))
        (PORT d[11] (1643:1643:1643) (1572:1572:1572))
        (PORT d[12] (1763:1763:1763) (1668:1668:1668))
        (PORT d[13] (1845:1845:1845) (1818:1818:1818))
        (PORT clk (2163:2163:2163) (2170:2170:2170))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2170:2170:2170))
        (PORT d[0] (1148:1148:1148) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3941:3941:3941))
        (PORT d[1] (3913:3913:3913) (3941:3941:3941))
        (PORT d[2] (3913:3913:3913) (3941:3941:3941))
        (PORT d[3] (3913:3913:3913) (3941:3941:3941))
        (PORT d[4] (3913:3913:3913) (3941:3941:3941))
        (PORT d[5] (3913:3913:3913) (3941:3941:3941))
        (PORT d[6] (1987:1987:1987) (1912:1912:1912))
        (PORT d[7] (2447:2447:2447) (2368:2368:2368))
        (PORT d[8] (2485:2485:2485) (2431:2431:2431))
        (PORT d[9] (2143:2143:2143) (2119:2119:2119))
        (PORT d[10] (2275:2275:2275) (2155:2155:2155))
        (PORT d[11] (1958:1958:1958) (1914:1914:1914))
        (PORT d[12] (2259:2259:2259) (2152:2152:2152))
        (PORT d[13] (2097:2097:2097) (2062:2062:2062))
        (PORT clk (2150:2150:2150) (2155:2155:2155))
        (PORT ena (697:697:697) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2155:2155:2155))
        (PORT d[0] (1309:1309:1309) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w9_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (370:370:370))
        (PORT datab (393:393:393) (428:428:428))
        (PORT datac (758:758:758) (832:832:832))
        (PORT datad (980:980:980) (1048:1048:1048))
        (PORT datae (1031:1031:1031) (1101:1101:1101))
        (PORT dataf (1234:1234:1234) (1316:1316:1316))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w10_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (363:363:363))
        (PORT datab (387:387:387) (414:414:414))
        (PORT datac (773:773:773) (850:850:850))
        (PORT datad (1090:1090:1090) (1189:1189:1189))
        (PORT datae (1012:1012:1012) (1062:1062:1062))
        (PORT dataf (1239:1239:1239) (1311:1311:1311))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w11_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (637:637:637))
        (PORT datab (384:384:384) (418:418:418))
        (PORT datac (968:968:968) (1075:1075:1075))
        (PORT datad (1042:1042:1042) (1122:1122:1122))
        (PORT datae (1186:1186:1186) (1292:1292:1292))
        (PORT dataf (1336:1336:1336) (1395:1395:1395))
        (IOPATH dataa combout (327:327:327) (324:324:324))
        (IOPATH datab combout (329:329:329) (320:320:320))
        (IOPATH datac combout (219:219:219) (211:211:211))
        (IOPATH datad combout (225:225:225) (210:210:210))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w12_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (627:627:627))
        (PORT datab (401:401:401) (434:434:434))
        (PORT datac (1136:1136:1136) (1194:1194:1194))
        (PORT datad (985:985:985) (1103:1103:1103))
        (PORT datae (1141:1141:1141) (1237:1237:1237))
        (PORT dataf (1329:1329:1329) (1397:1397:1397))
        (IOPATH dataa combout (327:327:327) (324:324:324))
        (IOPATH datab combout (329:329:329) (320:320:320))
        (IOPATH datac combout (219:219:219) (211:211:211))
        (IOPATH datad combout (225:225:225) (210:210:210))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w13_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (641:641:641))
        (PORT datab (366:366:366) (400:400:400))
        (PORT datac (1093:1093:1093) (1155:1155:1155))
        (PORT datad (1051:1051:1051) (1132:1132:1132))
        (PORT datae (1298:1298:1298) (1368:1368:1368))
        (PORT dataf (1245:1245:1245) (1304:1304:1304))
        (IOPATH dataa combout (327:327:327) (324:324:324))
        (IOPATH datab combout (329:329:329) (320:320:320))
        (IOPATH datac combout (219:219:219) (211:211:211))
        (IOPATH datad combout (225:225:225) (210:210:210))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w14_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (367:367:367))
        (PORT datab (384:384:384) (411:411:411))
        (PORT datac (794:794:794) (875:875:875))
        (PORT datad (1027:1027:1027) (1119:1119:1119))
        (PORT datae (1217:1217:1217) (1267:1267:1267))
        (PORT dataf (1268:1268:1268) (1309:1309:1309))
        (IOPATH dataa combout (333:333:333) (335:335:335))
        (IOPATH datab combout (334:334:334) (331:331:331))
        (IOPATH datac combout (267:267:267) (278:278:278))
        (IOPATH datad combout (219:219:219) (211:211:211))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1147:1147:1147))
        (PORT datab (413:413:413) (445:445:445))
        (PORT datac (1098:1098:1098) (1169:1169:1169))
        (PORT datad (349:349:349) (389:389:389))
        (PORT datae (922:922:922) (988:988:988))
        (PORT dataf (1322:1322:1322) (1382:1382:1382))
        (IOPATH dataa combout (344:344:344) (333:333:333))
        (IOPATH datab combout (340:340:340) (331:331:331))
        (IOPATH datac combout (230:230:230) (221:221:221))
        (IOPATH datad combout (241:241:241) (236:236:236))
        (IOPATH datae combout (164:164:164) (150:150:150))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0DUPLICATE)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1148:1148:1148))
        (PORT datab (415:415:415) (448:448:448))
        (PORT datac (351:351:351) (391:391:391))
        (PORT datad (1098:1098:1098) (1170:1170:1170))
        (PORT datae (924:924:924) (988:988:988))
        (PORT dataf (1322:1322:1322) (1381:1381:1381))
        (IOPATH dataa combout (351:351:351) (336:336:336))
        (IOPATH datab combout (345:345:345) (332:332:332))
        (IOPATH datac combout (246:246:246) (220:220:220))
        (IOPATH datad combout (252:252:252) (229:229:229))
        (IOPATH datae combout (173:173:173) (148:148:148))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (585:585:585) (592:592:592))
        (PORT datain[1] (582:582:582) (589:589:589))
        (PORT datain[2] (575:575:575) (581:581:581))
        (PORT datain[3] (589:589:589) (596:596:596))
        (PORT datain[4] (581:581:581) (588:588:588))
        (PORT datain[5] (588:588:588) (595:595:595))
        (PORT datain[6] (586:586:586) (594:594:594))
        (PORT datain[7] (578:578:578) (584:584:584))
        (PORT datain[8] (723:723:723) (750:750:750))
        (PORT datain[9] (590:590:590) (598:598:598))
        (PORT datain[10] (588:588:588) (596:596:596))
        (PORT datain[11] (576:576:576) (582:582:582))
        (PORT datain[12] (586:586:586) (593:593:593))
        (PORT datain[13] (582:582:582) (589:589:589))
        (PORT datain[14] (587:587:587) (594:594:594))
        (PORT datain[15] (584:584:584) (593:593:593))
        (PORT datain[16] (576:576:576) (582:582:582))
        (PORT datain[17] (584:584:584) (593:593:593))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (666:666:666) (593:593:593))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (379:379:379) (443:443:443))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (404:404:404) (463:463:463))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (383:383:383) (444:444:444))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (800:800:800) (722:722:722))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (671:671:671) (604:604:604))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (386:386:386) (449:449:449))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (672:672:672) (605:605:605))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (389:389:389) (451:451:451))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (397:397:397) (459:459:459))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (815:815:815) (757:757:757))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (533:533:533) (581:581:581))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (526:526:526) (581:581:581))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (527:527:527) (574:574:574))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (790:790:790) (729:729:729))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1921:1921:1921))
        (PORT asdata (823:823:823) (765:765:765))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (675:675:675) (673:673:673))
        (PORT datain[1] (787:787:787) (806:806:806))
        (PORT datain[2] (683:683:683) (680:680:680))
        (PORT datain[3] (693:693:693) (690:690:690))
        (PORT datain[4] (796:796:796) (805:805:805))
        (PORT datain[5] (683:683:683) (681:681:681))
        (PORT datain[6] (674:674:674) (672:672:672))
        (PORT datain[7] (677:677:677) (674:674:674))
        (PORT datain[8] (680:680:680) (676:676:676))
        (PORT datain[9] (682:682:682) (679:679:679))
        (PORT datain[10] (675:675:675) (672:672:672))
        (PORT datain[11] (691:691:691) (688:688:688))
        (PORT datain[12] (681:681:681) (678:678:678))
        (PORT datain[13] (693:693:693) (691:691:691))
        (PORT datain[14] (681:681:681) (679:679:679))
        (PORT datain[15] (694:694:694) (694:694:694))
        (PORT datain[16] (787:787:787) (805:805:805))
        (PORT datain[17] (694:694:694) (694:694:694))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1921:1921:1921) (1946:1946:1946))
        (PORT sload (1921:1921:1921) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (601:601:601) (572:572:572))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (376:376:376) (402:402:402))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (414:414:414) (436:436:436))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (594:594:594) (575:575:575))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (476:476:476) (502:502:502))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (594:594:594) (573:573:573))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (396:396:396) (420:420:420))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (599:599:599) (579:579:579))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (375:375:375) (401:401:401))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (419:419:419))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (557:557:557))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (552:552:552))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (514:514:514) (543:543:543))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (735:735:735) (723:723:723))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (715:715:715) (690:690:690))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (754:754:754) (737:737:737))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (661:661:661) (663:663:663))
        (PORT datain[1] (663:663:663) (666:666:666))
        (PORT datain[2] (656:656:656) (657:657:657))
        (PORT datain[3] (791:791:791) (798:798:798))
        (PORT datain[4] (657:657:657) (658:658:658))
        (PORT datain[5] (653:653:653) (654:654:654))
        (PORT datain[6] (658:658:658) (658:658:658))
        (PORT datain[7] (660:660:660) (660:660:660))
        (PORT datain[8] (777:777:777) (789:789:789))
        (PORT datain[9] (654:654:654) (655:655:655))
        (PORT datain[10] (658:658:658) (659:659:659))
        (PORT datain[11] (765:765:765) (767:767:767))
        (PORT datain[12] (658:658:658) (658:658:658))
        (PORT datain[13] (661:661:661) (662:662:662))
        (PORT datain[14] (652:652:652) (652:652:652))
        (PORT datain[15] (804:804:804) (813:813:813))
        (PORT datain[16] (794:794:794) (802:802:802))
        (PORT datain[17] (804:804:804) (813:813:813))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (273:273:273))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (147:147:147))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (284:284:284))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (156:156:156))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (304:304:304))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (265:265:265))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (458:458:458) (441:441:441))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT asdata (466:466:466) (448:448:448))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (292:292:292))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT asdata (449:449:449) (426:426:426))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT asdata (339:339:339) (323:323:323))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (167:167:167))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (155:155:155) (171:171:171))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT asdata (357:357:357) (348:348:348))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (163:163:163))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1865:1865:1865))
        (PORT asdata (337:337:337) (324:324:324))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (955:955:955) (971:971:971))
        (PORT datain[1] (955:955:955) (980:980:980))
        (PORT datain[2] (948:948:948) (975:975:975))
        (PORT datain[3] (1098:1098:1098) (1062:1062:1062))
        (PORT datain[4] (1079:1079:1079) (1093:1093:1093))
        (PORT datain[5] (961:961:961) (978:978:978))
        (PORT datain[6] (966:966:966) (983:983:983))
        (PORT datain[7] (1209:1209:1209) (1170:1170:1170))
        (PORT datain[8] (955:955:955) (982:982:982))
        (PORT datain[9] (960:960:960) (978:978:978))
        (PORT datain[10] (1062:1062:1062) (1021:1021:1021))
        (PORT datain[11] (946:946:946) (970:970:970))
        (PORT datain[12] (943:943:943) (967:967:967))
        (PORT datain[13] (945:945:945) (970:970:970))
        (PORT datain[14] (1050:1050:1050) (1011:1011:1011))
        (PORT datain[15] (976:976:976) (998:998:998))
        (PORT datain[16] (1069:1069:1069) (1024:1024:1024))
        (PORT datain[17] (976:976:976) (998:998:998))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1954:1954:1954))
        (PORT sload (1931:1931:1931) (1954:1954:1954))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1953:1953:1953))
        (PORT sload (1930:1930:1930) (1953:1953:1953))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (518:518:518) (604:604:604))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (511:511:511) (587:587:587))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (476:476:476))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (667:667:667) (598:598:598))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (533:533:533) (605:605:605))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (607:607:607))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT asdata (833:833:833) (754:754:754))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT asdata (836:836:836) (756:756:756))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (382:382:382) (446:446:446))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (689:689:689) (619:619:619))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT asdata (700:700:700) (623:623:623))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (476:476:476))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (481:481:481))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT asdata (699:699:699) (634:634:634))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (476:476:476) (564:564:564))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (477:477:477) (564:564:564))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (805:805:805) (785:785:785))
        (PORT datain[1] (670:670:670) (667:667:667))
        (PORT datain[2] (676:676:676) (674:674:674))
        (PORT datain[3] (683:683:683) (680:680:680))
        (PORT datain[4] (673:673:673) (668:668:668))
        (PORT datain[5] (675:675:675) (671:671:671))
        (PORT datain[6] (806:806:806) (787:787:787))
        (PORT datain[7] (675:675:675) (671:671:671))
        (PORT datain[8] (818:818:818) (812:812:812))
        (PORT datain[9] (679:679:679) (678:678:678))
        (PORT datain[10] (671:671:671) (667:667:667))
        (PORT datain[11] (681:681:681) (677:677:677))
        (PORT datain[12] (666:666:666) (660:660:660))
        (PORT datain[13] (672:672:672) (668:668:668))
        (PORT datain[14] (667:667:667) (663:663:663))
        (PORT datain[15] (689:689:689) (688:688:688))
        (PORT datain[16] (678:678:678) (677:677:677))
        (PORT datain[17] (689:689:689) (688:688:688))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (392:392:392) (349:349:349))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (165:165:165))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (156:156:156) (191:191:191))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (174:174:174))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (173:173:173))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (390:390:390) (350:350:350))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (170:170:170))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (388:388:388) (344:344:344))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (398:398:398) (357:357:357))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (180:180:180))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (354:354:354))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (600:600:600) (534:534:534))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (302:302:302) (357:357:357))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (337:337:337))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (569:569:569) (513:513:513))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1940:1940:1940))
        (PORT asdata (595:595:595) (529:529:529))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (963:963:963) (993:993:993))
        (PORT datain[1] (991:991:991) (1011:1011:1011))
        (PORT datain[2] (1114:1114:1114) (1081:1081:1081))
        (PORT datain[3] (1111:1111:1111) (1075:1075:1075))
        (PORT datain[4] (984:984:984) (1003:1003:1003))
        (PORT datain[5] (980:980:980) (999:999:999))
        (PORT datain[6] (976:976:976) (995:995:995))
        (PORT datain[7] (1110:1110:1110) (1077:1077:1077))
        (PORT datain[8] (1092:1092:1092) (1066:1066:1066))
        (PORT datain[9] (1110:1110:1110) (1076:1076:1076))
        (PORT datain[10] (1110:1110:1110) (1077:1077:1077))
        (PORT datain[11] (1086:1086:1086) (1061:1061:1061))
        (PORT datain[12] (959:959:959) (988:988:988))
        (PORT datain[13] (1104:1104:1104) (1068:1068:1068))
        (PORT datain[14] (966:966:966) (996:996:996))
        (PORT datain[15] (982:982:982) (1015:1015:1015))
        (PORT datain[16] (971:971:971) (1003:1003:1003))
        (PORT datain[17] (982:982:982) (1015:1015:1015))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (679:679:679) (599:599:599))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (386:386:386) (451:451:451))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (425:425:425) (489:489:489))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (389:389:389) (453:453:453))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (791:791:791) (702:702:702))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (686:686:686) (616:616:616))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (457:457:457))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (677:677:677) (607:607:607))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (392:392:392) (456:456:456))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (455:455:455))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (545:545:545) (605:605:605))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (523:523:523) (575:575:575))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (531:531:531) (591:591:591))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (525:525:525) (576:576:576))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (809:809:809) (743:743:743))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (836:836:836) (773:773:773))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (804:804:804) (814:814:814))
        (PORT datain[1] (684:684:684) (681:681:681))
        (PORT datain[2] (681:681:681) (678:678:678))
        (PORT datain[3] (680:680:680) (678:678:678))
        (PORT datain[4] (687:687:687) (684:684:684))
        (PORT datain[5] (681:681:681) (679:679:679))
        (PORT datain[6] (689:689:689) (686:686:686))
        (PORT datain[7] (806:806:806) (818:818:818))
        (PORT datain[8] (802:802:802) (812:812:812))
        (PORT datain[9] (788:788:788) (805:805:805))
        (PORT datain[10] (674:674:674) (671:671:671))
        (PORT datain[11] (683:683:683) (681:681:681))
        (PORT datain[12] (675:675:675) (673:673:673))
        (PORT datain[13] (691:691:691) (688:688:688))
        (PORT datain[14] (680:680:680) (676:676:676))
        (PORT datain[15] (699:699:699) (698:698:698))
        (PORT datain[16] (796:796:796) (782:782:782))
        (PORT datain[17] (699:699:699) (698:698:698))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (281:281:281))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (165:165:165))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (320:320:320))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (307:307:307))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (300:300:300))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (279:279:279))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (297:297:297))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT asdata (468:468:468) (448:448:448))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (266:266:266) (302:302:302))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT asdata (477:477:477) (459:459:459))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (335:335:335))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (334:334:334))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (168:168:168))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT asdata (353:353:353) (342:342:342))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1943:1943:1943))
        (PORT asdata (562:562:562) (508:508:508))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1878:1878:1878))
        (PORT asdata (349:349:349) (335:335:335))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (913:913:913) (971:971:971))
        (PORT datain[1] (984:984:984) (1011:1011:1011))
        (PORT datain[2] (996:996:996) (1006:1006:1006))
        (PORT datain[3] (918:918:918) (979:979:979))
        (PORT datain[4] (906:906:906) (974:974:974))
        (PORT datain[5] (918:918:918) (986:986:986))
        (PORT datain[6] (909:909:909) (966:966:966))
        (PORT datain[7] (921:921:921) (990:990:990))
        (PORT datain[8] (912:912:912) (981:981:981))
        (PORT datain[9] (915:915:915) (974:974:974))
        (PORT datain[10] (985:985:985) (1014:1014:1014))
        (PORT datain[11] (986:986:986) (1014:1014:1014))
        (PORT datain[12] (909:909:909) (977:977:977))
        (PORT datain[13] (995:995:995) (997:997:997))
        (PORT datain[14] (973:973:973) (1011:1011:1011))
        (PORT datain[15] (943:943:943) (1010:1010:1010))
        (PORT datain[16] (928:928:928) (993:993:993))
        (PORT datain[17] (943:943:943) (1010:1010:1010))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1939:1939:1939) (1965:1965:1965))
        (PORT sload (1939:1939:1939) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1938:1938:1938) (1964:1964:1964))
        (PORT sload (1938:1938:1938) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (724:724:724) (641:641:641))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (427:427:427) (495:495:495))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (452:452:452) (519:519:519))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (425:425:425) (493:493:493))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (860:860:860) (777:777:777))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (709:709:709) (635:635:635))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (430:430:430) (498:498:498))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (722:722:722) (650:650:650))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (429:429:429) (495:495:495))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (720:720:720) (649:649:649))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (841:841:841) (783:783:783))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (559:559:559) (605:605:605))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (567:567:567) (620:620:620))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (569:569:569) (613:613:613))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (828:828:828) (770:770:770))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (857:857:857) (800:800:800))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (684:684:684) (682:682:682))
        (PORT datain[1] (802:802:802) (813:813:813))
        (PORT datain[2] (681:681:681) (678:678:678))
        (PORT datain[3] (801:801:801) (811:811:811))
        (PORT datain[4] (683:683:683) (680:680:680))
        (PORT datain[5] (801:801:801) (812:812:812))
        (PORT datain[6] (804:804:804) (815:815:815))
        (PORT datain[7] (676:676:676) (673:673:673))
        (PORT datain[8] (676:676:676) (674:674:674))
        (PORT datain[9] (682:682:682) (679:679:679))
        (PORT datain[10] (676:676:676) (674:674:674))
        (PORT datain[11] (683:683:683) (681:681:681))
        (PORT datain[12] (681:681:681) (678:678:678))
        (PORT datain[13] (678:678:678) (676:676:676))
        (PORT datain[14] (675:675:675) (673:673:673))
        (PORT datain[15] (695:695:695) (695:695:695))
        (PORT datain[16] (804:804:804) (815:815:815))
        (PORT datain[17] (695:695:695) (695:695:695))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (284:284:284))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (278:278:278))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (194:194:194))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (310:310:310))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (310:310:310))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (301:301:301))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT asdata (538:538:538) (478:478:478))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT asdata (467:467:467) (447:447:447))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (308:308:308))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (180:180:180))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1944:1944:1944))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT asdata (339:339:339) (325:325:325))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (155:155:155))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (161:161:161))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT asdata (355:355:355) (345:345:345))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (157:157:157))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1879:1879:1879))
        (PORT asdata (350:350:350) (336:336:336))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1055:1055:1055) (1015:1015:1015))
        (PORT datain[1] (951:951:951) (976:976:976))
        (PORT datain[2] (964:964:964) (993:993:993))
        (PORT datain[3] (946:946:946) (970:970:970))
        (PORT datain[4] (945:945:945) (969:969:969))
        (PORT datain[5] (1086:1086:1086) (1060:1060:1060))
        (PORT datain[6] (959:959:959) (988:988:988))
        (PORT datain[7] (949:949:949) (972:972:972))
        (PORT datain[8] (947:947:947) (974:974:974))
        (PORT datain[9] (967:967:967) (998:998:998))
        (PORT datain[10] (1057:1057:1057) (1016:1016:1016))
        (PORT datain[11] (956:956:956) (973:973:973))
        (PORT datain[12] (953:953:953) (980:980:980))
        (PORT datain[13] (946:946:946) (970:970:970))
        (PORT datain[14] (939:939:939) (961:961:961))
        (PORT datain[15] (1064:1064:1064) (1031:1031:1031))
        (PORT datain[16] (1094:1094:1094) (1064:1064:1064))
        (PORT datain[17] (1064:1064:1064) (1031:1031:1031))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1940:1940:1940) (1965:1965:1965))
        (PORT sload (1940:1940:1940) (1965:1965:1965))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1939:1939:1939) (1964:1964:1964))
        (PORT sload (1939:1939:1939) (1964:1964:1964))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (677:677:677) (597:597:597))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (391:391:391) (455:455:455))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (427:427:427) (492:492:492))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (401:401:401) (464:464:464))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (489:489:489) (573:573:573))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (674:674:674) (605:605:605))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (400:400:400) (465:465:465))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (690:690:690) (620:620:620))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (454:454:454))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (398:398:398) (463:463:463))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (847:847:847) (760:760:760))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (550:550:550) (622:622:622))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (541:541:541) (623:623:623))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (550:550:550) (619:619:619))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (833:833:833) (745:745:745))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (869:869:869) (781:781:781))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (681:681:681) (678:678:678))
        (PORT datain[1] (676:676:676) (673:673:673))
        (PORT datain[2] (674:674:674) (668:668:668))
        (PORT datain[3] (693:693:693) (690:690:690))
        (PORT datain[4] (818:818:818) (813:813:813))
        (PORT datain[5] (685:685:685) (683:683:683))
        (PORT datain[6] (687:687:687) (684:684:684))
        (PORT datain[7] (835:835:835) (822:822:822))
        (PORT datain[8] (689:689:689) (686:686:686))
        (PORT datain[9] (677:677:677) (674:674:674))
        (PORT datain[10] (679:679:679) (677:677:677))
        (PORT datain[11] (832:832:832) (817:817:817))
        (PORT datain[12] (683:683:683) (681:681:681))
        (PORT datain[13] (687:687:687) (684:684:684))
        (PORT datain[14] (688:688:688) (685:685:685))
        (PORT datain[15] (700:700:700) (699:699:699))
        (PORT datain[16] (817:817:817) (812:812:812))
        (PORT datain[17] (700:700:700) (699:699:699))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (311:311:311))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (307:307:307))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (331:331:331))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (341:341:341))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (347:347:347))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (302:302:302))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (329:329:329))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT asdata (394:394:394) (354:354:354))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (345:345:345))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT asdata (532:532:532) (473:473:473))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT asdata (400:400:400) (360:360:360))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (189:189:189))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (344:344:344))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT asdata (415:415:415) (375:375:375))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (187:187:187))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1945:1945:1945))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (341:341:341))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1942:1942:1942))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (966:966:966) (982:982:982))
        (PORT datain[1] (960:960:960) (990:990:990))
        (PORT datain[2] (1071:1071:1071) (1033:1033:1033))
        (PORT datain[3] (970:970:970) (988:988:988))
        (PORT datain[4] (973:973:973) (990:990:990))
        (PORT datain[5] (969:969:969) (999:999:999))
        (PORT datain[6] (970:970:970) (988:988:988))
        (PORT datain[7] (985:985:985) (1005:1005:1005))
        (PORT datain[8] (1062:1062:1062) (1032:1032:1032))
        (PORT datain[9] (955:955:955) (984:984:984))
        (PORT datain[10] (1070:1070:1070) (1029:1029:1029))
        (PORT datain[11] (969:969:969) (987:987:987))
        (PORT datain[12] (974:974:974) (991:991:991))
        (PORT datain[13] (1069:1069:1069) (1039:1039:1039))
        (PORT datain[14] (1066:1066:1066) (1024:1024:1024))
        (PORT datain[15] (1119:1119:1119) (1092:1092:1092))
        (PORT datain[16] (970:970:970) (1002:1002:1002))
        (PORT datain[17] (1119:1119:1119) (1092:1092:1092))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1937:1937:1937) (1962:1962:1962))
        (PORT sload (1937:1937:1937) (1962:1962:1962))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1936:1936:1936) (1961:1961:1961))
        (PORT sload (1936:1936:1936) (1961:1961:1961))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (680:680:680) (600:600:600))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (458:458:458))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (411:411:411) (475:475:475))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (671:671:671) (602:602:602))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (817:817:817) (736:736:736))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (672:672:672) (601:601:601))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (811:811:811) (731:731:731))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (685:685:685) (617:617:617))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (386:386:386) (449:449:449))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (385:385:385) (450:450:450))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (832:832:832) (765:765:765))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (530:530:530) (582:582:582))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (594:594:594))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (522:522:522) (573:573:573))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (802:802:802) (736:736:736))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (838:838:838) (774:774:774))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (683:683:683) (680:680:680))
        (PORT datain[1] (685:685:685) (683:683:683))
        (PORT datain[2] (675:675:675) (672:672:672))
        (PORT datain[3] (683:683:683) (680:680:680))
        (PORT datain[4] (681:681:681) (678:678:678))
        (PORT datain[5] (801:801:801) (812:812:812))
        (PORT datain[6] (780:780:780) (796:796:796))
        (PORT datain[7] (677:677:677) (674:674:674))
        (PORT datain[8] (691:691:691) (688:688:688))
        (PORT datain[9] (685:685:685) (682:682:682))
        (PORT datain[10] (688:688:688) (685:685:685))
        (PORT datain[11] (690:690:690) (686:686:686))
        (PORT datain[12] (683:683:683) (680:680:680))
        (PORT datain[13] (684:684:684) (682:682:682))
        (PORT datain[14] (681:681:681) (678:678:678))
        (PORT datain[15] (701:701:701) (700:700:700))
        (PORT datain[16] (696:696:696) (695:695:695))
        (PORT datain[17] (701:701:701) (700:700:700))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT asdata (391:391:391) (347:347:347))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (280:280:280))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (297:297:297))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (169:169:169))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (188:188:188))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (282:282:282))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (183:183:183))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1936:1936:1936))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT asdata (468:468:468) (448:448:448))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (305:305:305))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT asdata (479:479:479) (462:462:462))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT asdata (338:338:338) (325:325:325))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (155:155:155))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (154:154:154) (171:171:171))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT asdata (355:355:355) (342:342:342))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (158:158:158))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1871:1871:1871))
        (PORT asdata (341:341:341) (326:326:326))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1057:1057:1057) (1022:1022:1022))
        (PORT datain[1] (912:912:912) (964:964:964))
        (PORT datain[2] (901:901:901) (961:961:961))
        (PORT datain[3] (1082:1082:1082) (1068:1068:1068))
        (PORT datain[4] (985:985:985) (1006:1006:1006))
        (PORT datain[5] (900:900:900) (958:958:958))
        (PORT datain[6] (962:962:962) (991:991:991))
        (PORT datain[7] (997:997:997) (999:999:999))
        (PORT datain[8] (907:907:907) (968:968:968))
        (PORT datain[9] (993:993:993) (1003:1003:1003))
        (PORT datain[10] (989:989:989) (993:993:993))
        (PORT datain[11] (920:920:920) (972:972:972))
        (PORT datain[12] (896:896:896) (954:954:954))
        (PORT datain[13] (915:915:915) (967:967:967))
        (PORT datain[14] (990:990:990) (993:993:993))
        (PORT datain[15] (918:918:918) (982:982:982))
        (PORT datain[16] (904:904:904) (965:965:965))
        (PORT datain[17] (918:918:918) (982:982:982))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1954:1954:1954))
        (PORT sload (1929:1929:1929) (1954:1954:1954))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT asdata (681:681:681) (600:600:600))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (385:385:385) (450:450:450))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (416:416:416) (480:480:480))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (503:503:503) (541:541:541))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT asdata (824:824:824) (742:742:742))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (562:562:562))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (389:389:389) (454:454:454))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT asdata (686:686:686) (617:617:617))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (513:513:513) (562:562:562))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (395:395:395) (459:459:459))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (521:521:521) (577:577:577))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (565:565:565))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (401:401:401) (423:423:423))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (512:512:512) (561:561:561))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT asdata (791:791:791) (731:731:731))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1927:1927:1927))
        (PORT asdata (832:832:832) (774:774:774))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (707:707:707) (692:692:692))
        (PORT datain[1] (801:801:801) (812:812:812))
        (PORT datain[2] (675:675:675) (672:672:672))
        (PORT datain[3] (651:651:651) (650:650:650))
        (PORT datain[4] (683:683:683) (680:680:680))
        (PORT datain[5] (646:646:646) (645:645:645))
        (PORT datain[6] (683:683:683) (680:680:680))
        (PORT datain[7] (685:685:685) (682:682:682))
        (PORT datain[8] (644:644:644) (642:642:642))
        (PORT datain[9] (684:684:684) (682:682:682))
        (PORT datain[10] (681:681:681) (678:678:678))
        (PORT datain[11] (677:677:677) (674:674:674))
        (PORT datain[12] (645:645:645) (644:644:644))
        (PORT datain[13] (683:683:683) (680:680:680))
        (PORT datain[14] (678:678:678) (676:676:676))
        (PORT datain[15] (696:696:696) (696:696:696))
        (PORT datain[16] (684:684:684) (684:684:684))
        (PORT datain[17] (696:696:696) (696:696:696))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (283:283:283))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (278:278:278))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (322:322:322))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (309:309:309))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (301:301:301))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (290:290:290))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (305:305:305))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (478:478:478) (456:456:456))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (461:461:461) (437:437:437))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (357:357:357) (348:348:348))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (169:169:169))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (161:161:161))
        (IOPATH dataf combout (68:68:68) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (359:359:359) (348:348:348))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (157:157:157))
        (IOPATH dataf combout (70:70:70) (61:61:61))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT d (63:63:63) (75:75:75))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (61:61:61))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1862:1862:1862))
        (PORT asdata (352:352:352) (341:341:341))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (61:61:61))
      (HOLD asdata (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1089:1089:1089) (1056:1056:1056))
        (PORT datain[1] (1099:1099:1099) (1074:1074:1074))
        (PORT datain[2] (950:950:950) (979:979:979))
        (PORT datain[3] (1055:1055:1055) (1014:1014:1014))
        (PORT datain[4] (1057:1057:1057) (1017:1017:1017))
        (PORT datain[5] (961:961:961) (981:981:981))
        (PORT datain[6] (961:961:961) (981:981:981))
        (PORT datain[7] (1064:1064:1064) (1024:1024:1024))
        (PORT datain[8] (963:963:963) (983:983:983))
        (PORT datain[9] (963:963:963) (983:983:983))
        (PORT datain[10] (1109:1109:1109) (1089:1089:1089))
        (PORT datain[11] (962:962:962) (981:981:981))
        (PORT datain[12] (945:945:945) (970:970:970))
        (PORT datain[13] (967:967:967) (989:989:989))
        (PORT datain[14] (951:951:951) (967:967:967))
        (PORT datain[15] (1113:1113:1113) (1089:1089:1089))
        (PORT datain[16] (1050:1050:1050) (1010:1010:1010))
        (PORT datain[17] (1113:1113:1113) (1089:1089:1089))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1921:1921:1921) (1945:1945:1945))
        (PORT sload (1921:1921:1921) (1945:1945:1945))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1920:1920:1920) (1944:1944:1944))
        (PORT sload (1920:1920:1920) (1944:1944:1944))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (692:692:692) (611:611:611))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (399:399:399) (464:464:464))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (425:425:425) (489:489:489))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (473:473:473))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (807:807:807) (718:718:718))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (686:686:686) (616:616:616))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (473:473:473))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (697:697:697) (626:626:626))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (454:454:454))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (473:473:473))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (544:544:544) (627:627:627))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (545:545:545) (627:627:627))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (548:548:548) (631:631:631))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (546:546:546) (617:617:617))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (840:840:840) (751:751:751))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1924:1924:1924))
        (PORT asdata (875:875:875) (786:786:786))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (683:683:683) (681:681:681))
        (PORT datain[1] (685:685:685) (683:683:683))
        (PORT datain[2] (674:674:674) (668:668:668))
        (PORT datain[3] (693:693:693) (690:690:690))
        (PORT datain[4] (681:681:681) (678:678:678))
        (PORT datain[5] (687:687:687) (684:684:684))
        (PORT datain[6] (681:681:681) (679:679:679))
        (PORT datain[7] (685:685:685) (682:682:682))
        (PORT datain[8] (676:676:676) (674:674:674))
        (PORT datain[9] (687:687:687) (685:685:685))
        (PORT datain[10] (838:838:838) (827:827:827))
        (PORT datain[11] (678:678:678) (675:675:675))
        (PORT datain[12] (829:829:829) (817:817:817))
        (PORT datain[13] (834:834:834) (820:820:820))
        (PORT datain[14] (681:681:681) (678:678:678))
        (PORT datain[15] (698:698:698) (698:698:698))
        (PORT datain[16] (816:816:816) (810:810:810))
        (PORT datain[17] (698:698:698) (698:698:698))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (525:525:525) (612:612:612))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (516:516:516) (590:590:590))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (411:411:411) (475:475:475))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (528:528:528) (607:607:607))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (521:521:521) (595:595:595))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (678:678:678) (608:608:608))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT asdata (821:821:821) (742:742:742))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT asdata (834:834:834) (754:754:754))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (384:384:384) (448:448:448))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (517:517:517) (593:593:593))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT asdata (720:720:720) (644:644:644))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (553:553:553) (633:633:633))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (481:481:481))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT asdata (701:701:701) (636:636:636))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (473:473:473) (561:561:561))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (418:418:418) (492:492:492))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1930:1930:1930))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (679:679:679) (676:676:676))
        (PORT datain[1] (674:674:674) (669:669:669))
        (PORT datain[2] (675:675:675) (672:672:672))
        (PORT datain[3] (668:668:668) (664:664:664))
        (PORT datain[4] (673:673:673) (668:668:668))
        (PORT datain[5] (677:677:677) (674:674:674))
        (PORT datain[6] (671:671:671) (667:667:667))
        (PORT datain[7] (675:675:675) (671:671:671))
        (PORT datain[8] (676:676:676) (674:674:674))
        (PORT datain[9] (680:680:680) (676:676:676))
        (PORT datain[10] (679:679:679) (676:676:676))
        (PORT datain[11] (680:680:680) (678:678:678))
        (PORT datain[12] (673:673:673) (669:669:669))
        (PORT datain[13] (670:670:670) (667:667:667))
        (PORT datain[14] (679:679:679) (676:676:676))
        (PORT datain[15] (690:690:690) (689:689:689))
        (PORT datain[16] (792:792:792) (777:777:777))
        (PORT datain[17] (690:690:690) (689:689:689))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1947:1947:1947))
        (PORT sload (1923:1923:1923) (1947:1947:1947))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1946:1946:1946))
        (PORT sload (1922:1922:1922) (1946:1946:1946))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (391:391:391) (349:349:349))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (164:164:164))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (140:140:140) (177:177:177))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (175:175:175))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (149:149:149) (183:183:183))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (301:301:301))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (176:176:176))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (397:397:397) (357:357:357))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (390:390:390) (349:349:349))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (181:181:181))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (342:342:342))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (603:603:603) (536:536:536))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (355:355:355))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (334:334:334))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (562:562:562) (503:503:503))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1927:1927:1927))
        (PORT asdata (582:582:582) (524:524:524))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (962:962:962) (991:991:991))
        (PORT datain[1] (958:958:958) (987:987:987))
        (PORT datain[2] (1080:1080:1080) (1068:1068:1068))
        (PORT datain[3] (1080:1080:1080) (1067:1067:1067))
        (PORT datain[4] (1080:1080:1080) (1068:1068:1068))
        (PORT datain[5] (1051:1051:1051) (1049:1049:1049))
        (PORT datain[6] (1069:1069:1069) (1055:1055:1055))
        (PORT datain[7] (980:980:980) (999:999:999))
        (PORT datain[8] (1065:1065:1065) (1051:1051:1051))
        (PORT datain[9] (978:978:978) (996:996:996))
        (PORT datain[10] (976:976:976) (994:994:994))
        (PORT datain[11] (1084:1084:1084) (1070:1070:1070))
        (PORT datain[12] (972:972:972) (989:989:989))
        (PORT datain[13] (1074:1074:1074) (1060:1060:1060))
        (PORT datain[14] (962:962:962) (991:991:991))
        (PORT datain[15] (1081:1081:1081) (1077:1077:1077))
        (PORT datain[16] (974:974:974) (1008:1008:1008))
        (PORT datain[17] (1081:1081:1081) (1077:1077:1077))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (516:516:516) (602:602:602))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (512:512:512) (586:586:586))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (518:518:518) (593:593:593))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (523:523:523) (598:598:598))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (528:528:528) (602:602:602))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (513:513:513) (589:589:589))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (817:817:817) (740:740:740))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (822:822:822) (742:742:742))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (507:507:507) (581:581:581))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (607:607:607))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (695:695:695) (624:624:624))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (689:689:689) (623:623:623))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (396:396:396) (462:462:462))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (675:675:675) (613:613:613))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (466:466:466) (547:547:547))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (786:786:786) (700:700:700))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (673:673:673) (669:669:669))
        (PORT datain[1] (675:675:675) (671:671:671))
        (PORT datain[2] (671:671:671) (666:666:666))
        (PORT datain[3] (674:674:674) (669:669:669))
        (PORT datain[4] (804:804:804) (784:784:784))
        (PORT datain[5] (677:677:677) (673:673:673))
        (PORT datain[6] (675:675:675) (670:670:670))
        (PORT datain[7] (669:669:669) (664:664:664))
        (PORT datain[8] (667:667:667) (663:663:663))
        (PORT datain[9] (675:675:675) (671:671:671))
        (PORT datain[10] (809:809:809) (792:792:792))
        (PORT datain[11] (668:668:668) (662:662:662))
        (PORT datain[12] (673:673:673) (668:668:668))
        (PORT datain[13] (802:802:802) (782:782:782))
        (PORT datain[14] (801:801:801) (783:783:783))
        (PORT datain[15] (683:683:683) (681:681:681))
        (PORT datain[16] (777:777:777) (771:771:771))
        (PORT datain[17] (683:683:683) (681:681:681))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1926:1926:1926) (1950:1950:1950))
        (PORT sload (1926:1926:1926) (1950:1950:1950))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1925:1925:1925) (1949:1949:1949))
        (PORT sload (1925:1925:1925) (1949:1949:1949))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (385:385:385) (344:344:344))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (163:163:163))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (186:186:186))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (165:165:165))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (338:338:338))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (396:396:396) (355:355:355))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (266:266:266) (329:329:329))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (397:397:397) (357:357:357))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (552:552:552) (487:487:487))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (184:184:184))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (302:302:302) (356:356:356))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (353:353:353))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (353:353:353))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (405:405:405) (364:364:364))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (561:561:561) (503:503:503))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (333:333:333))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1331:1331:1331) (1297:1297:1297))
        (PORT datain[1] (1357:1357:1357) (1311:1311:1311))
        (PORT datain[2] (1308:1308:1308) (1274:1274:1274))
        (PORT datain[3] (1321:1321:1321) (1280:1280:1280))
        (PORT datain[4] (1334:1334:1334) (1300:1300:1300))
        (PORT datain[5] (1337:1337:1337) (1328:1328:1328))
        (PORT datain[6] (1332:1332:1332) (1323:1323:1323))
        (PORT datain[7] (1326:1326:1326) (1293:1293:1293))
        (PORT datain[8] (1336:1336:1336) (1313:1313:1313))
        (PORT datain[9] (1312:1312:1312) (1286:1286:1286))
        (PORT datain[10] (1327:1327:1327) (1295:1295:1295))
        (PORT datain[11] (1345:1345:1345) (1313:1313:1313))
        (PORT datain[12] (1256:1256:1256) (1203:1203:1203))
        (PORT datain[13] (1363:1363:1363) (1296:1296:1296))
        (PORT datain[14] (1321:1321:1321) (1288:1288:1288))
        (PORT datain[15] (1311:1311:1311) (1306:1306:1306))
        (PORT datain[16] (1437:1437:1437) (1376:1376:1376))
        (PORT datain[17] (1311:1311:1311) (1306:1306:1306))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (388:388:388) (346:346:346))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (168:168:168))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (140:140:140) (177:177:177))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (173:173:173))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (149:149:149) (183:183:183))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (381:381:381) (337:337:337))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (178:178:178))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (399:399:399) (358:358:358))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (393:393:393) (352:352:352))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (171:171:171))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (344:344:344))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (293:293:293) (350:350:350))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (360:360:360))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (330:330:330))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (577:577:577) (518:518:518))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1935:1935:1935))
        (PORT asdata (570:570:570) (512:512:512))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (981:981:981) (999:999:999))
        (PORT datain[1] (985:985:985) (1005:1005:1005))
        (PORT datain[2] (1109:1109:1109) (1075:1075:1075))
        (PORT datain[3] (985:985:985) (1004:1004:1004))
        (PORT datain[4] (976:976:976) (994:994:994))
        (PORT datain[5] (960:960:960) (988:988:988))
        (PORT datain[6] (1116:1116:1116) (1080:1080:1080))
        (PORT datain[7] (1094:1094:1094) (1069:1069:1069))
        (PORT datain[8] (1110:1110:1110) (1075:1075:1075))
        (PORT datain[9] (1117:1117:1117) (1080:1080:1080))
        (PORT datain[10] (965:965:965) (995:995:995))
        (PORT datain[11] (1110:1110:1110) (1076:1076:1076))
        (PORT datain[12] (961:961:961) (990:990:990))
        (PORT datain[13] (967:967:967) (998:998:998))
        (PORT datain[14] (1118:1118:1118) (1083:1083:1083))
        (PORT datain[15] (1123:1123:1123) (1086:1086:1086))
        (PORT datain[16] (1074:1074:1074) (1029:1029:1029))
        (PORT datain[17] (1123:1123:1123) (1086:1086:1086))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1930:1930:1930) (1957:1957:1957))
        (PORT sload (1930:1930:1930) (1957:1957:1957))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1929:1929:1929) (1956:1956:1956))
        (PORT sload (1929:1929:1929) (1956:1956:1956))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT asdata (682:682:682) (602:602:602))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (457:457:457))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (535:535:535) (619:619:619))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (393:393:393) (456:456:456))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT asdata (795:795:795) (705:705:705))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (525:525:525) (603:603:603))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (400:400:400) (463:463:463))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (831:831:831) (749:749:749))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (459:459:459))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (395:395:395) (460:460:460))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (547:547:547) (628:628:628))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (704:704:704) (637:637:637))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (541:541:541) (622:622:622))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (528:528:528) (600:600:600))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT asdata (830:830:830) (742:742:742))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1935:1935:1935))
        (PORT asdata (869:869:869) (781:781:781))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (685:685:685) (683:683:683))
        (PORT datain[1] (685:685:685) (683:683:683))
        (PORT datain[2] (666:666:666) (662:662:662))
        (PORT datain[3] (687:687:687) (684:684:684))
        (PORT datain[4] (676:676:676) (674:674:674))
        (PORT datain[5] (669:669:669) (664:664:664))
        (PORT datain[6] (676:676:676) (674:674:674))
        (PORT datain[7] (798:798:798) (779:779:779))
        (PORT datain[8] (675:675:675) (672:672:672))
        (PORT datain[9] (678:678:678) (675:675:675))
        (PORT datain[10] (682:682:682) (679:679:679))
        (PORT datain[11] (669:669:669) (664:664:664))
        (PORT datain[12] (676:676:676) (674:674:674))
        (PORT datain[13] (678:678:678) (676:676:676))
        (PORT datain[14] (837:837:837) (825:825:825))
        (PORT datain[15] (694:694:694) (693:693:693))
        (PORT datain[16] (817:817:817) (812:812:812))
        (PORT datain[17] (694:694:694) (693:693:693))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (331:331:331))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (308:308:308))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (340:340:340))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (342:342:342))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (347:347:347))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (314:314:314))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (333:333:333))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (529:529:529) (472:472:472))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (340:340:340))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (523:523:523) (464:464:464))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (400:400:400) (357:357:357))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (178:178:178))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (182:182:182))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (420:420:420) (378:378:378))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (152:152:152) (187:187:187))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1938:1938:1938))
        (PORT asdata (392:392:392) (351:351:351))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1060:1060:1060) (1027:1027:1027))
        (PORT datain[1] (1111:1111:1111) (1087:1087:1087))
        (PORT datain[2] (968:968:968) (986:986:986))
        (PORT datain[3] (971:971:971) (992:992:992))
        (PORT datain[4] (1120:1120:1120) (1084:1084:1084))
        (PORT datain[5] (971:971:971) (991:991:991))
        (PORT datain[6] (1130:1130:1130) (1111:1111:1111))
        (PORT datain[7] (979:979:979) (1000:1000:1000))
        (PORT datain[8] (1065:1065:1065) (1024:1024:1024))
        (PORT datain[9] (987:987:987) (1010:1010:1010))
        (PORT datain[10] (1067:1067:1067) (1028:1028:1028))
        (PORT datain[11] (1065:1065:1065) (1026:1026:1026))
        (PORT datain[12] (966:966:966) (984:984:984))
        (PORT datain[13] (963:963:963) (994:994:994))
        (PORT datain[14] (978:978:978) (1000:1000:1000))
        (PORT datain[15] (1089:1089:1089) (1050:1050:1050))
        (PORT datain[16] (1084:1084:1084) (1045:1045:1045))
        (PORT datain[17] (1089:1089:1089) (1050:1050:1050))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1931:1931:1931) (1956:1956:1956))
        (PORT sload (1931:1931:1931) (1956:1956:1956))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1930:1930:1930) (1955:1955:1955))
        (PORT sload (1930:1930:1930) (1955:1955:1955))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (826:826:826) (735:735:735))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (459:459:459))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (417:417:417) (481:481:481))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (537:537:537) (616:616:616))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (612:612:612))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (684:684:684) (614:614:614))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (398:398:398) (464:464:464))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (689:689:689) (621:621:621))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (395:395:395) (460:460:460))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (410:410:410) (475:475:475))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (724:724:724) (646:646:646))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (558:558:558) (631:631:631))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (555:555:555) (637:637:637))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (541:541:541) (612:612:612))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (845:845:845) (757:757:757))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1929:1929:1929))
        (PORT asdata (874:874:874) (785:785:785))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (667:667:667) (663:663:663))
        (PORT datain[1] (685:685:685) (682:682:682))
        (PORT datain[2] (683:683:683) (680:680:680))
        (PORT datain[3] (796:796:796) (786:786:786))
        (PORT datain[4] (667:667:667) (663:663:663))
        (PORT datain[5] (678:678:678) (676:676:676))
        (PORT datain[6] (676:676:676) (674:674:674))
        (PORT datain[7] (683:683:683) (680:680:680))
        (PORT datain[8] (682:682:682) (680:680:680))
        (PORT datain[9] (693:693:693) (690:690:690))
        (PORT datain[10] (666:666:666) (660:660:660))
        (PORT datain[11] (843:843:843) (831:831:831))
        (PORT datain[12] (678:678:678) (676:676:676))
        (PORT datain[13] (678:678:678) (675:675:675))
        (PORT datain[14] (676:676:676) (674:674:674))
        (PORT datain[15] (700:700:700) (699:699:699))
        (PORT datain[16] (817:817:817) (812:812:812))
        (PORT datain[17] (700:700:700) (699:699:699))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (330:330:330))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (313:313:313))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (337:337:337))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (335:335:335))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (341:341:341))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (314:314:314))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (332:332:332))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (549:549:549) (493:493:493))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (338:338:338))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (537:537:537) (479:479:479))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (403:403:403) (363:363:363))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (159:159:159) (193:193:193))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (149:149:149) (185:185:185))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (417:417:417) (378:378:378))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (187:187:187))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1932:1932:1932))
        (PORT asdata (396:396:396) (355:355:355))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (966:966:966) (983:983:983))
        (PORT datain[1] (969:969:969) (987:987:987))
        (PORT datain[2] (1071:1071:1071) (1032:1032:1032))
        (PORT datain[3] (973:973:973) (992:992:992))
        (PORT datain[4] (1119:1119:1119) (1101:1101:1101))
        (PORT datain[5] (980:980:980) (1000:1000:1000))
        (PORT datain[6] (1063:1063:1063) (1022:1022:1022))
        (PORT datain[7] (1066:1066:1066) (1036:1036:1036))
        (PORT datain[8] (1068:1068:1068) (1028:1028:1028))
        (PORT datain[9] (1064:1064:1064) (1023:1023:1023))
        (PORT datain[10] (1083:1083:1083) (1043:1043:1043))
        (PORT datain[11] (1069:1069:1069) (1030:1030:1030))
        (PORT datain[12] (957:957:957) (988:988:988))
        (PORT datain[13] (975:975:975) (992:992:992))
        (PORT datain[14] (964:964:964) (994:994:994))
        (PORT datain[15] (1088:1088:1088) (1048:1048:1048))
        (PORT datain[16] (1082:1082:1082) (1043:1043:1043))
        (PORT datain[17] (1088:1088:1088) (1048:1048:1048))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1923:1923:1923) (1948:1948:1948))
        (PORT sload (1923:1923:1923) (1948:1948:1948))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1922:1922:1922) (1947:1947:1947))
        (PORT sload (1922:1922:1922) (1947:1947:1947))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT asdata (684:684:684) (603:603:603))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (395:395:395) (459:459:459))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (422:422:422) (486:486:486))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (526:526:526) (603:603:603))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (493:493:493) (568:568:568))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (516:516:516) (592:592:592))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (824:824:824) (743:743:743))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT asdata (685:685:685) (615:615:615))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (386:386:386) (449:449:449))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (396:396:396) (461:461:461))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (548:548:548) (630:630:630))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (531:531:531) (605:605:605))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (542:542:542) (624:624:624))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT asdata (872:872:872) (793:793:793))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (483:483:483) (569:569:569))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (530:530:530) (613:613:613))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1938:1938:1938))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (683:683:683) (681:681:681))
        (PORT datain[1] (686:686:686) (684:684:684))
        (PORT datain[2] (674:674:674) (668:668:668))
        (PORT datain[3] (804:804:804) (787:787:787))
        (PORT datain[4] (681:681:681) (678:678:678))
        (PORT datain[5] (669:669:669) (664:664:664))
        (PORT datain[6] (666:666:666) (661:661:661))
        (PORT datain[7] (684:684:684) (682:682:682))
        (PORT datain[8] (707:707:707) (692:692:692))
        (PORT datain[9] (683:683:683) (680:680:680))
        (PORT datain[10] (683:683:683) (680:680:680))
        (PORT datain[11] (683:683:683) (681:681:681))
        (PORT datain[12] (676:676:676) (674:674:674))
        (PORT datain[13] (680:680:680) (678:678:678))
        (PORT datain[14] (666:666:666) (662:662:662))
        (PORT datain[15] (695:695:695) (695:695:695))
        (PORT datain[16] (783:783:783) (771:771:771))
        (PORT datain[17] (695:695:695) (695:695:695))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (324:324:324))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (313:313:313))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (338:338:338))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (341:341:341))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (330:330:330))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (266:266:266) (317:317:317))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (334:334:334))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (531:531:531) (475:475:475))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (340:340:340))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (537:537:537) (479:479:479))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (510:510:510) (441:441:441))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (178:178:178))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (188:188:188))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (397:397:397) (356:356:356))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (189:189:189))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1941:1941:1941))
        (PORT asdata (409:409:409) (368:368:368))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1058:1058:1058) (1017:1017:1017))
        (PORT datain[1] (1074:1074:1074) (1035:1035:1035))
        (PORT datain[2] (969:969:969) (986:986:986))
        (PORT datain[3] (1071:1071:1071) (1031:1031:1031))
        (PORT datain[4] (951:951:951) (981:981:981))
        (PORT datain[5] (954:954:954) (982:982:982))
        (PORT datain[6] (1096:1096:1096) (1068:1068:1068))
        (PORT datain[7] (1067:1067:1067) (1034:1034:1034))
        (PORT datain[8] (1068:1068:1068) (1027:1027:1027))
        (PORT datain[9] (1064:1064:1064) (1023:1023:1023))
        (PORT datain[10] (1063:1063:1063) (1024:1024:1024))
        (PORT datain[11] (972:972:972) (991:991:991))
        (PORT datain[12] (1097:1097:1097) (1070:1070:1070))
        (PORT datain[13] (1059:1059:1059) (1031:1031:1031))
        (PORT datain[14] (970:970:970) (988:988:988))
        (PORT datain[15] (992:992:992) (1017:1017:1017))
        (PORT datain[16] (1080:1080:1080) (1041:1041:1041))
        (PORT datain[17] (992:992:992) (1017:1017:1017))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1934:1934:1934) (1960:1960:1960))
        (PORT sload (1934:1934:1934) (1960:1960:1960))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1933:1933:1933) (1959:1959:1959))
        (PORT sload (1933:1933:1933) (1959:1959:1959))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (521:521:521) (609:609:609))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (514:514:514) (589:589:589))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (531:531:531) (605:605:605))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (605:605:605))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (538:538:538) (611:611:611))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (533:533:533) (611:611:611))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (823:823:823) (744:744:744))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (819:819:819) (738:738:738))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (511:511:511) (585:585:585))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (591:591:591))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (704:704:704) (628:628:628))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (687:687:687) (617:617:617))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (410:410:410) (483:483:483))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (700:700:700) (635:635:635))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (479:479:479) (566:566:566))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (793:793:793) (702:702:702))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (673:673:673) (669:669:669))
        (PORT datain[1] (674:674:674) (669:669:669))
        (PORT datain[2] (671:671:671) (667:667:667))
        (PORT datain[3] (681:681:681) (678:678:678))
        (PORT datain[4] (832:832:832) (819:819:819))
        (PORT datain[5] (799:799:799) (780:780:780))
        (PORT datain[6] (786:786:786) (777:777:777))
        (PORT datain[7] (674:674:674) (671:671:671))
        (PORT datain[8] (806:806:806) (788:788:788))
        (PORT datain[9] (668:668:668) (663:663:663))
        (PORT datain[10] (673:673:673) (669:669:669))
        (PORT datain[11] (675:675:675) (671:671:671))
        (PORT datain[12] (673:673:673) (668:668:668))
        (PORT datain[13] (673:673:673) (669:669:669))
        (PORT datain[14] (673:673:673) (668:668:668))
        (PORT datain[15] (690:690:690) (689:689:689))
        (PORT datain[16] (792:792:792) (777:777:777))
        (PORT datain[17] (690:690:690) (689:689:689))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT asdata (387:387:387) (346:346:346))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT asdata (559:559:559) (489:489:489))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (170:170:170))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (172:172:172))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (330:330:330))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT asdata (394:394:394) (352:352:352))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (174:174:174))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT asdata (401:401:401) (359:359:359))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT asdata (395:395:395) (352:352:352))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (174:174:174))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (215:215:215) (272:272:272))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (346:346:346))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (353:353:353))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (234:234:234) (296:296:296))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1949:1949:1949))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT asdata (560:560:560) (502:502:502))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (334:334:334))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1946:1946:1946))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (958:958:958) (986:986:986))
        (PORT datain[1] (952:952:952) (980:980:980))
        (PORT datain[2] (1117:1117:1117) (1081:1081:1081))
        (PORT datain[3] (1111:1111:1111) (1075:1075:1075))
        (PORT datain[4] (1063:1063:1063) (1024:1024:1024))
        (PORT datain[5] (1070:1070:1070) (1031:1031:1031))
        (PORT datain[6] (960:960:960) (989:989:989))
        (PORT datain[7] (965:965:965) (995:995:995))
        (PORT datain[8] (962:962:962) (991:991:991))
        (PORT datain[9] (971:971:971) (1002:1002:1002))
        (PORT datain[10] (959:959:959) (989:989:989))
        (PORT datain[11] (957:957:957) (986:986:986))
        (PORT datain[12] (1105:1105:1105) (1070:1070:1070))
        (PORT datain[13] (952:952:952) (980:980:980))
        (PORT datain[14] (978:978:978) (997:997:997))
        (PORT datain[15] (1120:1120:1120) (1086:1086:1086))
        (PORT datain[16] (1115:1115:1115) (1080:1080:1080))
        (PORT datain[17] (1120:1120:1120) (1086:1086:1086))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1945:1945:1945) (1970:1970:1970))
        (PORT sload (1945:1945:1945) (1970:1970:1970))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT asdata (674:674:674) (594:594:594))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (388:388:388) (453:453:453))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (423:423:423) (484:484:484))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (391:391:391) (455:455:455))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (530:530:530) (603:603:603))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT asdata (682:682:682) (613:613:613))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (473:473:473))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (823:823:823) (740:740:740))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (388:388:388) (452:452:452))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (398:398:398) (462:462:462))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (553:553:553) (633:633:633))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (529:529:529) (603:603:603))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (526:526:526) (610:610:610))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (685:685:685) (620:620:620))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (474:474:474) (563:563:563))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1954:1954:1954))
        (PORT asdata (867:867:867) (775:775:775))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (674:674:674) (671:671:671))
        (PORT datain[1] (678:678:678) (676:676:676))
        (PORT datain[2] (684:684:684) (682:682:682))
        (PORT datain[3] (676:676:676) (673:673:673))
        (PORT datain[4] (667:667:667) (663:663:663))
        (PORT datain[5] (685:685:685) (682:682:682))
        (PORT datain[6] (680:680:680) (676:676:676))
        (PORT datain[7] (668:668:668) (662:662:662))
        (PORT datain[8] (678:678:678) (676:676:676))
        (PORT datain[9] (683:683:683) (680:680:680))
        (PORT datain[10] (676:676:676) (674:674:674))
        (PORT datain[11] (677:677:677) (674:674:674))
        (PORT datain[12] (681:681:681) (678:678:678))
        (PORT datain[13] (669:669:669) (664:664:664))
        (PORT datain[14] (839:839:839) (824:824:824))
        (PORT datain[15] (852:852:852) (842:842:842))
        (PORT datain[16] (840:840:840) (830:830:830))
        (PORT datain[17] (852:852:852) (842:842:842))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (324:324:324))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (312:312:312))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (355:355:355))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (346:346:346))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (559:559:559) (492:492:492))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (313:313:313))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (327:327:327))
        (IOPATH dataf combout (82:82:82) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (531:531:531) (475:475:475))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (345:345:345))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (546:546:546) (488:488:488))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (409:409:409) (367:367:367))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (158:158:158) (194:194:194))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (182:182:182))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (407:407:407) (367:367:367))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (187:187:187))
        (IOPATH dataf combout (80:80:80) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT d (75:75:75) (80:80:80))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (72:72:72))
      (HOLD d (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1957:1957:1957))
        (PORT asdata (401:401:401) (358:358:358))
        (IOPATH (posedge clk) q (41:41:41) (41:41:41))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (72:72:72))
      (HOLD asdata (posedge clk) (35:35:35))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1077:1077:1077) (1043:1043:1043))
        (PORT datain[1] (987:987:987) (1008:1008:1008))
        (PORT datain[2] (1086:1086:1086) (1046:1046:1046))
        (PORT datain[3] (1077:1077:1077) (1038:1038:1038))
        (PORT datain[4] (1109:1109:1109) (1108:1108:1108))
        (PORT datain[5] (969:969:969) (1002:1002:1002))
        (PORT datain[6] (973:973:973) (992:992:992))
        (PORT datain[7] (977:977:977) (997:997:997))
        (PORT datain[8] (982:982:982) (1005:1005:1005))
        (PORT datain[9] (1060:1060:1060) (1022:1022:1022))
        (PORT datain[10] (975:975:975) (995:995:995))
        (PORT datain[11] (993:993:993) (1020:1020:1020))
        (PORT datain[12] (952:952:952) (978:978:978))
        (PORT datain[13] (1076:1076:1076) (1035:1035:1035))
        (PORT datain[14] (943:943:943) (965:965:965))
        (PORT datain[15] (993:993:993) (1019:1019:1019))
        (PORT datain[16] (1080:1080:1080) (1038:1038:1038))
        (PORT datain[17] (993:993:993) (1019:1019:1019))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (419:419:419) (418:418:418))
        (PORT datain[1] (419:419:419) (418:418:418))
        (PORT datain[2] (419:419:419) (418:418:418))
        (PORT datain[3] (419:419:419) (418:418:418))
        (PORT datain[4] (419:419:419) (418:418:418))
        (PORT datain[5] (419:419:419) (418:418:418))
        (PORT datain[6] (419:419:419) (418:418:418))
        (PORT datain[7] (419:419:419) (418:418:418))
        (PORT datain[8] (419:419:419) (418:418:418))
        (PORT datain[9] (419:419:419) (418:418:418))
        (PORT datain[10] (419:419:419) (418:418:418))
        (PORT datain[11] (419:419:419) (418:418:418))
        (PORT datain[12] (419:419:419) (418:418:418))
        (PORT datain[13] (419:419:419) (418:418:418))
        (PORT datain[14] (419:419:419) (418:418:418))
        (PORT datain[15] (419:419:419) (418:418:418))
        (PORT datain[16] (419:419:419) (418:418:418))
        (PORT datain[17] (419:419:419) (418:418:418))
        (PORT clk (1951:1951:1951) (1976:1976:1976))
        (PORT sload (1951:1951:1951) (1976:1976:1976))
        (PORT aclr (604:604:604) (593:593:593))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (403:403:403))
        (PORT datain[1] (404:404:404) (403:403:403))
        (PORT datain[2] (404:404:404) (403:403:403))
        (PORT datain[3] (404:404:404) (403:403:403))
        (PORT datain[4] (404:404:404) (403:403:403))
        (PORT datain[5] (404:404:404) (403:403:403))
        (PORT datain[6] (404:404:404) (403:403:403))
        (PORT datain[7] (404:404:404) (403:403:403))
        (PORT datain[8] (404:404:404) (403:403:403))
        (PORT datain[9] (404:404:404) (403:403:403))
        (PORT datain[10] (404:404:404) (403:403:403))
        (PORT datain[11] (404:404:404) (403:403:403))
        (PORT datain[12] (404:404:404) (403:403:403))
        (PORT datain[13] (404:404:404) (403:403:403))
        (PORT datain[14] (404:404:404) (403:403:403))
        (PORT datain[15] (404:404:404) (403:403:403))
        (PORT datain[16] (404:404:404) (403:403:403))
        (PORT datain[17] (404:404:404) (403:403:403))
        (PORT clk (1950:1950:1950) (1975:1975:1975))
        (PORT sload (1950:1950:1950) (1975:1975:1975))
        (PORT aclr (576:576:576) (566:566:566))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab dataout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2003:2003:2003))
        (PORT sload (1979:1979:1979) (2003:2003:2003))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2003:2003:2003))
        (PORT sload (1979:1979:1979) (2003:2003:2003))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2003:2003:2003))
        (PORT sload (1979:1979:1979) (2003:2003:2003))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2003:2003:2003))
        (PORT sload (1979:1979:1979) (2003:2003:2003))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1963:1963:1963))
        (PORT sload (1939:1939:1939) (1963:1963:1963))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2005:2005:2005))
        (PORT sload (1982:1982:1982) (2005:2005:2005))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2005:2005:2005))
        (PORT sload (1982:1982:1982) (2005:2005:2005))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1965:1965:1965))
        (PORT sload (1942:1942:1942) (1965:1965:1965))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1965:1965:1965))
        (PORT sload (1942:1942:1942) (1965:1965:1965))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2005:2005:2005))
        (PORT sload (1982:1982:1982) (2005:2005:2005))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2005:2005:2005))
        (PORT sload (1982:1982:1982) (2005:2005:2005))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1965:1965:1965))
        (PORT sload (1942:1942:1942) (1965:1965:1965))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1965:1965:1965))
        (PORT sload (1942:1942:1942) (1965:1965:1965))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2015:2015:2015))
        (PORT sload (1991:1991:1991) (2015:2015:2015))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2015:2015:2015))
        (PORT sload (1991:1991:1991) (2015:2015:2015))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1975:1975:1975))
        (PORT sload (1951:1951:1951) (1975:1975:1975))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1975:1975:1975))
        (PORT sload (1951:1951:1951) (1975:1975:1975))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2015:2015:2015))
        (PORT sload (1991:1991:1991) (2015:2015:2015))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2015:2015:2015))
        (PORT sload (1991:1991:1991) (2015:2015:2015))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1975:1975:1975))
        (PORT sload (1951:1951:1951) (1975:1975:1975))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1975:1975:1975))
        (PORT sload (1951:1951:1951) (1975:1975:1975))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2018:2018:2018))
        (PORT sload (1992:1992:1992) (2018:2018:2018))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2018:2018:2018))
        (PORT sload (1992:1992:1992) (2018:2018:2018))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1978:1978:1978))
        (PORT sload (1952:1952:1952) (1978:1978:1978))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1978:1978:1978))
        (PORT sload (1952:1952:1952) (1978:1978:1978))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2018:2018:2018))
        (PORT sload (1992:1992:1992) (2018:2018:2018))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2018:2018:2018))
        (PORT sload (1992:1992:1992) (2018:2018:2018))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1978:1978:1978))
        (PORT sload (1952:1952:1952) (1978:1978:1978))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1978:1978:1978))
        (PORT sload (1952:1952:1952) (1978:1978:1978))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2019:2019:2019))
        (PORT sload (1994:1994:1994) (2019:2019:2019))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2019:2019:2019))
        (PORT sload (1994:1994:1994) (2019:2019:2019))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1979:1979:1979))
        (PORT sload (1954:1954:1954) (1979:1979:1979))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1979:1979:1979))
        (PORT sload (1954:1954:1954) (1979:1979:1979))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2019:2019:2019))
        (PORT sload (1994:1994:1994) (2019:2019:2019))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2019:2019:2019))
        (PORT sload (1994:1994:1994) (2019:2019:2019))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1979:1979:1979))
        (PORT sload (1954:1954:1954) (1979:1979:1979))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1979:1979:1979))
        (PORT sload (1954:1954:1954) (1979:1979:1979))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2017:2017:2017))
        (PORT sload (1992:1992:1992) (2017:2017:2017))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2017:2017:2017))
        (PORT sload (1992:1992:1992) (2017:2017:2017))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1977:1977:1977))
        (PORT sload (1952:1952:1952) (1977:1977:1977))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1977:1977:1977))
        (PORT sload (1952:1952:1952) (1977:1977:1977))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2017:2017:2017))
        (PORT sload (1992:1992:1992) (2017:2017:2017))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2017:2017:2017))
        (PORT sload (1992:1992:1992) (2017:2017:2017))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1977:1977:1977))
        (PORT sload (1952:1952:1952) (1977:1977:1977))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1977:1977:1977))
        (PORT sload (1952:1952:1952) (1977:1977:1977))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2012:2012:2012))
        (PORT sload (1986:1986:1986) (2012:2012:2012))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2012:2012:2012))
        (PORT sload (1986:1986:1986) (2012:2012:2012))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1972:1972:1972))
        (PORT sload (1946:1946:1946) (1972:1972:1972))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1972:1972:1972))
        (PORT sload (1946:1946:1946) (1972:1972:1972))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2012:2012:2012))
        (PORT sload (1986:1986:1986) (2012:2012:2012))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2012:2012:2012))
        (PORT sload (1986:1986:1986) (2012:2012:2012))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1972:1972:1972))
        (PORT sload (1946:1946:1946) (1972:1972:1972))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1972:1972:1972))
        (PORT sload (1946:1946:1946) (1972:1972:1972))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2002:2002:2002))
        (PORT sload (1978:1978:1978) (2002:2002:2002))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2002:2002:2002))
        (PORT sload (1978:1978:1978) (2002:2002:2002))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2002:2002:2002))
        (PORT sload (1978:1978:1978) (2002:2002:2002))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2002:2002:2002))
        (PORT sload (1978:1978:1978) (2002:2002:2002))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1962:1962:1962))
        (PORT sload (1938:1938:1938) (1962:1962:1962))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1999:1999:1999))
        (PORT sload (1975:1975:1975) (1999:1999:1999))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1999:1999:1999))
        (PORT sload (1975:1975:1975) (1999:1999:1999))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1959:1959:1959))
        (PORT sload (1935:1935:1935) (1959:1959:1959))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1959:1959:1959))
        (PORT sload (1935:1935:1935) (1959:1959:1959))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1999:1999:1999))
        (PORT sload (1975:1975:1975) (1999:1999:1999))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1999:1999:1999))
        (PORT sload (1975:1975:1975) (1999:1999:1999))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1959:1959:1959))
        (PORT sload (1935:1935:1935) (1959:1959:1959))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1959:1959:1959))
        (PORT sload (1935:1935:1935) (1959:1959:1959))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2011:2011:2011))
        (PORT sload (1984:1984:1984) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2011:2011:2011))
        (PORT sload (1984:1984:1984) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1971:1971:1971))
        (PORT sload (1944:1944:1944) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1971:1971:1971))
        (PORT sload (1944:1944:1944) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2011:2011:2011))
        (PORT sload (1984:1984:1984) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2011:2011:2011))
        (PORT sload (1984:1984:1984) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1971:1971:1971))
        (PORT sload (1944:1944:1944) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1971:1971:1971))
        (PORT sload (1944:1944:1944) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2011:2011:2011))
        (PORT sload (1986:1986:1986) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2011:2011:2011))
        (PORT sload (1986:1986:1986) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2011:2011:2011))
        (PORT sload (1986:1986:1986) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2011:2011:2011))
        (PORT sload (1986:1986:1986) (2011:2011:2011))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1971:1971:1971))
        (PORT sload (1946:1946:1946) (1971:1971:1971))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2004:2004:2004))
        (PORT sload (1980:1980:1980) (2004:2004:2004))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1964:1964:1964))
        (PORT sload (1940:1940:1940) (1964:1964:1964))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2013:2013:2013))
        (PORT sload (1988:1988:1988) (2013:2013:2013))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2013:2013:2013))
        (PORT sload (1988:1988:1988) (2013:2013:2013))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1973:1973:1973))
        (PORT sload (1948:1948:1948) (1973:1973:1973))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1973:1973:1973))
        (PORT sload (1948:1948:1948) (1973:1973:1973))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2013:2013:2013))
        (PORT sload (1988:1988:1988) (2013:2013:2013))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2013:2013:2013))
        (PORT sload (1988:1988:1988) (2013:2013:2013))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1973:1973:1973))
        (PORT sload (1948:1948:1948) (1973:1973:1973))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1973:1973:1973))
        (PORT sload (1948:1948:1948) (1973:1973:1973))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2021:2021:2021))
        (PORT sload (1995:1995:1995) (2021:2021:2021))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2021:2021:2021))
        (PORT sload (1995:1995:1995) (2021:2021:2021))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1981:1981:1981))
        (PORT sload (1955:1955:1955) (1981:1981:1981))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1981:1981:1981))
        (PORT sload (1955:1955:1955) (1981:1981:1981))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2021:2021:2021))
        (PORT sload (1995:1995:1995) (2021:2021:2021))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2021:2021:2021))
        (PORT sload (1995:1995:1995) (2021:2021:2021))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1981:1981:1981))
        (PORT sload (1955:1955:1955) (1981:1981:1981))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1981:1981:1981))
        (PORT sload (1955:1955:1955) (1981:1981:1981))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2029:2029:2029))
        (PORT sload (2004:2004:2004) (2029:2029:2029))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2029:2029:2029))
        (PORT sload (2004:2004:2004) (2029:2029:2029))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1989:1989:1989))
        (PORT sload (1964:1964:1964) (1989:1989:1989))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1989:1989:1989))
        (PORT sload (1964:1964:1964) (1989:1989:1989))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2029:2029:2029))
        (PORT sload (2004:2004:2004) (2029:2029:2029))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2029:2029:2029))
        (PORT sload (2004:2004:2004) (2029:2029:2029))
        (PORT aclr (584:584:584) (573:573:573))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (195:195:195) (195:195:195))
        (IOPATH datab dataout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (213:213:213) (213:213:213))
        (IOPATH datab dataout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (555:555:555) (555:555:555))
        (IOPATH datab dataout (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1989:1989:1989))
        (PORT sload (1964:1964:1964) (1989:1989:1989))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (93:93:93) (93:93:93))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1989:1989:1989))
        (PORT sload (1964:1964:1964) (1989:1989:1989))
        (PORT aclr (625:625:625) (615:615:615))
        (IOPATH (posedge clk) dataout (400:400:400) (412:412:412))
        (IOPATH (posedge aclr) dataout (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP sload (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (46:46:46))
      (HOLD sload (posedge clk) (46:46:46))
    )
  )
)
