Protel Design System Design Rule Check
PCB File : D:\Projets\Projet\securbot\PCB design\01 - PowerTree\01 - SCHEMAS ET PCB\01 - REVISION 1_000\03 - PROJECT\PowerTree\PowerTree.PcbDoc
Date     : 2019-03-12
Time     : 15:18:11

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Multilayer Pads with 0 size Hole found
   Pad FID3-0(700mil,2640mil) on Multi-Layer
   Pad FID2-0(7275mil,2640mil) on Multi-Layer
   Pad FID1-0(7310mil,4685mil) on Multi-Layer

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (3370mil,3120mil) from Top Layer to Bottom Layer And Pad U9-1(3320mil,3115mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (4615mil,3110mil) from Top Layer to Bottom Layer And Pad U7-1(4565mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (4040mil,3110mil) from Top Layer to Bottom Layer And Pad U6-1(3990mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (6920mil,3110mil) from Top Layer to Bottom Layer And Pad U5-1(6870mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (6345mil,3110mil) from Top Layer to Bottom Layer And Pad U4-1(6295mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (5770mil,3110mil) from Top Layer to Bottom Layer And Pad U3-1(5720mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.039mil < 10mil) Between Via (5185mil,3110mil) from Top Layer to Bottom Layer And Pad U2-1(5135mil,3105mil) on Top Layer [Top Solder] Mask Sliver [2.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (3150mil,3900mil) from Top Layer to Bottom Layer And Pad C71-2(3101.575mil,3965mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.433mil < 10mil) Between Via (1880mil,4230mil) from Top Layer to Bottom Layer And Pad C63-1(1983.425mil,4235mil) on Top Layer [Top Solder] Mask Sliver [7.433mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (4345mil,3895mil) from Top Layer to Bottom Layer And Pad C55-2(4296.575mil,3960mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (3775mil,3900mil) from Top Layer to Bottom Layer And Pad C47-2(3726.575mil,3965mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (6660mil,3895mil) from Top Layer to Bottom Layer And Pad C39-2(6611.575mil,3960mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (6085mil,3895mil) from Top Layer to Bottom Layer And Pad C31-2(6036.575mil,3960mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (5505mil,3895mil) from Top Layer to Bottom Layer And Pad C23-2(5456.575mil,3960mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (4920mil,3895mil) from Top Layer to Bottom Layer And Pad C15-2(4871.575mil,3960mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.539mil < 10mil) Between Via (1950mil,2710mil) from Top Layer to Bottom Layer And Pad C8-2(1885mil,2641.575mil) on Top Layer [Top Solder] Mask Sliver [0.539mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Via (955mil,3355mil) from Top Layer to Bottom Layer And Pad C1-2(936.575mil,3290mil) on Top Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Via (3005mil,4285mil) from Top Layer to Bottom Layer And Pad TP18-1(2955mil,4190mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Via (520mil,4585mil) from Top Layer to Bottom Layer And Pad TP13-1(420mil,4585mil) on Top Layer [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Via (1995mil,2330mil) from Top Layer to Bottom Layer And Pad TP4-1(1900mil,2300mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.746mil < 10mil) Between Via (3195mil,2580mil) from Top Layer to Bottom Layer And Pad R48-1(3150mil,2631.5mil) on Top Layer [Top Solder] Mask Sliver [4.745mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (3745mil,2825mil) from Top Layer to Bottom Layer And Pad R32-2(3745mil,2881.5mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (6615mil,2825mil) from Top Layer to Bottom Layer And Pad R27-2(6615mil,2881.5mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (6040mil,2825mil) from Top Layer to Bottom Layer And Pad R22-2(6040mil,2881.5mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (5465mil,2825mil) from Top Layer to Bottom Layer And Pad R17-2(5465mil,2881.5mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4880mil,2825mil) from Top Layer to Bottom Layer And Pad R12-2(4880mil,2881.5mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.917mil < 10mil) Between Via (1525mil,3455mil) from Top Layer to Bottom Layer And Pad R4-2(1478.5mil,3505mil) on Top Layer [Top Solder] Mask Sliver [3.917mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.959mil < 10mil) Between Via (1750mil,3960mil) from Top Layer to Bottom Layer And Pad C65-2(1808mil,3915mil) on Top Layer [Top Solder] Mask Sliver [4.959mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1805mil,4105mil) from Top Layer to Bottom Layer And Pad C64-2(1808mil,4030mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.5mil < 10mil) Between Via (4620mil,3020mil) from Top Layer to Bottom Layer And Pad C53-2(4690mil,3023mil) on Top Layer [Top Solder] Mask Sliver [1.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.87mil < 10mil) Between Via (4615mil,3110mil) from Top Layer to Bottom Layer And Pad C53-1(4690mil,3137mil) on Top Layer [Top Solder] Mask Sliver [7.87mil]
Rule Violations :31

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (3145mil,2945.118mil)(3345mil,2945.118mil) on Top Overlay And Pad U9-9(3245mil,3002.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (3145mil,3060.472mil)(3345mil,3060.472mil) on Top Overlay And Pad U9-9(3245mil,3002.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (2215mil,3795.472mil)(2415mil,3795.472mil) on Top Overlay And Pad U8-9(2315mil,3737.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (2215mil,3680.118mil)(2415mil,3680.118mil) on Top Overlay And Pad U8-9(2315mil,3737.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (4390mil,2935.118mil)(4590mil,2935.118mil) on Top Overlay And Pad U7-9(4490mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (4390mil,3050.472mil)(4590mil,3050.472mil) on Top Overlay And Pad U7-9(4490mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (3815mil,2935.118mil)(4015mil,2935.118mil) on Top Overlay And Pad U6-9(3915mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (3815mil,3050.472mil)(4015mil,3050.472mil) on Top Overlay And Pad U6-9(3915mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (6695mil,2935.118mil)(6895mil,2935.118mil) on Top Overlay And Pad U5-9(6795mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (6695mil,3050.472mil)(6895mil,3050.472mil) on Top Overlay And Pad U5-9(6795mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (6120mil,2935.118mil)(6320mil,2935.118mil) on Top Overlay And Pad U4-9(6220mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (6120mil,3050.472mil)(6320mil,3050.472mil) on Top Overlay And Pad U4-9(6220mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (5545mil,2935.118mil)(5745mil,2935.118mil) on Top Overlay And Pad U3-9(5645mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (5545mil,3050.472mil)(5745mil,3050.472mil) on Top Overlay And Pad U3-9(5645mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (4960mil,2935.118mil)(5160mil,2935.118mil) on Top Overlay And Pad U2-9(5060mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.591mil < 10mil) Between Track (4960mil,3050.472mil)(5160mil,3050.472mil) on Top Overlay And Pad U2-9(5060mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3070.079mil,4008.307mil)(3070.079mil,4094.921mil) on Top Overlay And Pad C71-2(3101.575mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3070.079mil,3835.079mil)(3070.079mil,3924.646mil) on Top Overlay And Pad C71-2(3101.575mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3329.921mil,4008.307mil)(3329.921mil,4057.52mil) on Top Overlay And Pad C71-1(3298.425mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3329.921mil,3873.465mil)(3329.921mil,3924.646mil) on Top Overlay And Pad C71-1(3298.425mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1755.079mil,4105.079mil)(1755.079mil,4194.646mil) on Top Overlay And Pad C63-2(1786.575mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755.079mil,4278.307mil)(1755.079mil,4364.921mil) on Top Overlay And Pad C63-2(1786.575mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2014.921mil,4143.465mil)(2014.921mil,4194.646mil) on Top Overlay And Pad C63-1(1983.425mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2014.921mil,4278.307mil)(2014.921mil,4327.52mil) on Top Overlay And Pad C63-1(1983.425mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4265.079mil,4003.307mil)(4265.079mil,4089.921mil) on Top Overlay And Pad C55-2(4296.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4265.079mil,3830.079mil)(4265.079mil,3919.646mil) on Top Overlay And Pad C55-2(4296.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4524.921mil,4003.307mil)(4524.921mil,4052.52mil) on Top Overlay And Pad C55-1(4493.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4524.921mil,3868.465mil)(4524.921mil,3919.646mil) on Top Overlay And Pad C55-1(4493.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3695.079mil,4008.307mil)(3695.079mil,4094.921mil) on Top Overlay And Pad C47-2(3726.575mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3695.079mil,3835.079mil)(3695.079mil,3924.646mil) on Top Overlay And Pad C47-2(3726.575mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3954.921mil,4008.307mil)(3954.921mil,4057.52mil) on Top Overlay And Pad C47-1(3923.425mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3954.921mil,3873.465mil)(3954.921mil,3924.646mil) on Top Overlay And Pad C47-1(3923.425mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6580.079mil,4003.307mil)(6580.079mil,4089.921mil) on Top Overlay And Pad C39-2(6611.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (6580.079mil,3830.079mil)(6580.079mil,3919.646mil) on Top Overlay And Pad C39-2(6611.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6839.921mil,4003.307mil)(6839.921mil,4052.52mil) on Top Overlay And Pad C39-1(6808.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (6839.921mil,3868.465mil)(6839.921mil,3919.646mil) on Top Overlay And Pad C39-1(6808.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6005.079mil,4003.307mil)(6005.079mil,4089.921mil) on Top Overlay And Pad C31-2(6036.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (6005.079mil,3830.079mil)(6005.079mil,3919.646mil) on Top Overlay And Pad C31-2(6036.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6264.921mil,4003.307mil)(6264.921mil,4052.52mil) on Top Overlay And Pad C31-1(6233.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (6264.921mil,3868.465mil)(6264.921mil,3919.646mil) on Top Overlay And Pad C31-1(6233.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5425.079mil,4003.307mil)(5425.079mil,4089.921mil) on Top Overlay And Pad C23-2(5456.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (5425.079mil,3830.079mil)(5425.079mil,3919.646mil) on Top Overlay And Pad C23-2(5456.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5684.921mil,4003.307mil)(5684.921mil,4052.52mil) on Top Overlay And Pad C23-1(5653.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (5684.921mil,3868.465mil)(5684.921mil,3919.646mil) on Top Overlay And Pad C23-1(5653.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4840.079mil,4003.307mil)(4840.079mil,4089.921mil) on Top Overlay And Pad C15-2(4871.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4840.079mil,3830.079mil)(4840.079mil,3919.646mil) on Top Overlay And Pad C15-2(4871.575mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5099.921mil,4003.307mil)(5099.921mil,4052.52mil) on Top Overlay And Pad C15-1(5068.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (5099.921mil,3868.465mil)(5099.921mil,3919.646mil) on Top Overlay And Pad C15-1(5068.425mil,3960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755.079mil,2610.079mil)(1841.693mil,2610.079mil) on Top Overlay And Pad C8-2(1885mil,2641.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1925.354mil,2610.079mil)(2014.921mil,2610.079mil) on Top Overlay And Pad C8-2(1885mil,2641.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1925.354mil,2869.921mil)(1976.535mil,2869.921mil) on Top Overlay And Pad C8-1(1885mil,2838.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1792.48mil,2869.921mil)(1841.693mil,2869.921mil) on Top Overlay And Pad C8-1(1885mil,2838.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (905.079mil,3333.307mil)(905.079mil,3419.921mil) on Top Overlay And Pad C1-2(936.575mil,3290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (905.079mil,3160.079mil)(905.079mil,3249.646mil) on Top Overlay And Pad C1-2(936.575mil,3290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1164.921mil,3333.307mil)(1164.921mil,3382.52mil) on Top Overlay And Pad C1-1(1133.425mil,3290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1164.921mil,3198.465mil)(1164.921mil,3249.646mil) on Top Overlay And Pad C1-1(1133.425mil,3290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3069.095mil,3760.905mil)(3580.905mil,3760.905mil) on Top Overlay And Pad L9-2(3325mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3069.095mil,3249.095mil)(3580.905mil,3249.095mil) on Top Overlay And Pad L9-1(3325mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2109.095mil,3919.095mil)(2109.095mil,4430.905mil) on Top Overlay And Pad L8-2(2174.055mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2620.905mil,3919.095mil)(2620.905mil,4430.905mil) on Top Overlay And Pad L8-1(2555.945mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4269.095mil,3760.905mil)(4780.905mil,3760.905mil) on Top Overlay And Pad L7-2(4525mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4269.095mil,3249.095mil)(4780.905mil,3249.095mil) on Top Overlay And Pad L7-1(4525mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3694.095mil,3760.905mil)(4205.905mil,3760.905mil) on Top Overlay And Pad L6-2(3950mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3694.095mil,3249.095mil)(4205.905mil,3249.095mil) on Top Overlay And Pad L6-1(3950mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6574.095mil,3760.905mil)(7085.905mil,3760.905mil) on Top Overlay And Pad L5-2(6830mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6574.095mil,3249.095mil)(7085.905mil,3249.095mil) on Top Overlay And Pad L5-1(6830mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5999.095mil,3760.905mil)(6510.905mil,3760.905mil) on Top Overlay And Pad L4-2(6255mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5999.095mil,3249.095mil)(6510.905mil,3249.095mil) on Top Overlay And Pad L4-1(6255mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5424.095mil,3760.905mil)(5935.905mil,3760.905mil) on Top Overlay And Pad L3-2(5680mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5424.095mil,3249.095mil)(5935.905mil,3249.095mil) on Top Overlay And Pad L3-1(5680mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4844.095mil,3760.905mil)(5355.905mil,3760.905mil) on Top Overlay And Pad L2-2(5100mil,3695.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4844.095mil,3249.095mil)(5355.905mil,3249.095mil) on Top Overlay And Pad L2-1(5100mil,3314.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1189.094mil,2379.095mil)(1189.094mil,2890.905mil) on Top Overlay And Pad L1-2(1254.055mil,2635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1700.906mil,2379.095mil)(1700.906mil,2890.905mil) on Top Overlay And Pad L1-1(1635.945mil,2635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP22" (3305mil,4445mil) on Top Overlay And Pad TP22-1(3370mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP21" (3460mil,4445mil) on Top Overlay And Pad TP21-1(3525mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP18" (2890mil,4260mil) on Top Overlay And Pad TP18-1(2955mil,4190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP17" (4490mil,4445mil) on Top Overlay And Pad TP17-1(4555mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP16" (4650mil,4445mil) on Top Overlay And Pad TP16-1(4715mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP15" (3920mil,4445mil) on Top Overlay And Pad TP15-1(3980mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP14" (4085mil,4445mil) on Top Overlay And Pad TP14-1(4145mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP10" (6225mil,4440mil) on Top Overlay And Pad TP10-1(6290mil,4370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP9" (6395mil,4440mil) on Top Overlay And Pad TP9-1(6455mil,4370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP8" (5645mil,4445mil) on Top Overlay And Pad TP8-1(5710mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP7" (5810mil,4445mil) on Top Overlay And Pad TP7-1(5875mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP6" (5065mil,4445mil) on Top Overlay And Pad TP6-1(5130mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.239mil < 10mil) Between Text "TP5" (5230mil,4445mil) on Top Overlay And Pad TP5-1(5295mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3305mil,2493.268mil)(3324.488mil,2493.268mil) on Top Overlay And Pad J20-1(3355mil,2535.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3385.512mil,2493.268mil)(3405mil,2493.268mil) on Top Overlay And Pad J20-1(3355mil,2535.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3305mil,2776.732mil)(3324.488mil,2776.732mil) on Top Overlay And Pad J20-2(3355mil,2734.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3385.512mil,2776.732mil)(3405mil,2776.732mil) on Top Overlay And Pad J20-2(3355mil,2734.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (2335mil,3213.268mil)(2354.488mil,3213.268mil) on Top Overlay And Pad J19-1(2385mil,3255.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (2415.512mil,3213.268mil)(2435mil,3213.268mil) on Top Overlay And Pad J19-1(2385mil,3255.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (2335mil,3496.732mil)(2354.488mil,3496.732mil) on Top Overlay And Pad J19-2(2385mil,3454.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (2415.512mil,3496.732mil)(2435mil,3496.732mil) on Top Overlay And Pad J19-2(2385mil,3454.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4520mil,2478.268mil)(4539.488mil,2478.268mil) on Top Overlay And Pad J18-1(4570mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4600.512mil,2478.268mil)(4620mil,2478.268mil) on Top Overlay And Pad J18-1(4570mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4520mil,2761.732mil)(4539.488mil,2761.732mil) on Top Overlay And Pad J18-2(4570mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4600.512mil,2761.732mil)(4620mil,2761.732mil) on Top Overlay And Pad J18-2(4570mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3940mil,2478.268mil)(3959.488mil,2478.268mil) on Top Overlay And Pad J17-1(3990mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4020.512mil,2478.268mil)(4040mil,2478.268mil) on Top Overlay And Pad J17-1(3990mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3940mil,2761.732mil)(3959.488mil,2761.732mil) on Top Overlay And Pad J17-2(3990mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4020.512mil,2761.732mil)(4040mil,2761.732mil) on Top Overlay And Pad J17-2(3990mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6835mil,2478.268mil)(6854.488mil,2478.268mil) on Top Overlay And Pad J16-1(6885mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6915.512mil,2478.268mil)(6935mil,2478.268mil) on Top Overlay And Pad J16-1(6885mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6835mil,2761.732mil)(6854.488mil,2761.732mil) on Top Overlay And Pad J16-2(6885mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6915.512mil,2761.732mil)(6935mil,2761.732mil) on Top Overlay And Pad J16-2(6885mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6260mil,2478.268mil)(6279.488mil,2478.268mil) on Top Overlay And Pad J15-1(6310mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6340.512mil,2478.268mil)(6360mil,2478.268mil) on Top Overlay And Pad J15-1(6310mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6260mil,2761.732mil)(6279.488mil,2761.732mil) on Top Overlay And Pad J15-2(6310mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (6340.512mil,2761.732mil)(6360mil,2761.732mil) on Top Overlay And Pad J15-2(6310mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5685mil,2478.268mil)(5704.488mil,2478.268mil) on Top Overlay And Pad J14-1(5735mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5765.512mil,2478.268mil)(5785mil,2478.268mil) on Top Overlay And Pad J14-1(5735mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5685mil,2761.732mil)(5704.488mil,2761.732mil) on Top Overlay And Pad J14-2(5735mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5765.512mil,2761.732mil)(5785mil,2761.732mil) on Top Overlay And Pad J14-2(5735mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5090mil,2478.268mil)(5109.488mil,2478.268mil) on Top Overlay And Pad J13-1(5140mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5170.512mil,2478.268mil)(5190mil,2478.268mil) on Top Overlay And Pad J13-1(5140mil,2520.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5090mil,2761.732mil)(5109.488mil,2761.732mil) on Top Overlay And Pad J13-2(5140mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (5170.512mil,2761.732mil)(5190mil,2761.732mil) on Top Overlay And Pad J13-2(5140mil,2719.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1701.732mil,2925mil)(1701.732mil,2944.488mil) on Top Overlay And Pad J1-1(1659.409mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1701.732mil,3005.512mil)(1701.732mil,3025mil) on Top Overlay And Pad J1-1(1659.409mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1418.268mil,2925mil)(1418.268mil,2944.488mil) on Top Overlay And Pad J1-2(1460.591mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1418.268mil,3005.512mil)(1418.268mil,3025mil) on Top Overlay And Pad J1-2(1460.591mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (2975mil,4337.913mil)(2975mil,4452.087mil) on Top Overlay And Pad D14-2(2913.74mil,4395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (1590mil,4352.913mil)(1590mil,4467.087mil) on Top Overlay And Pad D13-2(1528.74mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (3122.913mil,4845mil)(3237.087mil,4845mil) on Top Overlay And Pad D12-2(3180mil,4783.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (1532.913mil,4290mil)(1647.087mil,4290mil) on Top Overlay And Pad D11-2(1590mil,4228.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (4277.913mil,4850mil)(4392.087mil,4850mil) on Top Overlay And Pad D10-2(4335mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (3702.913mil,4850mil)(3817.087mil,4850mil) on Top Overlay And Pad D9-2(3760mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (6587.913mil,4850mil)(6702.087mil,4850mil) on Top Overlay And Pad D8-2(6645mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (6012.913mil,4850mil)(6127.087mil,4850mil) on Top Overlay And Pad D7-2(6070mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (5432.913mil,4850mil)(5547.087mil,4850mil) on Top Overlay And Pad D6-2(5490mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (4852.913mil,4850mil)(4967.087mil,4850mil) on Top Overlay And Pad D5-2(4910mil,4788.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (842.913mil,4540mil)(957.087mil,4540mil) on Top Overlay And Pad D2-2(900mil,4478.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Track (1025mil,2967.913mil)(1025mil,3082.087mil) on Top Overlay And Pad D1-2(1086.26mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3112mil,2599.5mil)(3112mil,2730.5mil) on Top Overlay And Pad R48-2(3150mil,2698.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3188mil,2599.5mil)(3188mil,2730.5mil) on Top Overlay And Pad R48-2(3150mil,2698.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3112mil,2730.5mil)(3188mil,2730.5mil) on Top Overlay And Pad R48-2(3150mil,2698.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3112mil,2599.5mil)(3112mil,2730.5mil) on Top Overlay And Pad R48-1(3150mil,2631.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3188mil,2599.5mil)(3188mil,2730.5mil) on Top Overlay And Pad R48-1(3150mil,2631.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3112mil,2599.5mil)(3188mil,2599.5mil) on Top Overlay And Pad R48-1(3150mil,2631.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3113mil,2889.5mil)(3113mil,3020.5mil) on Top Overlay And Pad R47-2(3075mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3037mil,3020.5mil)(3113mil,3020.5mil) on Top Overlay And Pad R47-2(3075mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3037mil,2889.5mil)(3037mil,3020.5mil) on Top Overlay And Pad R47-2(3075mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3113mil,2889.5mil)(3113mil,3020.5mil) on Top Overlay And Pad R47-1(3075mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3037mil,2889.5mil)(3113mil,2889.5mil) on Top Overlay And Pad R47-1(3075mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3037mil,2889.5mil)(3037mil,3020.5mil) on Top Overlay And Pad R47-1(3075mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2927mil,2889.5mil)(2927mil,3020.5mil) on Top Overlay And Pad R45-2(2965mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3003mil,2889.5mil)(3003mil,3020.5mil) on Top Overlay And Pad R45-2(2965mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2927mil,2889.5mil)(3003mil,2889.5mil) on Top Overlay And Pad R45-2(2965mil,2921.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2927mil,2889.5mil)(2927mil,3020.5mil) on Top Overlay And Pad R45-1(2965mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3003mil,2889.5mil)(3003mil,3020.5mil) on Top Overlay And Pad R45-1(2965mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2927mil,3020.5mil)(3003mil,3020.5mil) on Top Overlay And Pad R45-1(2965mil,2988.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3319.5mil,4167mil)(3319.5mil,4243mil) on Top Overlay And Pad R44-2(3351.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3319.5mil,4167mil)(3450.5mil,4167mil) on Top Overlay And Pad R44-2(3351.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3319.5mil,4243mil)(3450.5mil,4243mil) on Top Overlay And Pad R44-2(3351.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3450.5mil,4167mil)(3450.5mil,4243mil) on Top Overlay And Pad R44-1(3418.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3319.5mil,4167mil)(3450.5mil,4167mil) on Top Overlay And Pad R44-1(3418.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3319.5mil,4243mil)(3450.5mil,4243mil) on Top Overlay And Pad R44-1(3418.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3427mil,2494.5mil)(3427mil,2625.5mil) on Top Overlay And Pad R43-2(3465mil,2593.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3503mil,2494.5mil)(3503mil,2625.5mil) on Top Overlay And Pad R43-2(3465mil,2593.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3427mil,2625.5mil)(3503mil,2625.5mil) on Top Overlay And Pad R43-2(3465mil,2593.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3427mil,2494.5mil)(3427mil,2625.5mil) on Top Overlay And Pad R43-1(3465mil,2526.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3503mil,2494.5mil)(3503mil,2625.5mil) on Top Overlay And Pad R43-1(3465mil,2526.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3427mil,2494.5mil)(3503mil,2494.5mil) on Top Overlay And Pad R43-1(3465mil,2526.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3579.5mil)(2117mil,3710.5mil) on Top Overlay And Pad R42-2(2155mil,3611.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2193mil,3579.5mil)(2193mil,3710.5mil) on Top Overlay And Pad R42-2(2155mil,3611.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3579.5mil)(2193mil,3579.5mil) on Top Overlay And Pad R42-2(2155mil,3611.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3579.5mil)(2117mil,3710.5mil) on Top Overlay And Pad R42-1(2155mil,3678.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2193mil,3579.5mil)(2193mil,3710.5mil) on Top Overlay And Pad R42-1(2155mil,3678.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3710.5mil)(2193mil,3710.5mil) on Top Overlay And Pad R42-1(2155mil,3678.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2122mil,3244.5mil)(2122mil,3375.5mil) on Top Overlay And Pad R41-2(2160mil,3276.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2198mil,3244.5mil)(2198mil,3375.5mil) on Top Overlay And Pad R41-2(2160mil,3276.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2122mil,3244.5mil)(2198mil,3244.5mil) on Top Overlay And Pad R41-2(2160mil,3276.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2122mil,3244.5mil)(2122mil,3375.5mil) on Top Overlay And Pad R41-1(2160mil,3343.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2198mil,3244.5mil)(2198mil,3375.5mil) on Top Overlay And Pad R41-1(2160mil,3343.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2122mil,3375.5mil)(2198mil,3375.5mil) on Top Overlay And Pad R41-1(2160mil,3343.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3739.5mil)(2117mil,3870.5mil) on Top Overlay And Pad R40-2(2155mil,3771.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2193mil,3739.5mil)(2193mil,3870.5mil) on Top Overlay And Pad R40-2(2155mil,3771.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3739.5mil)(2193mil,3739.5mil) on Top Overlay And Pad R40-2(2155mil,3771.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3739.5mil)(2117mil,3870.5mil) on Top Overlay And Pad R40-1(2155mil,3838.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2193mil,3739.5mil)(2193mil,3870.5mil) on Top Overlay And Pad R40-1(2155mil,3838.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2117mil,3870.5mil)(2193mil,3870.5mil) on Top Overlay And Pad R40-1(2155mil,3838.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1824.5mil,3602mil)(1824.5mil,3678mil) on Top Overlay And Pad R39-2(1856.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1824.5mil,3602mil)(1955.5mil,3602mil) on Top Overlay And Pad R39-2(1856.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1824.5mil,3678mil)(1955.5mil,3678mil) on Top Overlay And Pad R39-2(1856.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1955.5mil,3602mil)(1955.5mil,3678mil) on Top Overlay And Pad R39-1(1923.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1824.5mil,3602mil)(1955.5mil,3602mil) on Top Overlay And Pad R39-1(1923.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1824.5mil,3678mil)(1955.5mil,3678mil) on Top Overlay And Pad R39-1(1923.5mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2595.5mil,3222mil)(2595.5mil,3298mil) on Top Overlay And Pad R38-2(2563.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2464.5mil,3222mil)(2595.5mil,3222mil) on Top Overlay And Pad R38-2(2563.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2464.5mil,3298mil)(2595.5mil,3298mil) on Top Overlay And Pad R38-2(2563.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2464.5mil,3222mil)(2464.5mil,3298mil) on Top Overlay And Pad R38-1(2496.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2464.5mil,3222mil)(2595.5mil,3222mil) on Top Overlay And Pad R38-1(2496.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2464.5mil,3298mil)(2595.5mil,3298mil) on Top Overlay And Pad R38-1(2496.5mil,3260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,2849.5mil)(4272mil,2980.5mil) on Top Overlay And Pad R37-2(4310mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4348mil,2849.5mil)(4348mil,2980.5mil) on Top Overlay And Pad R37-2(4310mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,2849.5mil)(4348mil,2849.5mil) on Top Overlay And Pad R37-2(4310mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,2849.5mil)(4272mil,2980.5mil) on Top Overlay And Pad R37-1(4310mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4348mil,2849.5mil)(4348mil,2980.5mil) on Top Overlay And Pad R37-1(4310mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,2980.5mil)(4348mil,2980.5mil) on Top Overlay And Pad R37-1(4310mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4282mil,2529.5mil)(4282mil,2660.5mil) on Top Overlay And Pad R36-2(4320mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4358mil,2529.5mil)(4358mil,2660.5mil) on Top Overlay And Pad R36-2(4320mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4282mil,2529.5mil)(4358mil,2529.5mil) on Top Overlay And Pad R36-2(4320mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4282mil,2529.5mil)(4282mil,2660.5mil) on Top Overlay And Pad R36-1(4320mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4358mil,2529.5mil)(4358mil,2660.5mil) on Top Overlay And Pad R36-1(4320mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4282mil,2660.5mil)(4358mil,2660.5mil) on Top Overlay And Pad R36-1(4320mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,3044.5mil)(4272mil,3175.5mil) on Top Overlay And Pad R35-2(4310mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4348mil,3044.5mil)(4348mil,3175.5mil) on Top Overlay And Pad R35-2(4310mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,3044.5mil)(4348mil,3044.5mil) on Top Overlay And Pad R35-2(4310mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,3044.5mil)(4272mil,3175.5mil) on Top Overlay And Pad R35-1(4310mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4348mil,3044.5mil)(4348mil,3175.5mil) on Top Overlay And Pad R35-1(4310mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4272mil,3175.5mil)(4348mil,3175.5mil) on Top Overlay And Pad R35-1(4310mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4524.5mil,4167mil)(4524.5mil,4243mil) on Top Overlay And Pad R34-2(4556.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4524.5mil,4167mil)(4655.5mil,4167mil) on Top Overlay And Pad R34-2(4556.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4524.5mil,4243mil)(4655.5mil,4243mil) on Top Overlay And Pad R34-2(4556.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4655.5mil,4167mil)(4655.5mil,4243mil) on Top Overlay And Pad R34-1(4623.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4524.5mil,4167mil)(4655.5mil,4167mil) on Top Overlay And Pad R34-1(4623.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4524.5mil,4243mil)(4655.5mil,4243mil) on Top Overlay And Pad R34-1(4623.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4647mil,2479.5mil)(4647mil,2610.5mil) on Top Overlay And Pad R33-2(4685mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4647mil,2479.5mil)(4723mil,2479.5mil) on Top Overlay And Pad R33-2(4685mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4723mil,2479.5mil)(4723mil,2610.5mil) on Top Overlay And Pad R33-2(4685mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4647mil,2479.5mil)(4647mil,2610.5mil) on Top Overlay And Pad R33-1(4685mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4647mil,2610.5mil)(4723mil,2610.5mil) on Top Overlay And Pad R33-1(4685mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4723mil,2479.5mil)(4723mil,2610.5mil) on Top Overlay And Pad R33-1(4685mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2849.5mil)(3707mil,2980.5mil) on Top Overlay And Pad R32-2(3745mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,2849.5mil)(3783mil,2980.5mil) on Top Overlay And Pad R32-2(3745mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2849.5mil)(3783mil,2849.5mil) on Top Overlay And Pad R32-2(3745mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2849.5mil)(3707mil,2980.5mil) on Top Overlay And Pad R32-1(3745mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,2849.5mil)(3783mil,2980.5mil) on Top Overlay And Pad R32-1(3745mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2980.5mil)(3783mil,2980.5mil) on Top Overlay And Pad R32-1(3745mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2524.5mil)(3707mil,2655.5mil) on Top Overlay And Pad R31-2(3745mil,2556.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,2524.5mil)(3783mil,2655.5mil) on Top Overlay And Pad R31-2(3745mil,2556.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2524.5mil)(3783mil,2524.5mil) on Top Overlay And Pad R31-2(3745mil,2556.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2524.5mil)(3707mil,2655.5mil) on Top Overlay And Pad R31-1(3745mil,2623.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,2524.5mil)(3783mil,2655.5mil) on Top Overlay And Pad R31-1(3745mil,2623.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,2655.5mil)(3783mil,2655.5mil) on Top Overlay And Pad R31-1(3745mil,2623.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,3043mil)(3707mil,3174mil) on Top Overlay And Pad R30-2(3745mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,3043mil)(3783mil,3174mil) on Top Overlay And Pad R30-2(3745mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,3043mil)(3783mil,3043mil) on Top Overlay And Pad R30-2(3745mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,3043mil)(3707mil,3174mil) on Top Overlay And Pad R30-1(3745mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3783mil,3043mil)(3783mil,3174mil) on Top Overlay And Pad R30-1(3745mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3707mil,3174mil)(3783mil,3174mil) on Top Overlay And Pad R30-1(3745mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3949.5mil,4167mil)(3949.5mil,4243mil) on Top Overlay And Pad R29-2(3981.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3949.5mil,4167mil)(4080.5mil,4167mil) on Top Overlay And Pad R29-2(3981.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3949.5mil,4243mil)(4080.5mil,4243mil) on Top Overlay And Pad R29-2(3981.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3949.5mil,4167mil)(4080.5mil,4167mil) on Top Overlay And Pad R29-1(4048.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3949.5mil,4243mil)(4080.5mil,4243mil) on Top Overlay And Pad R29-1(4048.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4080.5mil,4167mil)(4080.5mil,4243mil) on Top Overlay And Pad R29-1(4048.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4067mil,2479.5mil)(4067mil,2610.5mil) on Top Overlay And Pad R28-2(4105mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4143mil,2479.5mil)(4143mil,2610.5mil) on Top Overlay And Pad R28-2(4105mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4067mil,2479.5mil)(4143mil,2479.5mil) on Top Overlay And Pad R28-2(4105mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4067mil,2479.5mil)(4067mil,2610.5mil) on Top Overlay And Pad R28-1(4105mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4143mil,2479.5mil)(4143mil,2610.5mil) on Top Overlay And Pad R28-1(4105mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4067mil,2610.5mil)(4143mil,2610.5mil) on Top Overlay And Pad R28-1(4105mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2849.5mil)(6577mil,2980.5mil) on Top Overlay And Pad R27-2(6615mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,2849.5mil)(6653mil,2980.5mil) on Top Overlay And Pad R27-2(6615mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2849.5mil)(6653mil,2849.5mil) on Top Overlay And Pad R27-2(6615mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2849.5mil)(6577mil,2980.5mil) on Top Overlay And Pad R27-1(6615mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,2849.5mil)(6653mil,2980.5mil) on Top Overlay And Pad R27-1(6615mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2980.5mil)(6653mil,2980.5mil) on Top Overlay And Pad R27-1(6615mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2529.5mil)(6577mil,2660.5mil) on Top Overlay And Pad R26-2(6615mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,2529.5mil)(6653mil,2660.5mil) on Top Overlay And Pad R26-2(6615mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2529.5mil)(6653mil,2529.5mil) on Top Overlay And Pad R26-2(6615mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2529.5mil)(6577mil,2660.5mil) on Top Overlay And Pad R26-1(6615mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,2529.5mil)(6653mil,2660.5mil) on Top Overlay And Pad R26-1(6615mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,2660.5mil)(6653mil,2660.5mil) on Top Overlay And Pad R26-1(6615mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,3044.5mil)(6577mil,3175.5mil) on Top Overlay And Pad R25-2(6615mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,3044.5mil)(6653mil,3175.5mil) on Top Overlay And Pad R25-2(6615mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,3044.5mil)(6653mil,3044.5mil) on Top Overlay And Pad R25-2(6615mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,3044.5mil)(6577mil,3175.5mil) on Top Overlay And Pad R25-1(6615mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6653mil,3044.5mil)(6653mil,3175.5mil) on Top Overlay And Pad R25-1(6615mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6577mil,3175.5mil)(6653mil,3175.5mil) on Top Overlay And Pad R25-1(6615mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6834.5mil,4167mil)(6834.5mil,4243mil) on Top Overlay And Pad R24-2(6866.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6834.5mil,4167mil)(6965.5mil,4167mil) on Top Overlay And Pad R24-2(6866.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6834.5mil,4243mil)(6965.5mil,4243mil) on Top Overlay And Pad R24-2(6866.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6965.5mil,4167mil)(6965.5mil,4243mil) on Top Overlay And Pad R24-1(6933.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6834.5mil,4167mil)(6965.5mil,4167mil) on Top Overlay And Pad R24-1(6933.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6834.5mil,4243mil)(6965.5mil,4243mil) on Top Overlay And Pad R24-1(6933.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6972mil,2479.5mil)(6972mil,2610.5mil) on Top Overlay And Pad R23-2(7010mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (7048mil,2479.5mil)(7048mil,2610.5mil) on Top Overlay And Pad R23-2(7010mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6972mil,2610.5mil)(7048mil,2610.5mil) on Top Overlay And Pad R23-2(7010mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6972mil,2479.5mil)(6972mil,2610.5mil) on Top Overlay And Pad R23-1(7010mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (7048mil,2479.5mil)(7048mil,2610.5mil) on Top Overlay And Pad R23-1(7010mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6972mil,2479.5mil)(7048mil,2479.5mil) on Top Overlay And Pad R23-1(7010mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2849.5mil)(6078mil,2849.5mil) on Top Overlay And Pad R22-2(6040mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,2849.5mil)(6078mil,2980.5mil) on Top Overlay And Pad R22-2(6040mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2849.5mil)(6002mil,2980.5mil) on Top Overlay And Pad R22-2(6040mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2980.5mil)(6078mil,2980.5mil) on Top Overlay And Pad R22-1(6040mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,2849.5mil)(6078mil,2980.5mil) on Top Overlay And Pad R22-1(6040mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2849.5mil)(6002mil,2980.5mil) on Top Overlay And Pad R22-1(6040mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2529.5mil)(6078mil,2529.5mil) on Top Overlay And Pad R21-2(6040mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,2529.5mil)(6078mil,2660.5mil) on Top Overlay And Pad R21-2(6040mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2529.5mil)(6002mil,2660.5mil) on Top Overlay And Pad R21-2(6040mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2660.5mil)(6078mil,2660.5mil) on Top Overlay And Pad R21-1(6040mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,2529.5mil)(6078mil,2660.5mil) on Top Overlay And Pad R21-1(6040mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,2529.5mil)(6002mil,2660.5mil) on Top Overlay And Pad R21-1(6040mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,3044.5mil)(6078mil,3175.5mil) on Top Overlay And Pad R20-2(6040mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,3044.5mil)(6078mil,3044.5mil) on Top Overlay And Pad R20-2(6040mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,3044.5mil)(6002mil,3175.5mil) on Top Overlay And Pad R20-2(6040mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,3175.5mil)(6078mil,3175.5mil) on Top Overlay And Pad R20-1(6040mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6078mil,3044.5mil)(6078mil,3175.5mil) on Top Overlay And Pad R20-1(6040mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6002mil,3044.5mil)(6002mil,3175.5mil) on Top Overlay And Pad R20-1(6040mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6259.5mil,4167mil)(6259.5mil,4243mil) on Top Overlay And Pad R19-2(6291.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6259.5mil,4167mil)(6390.5mil,4167mil) on Top Overlay And Pad R19-2(6291.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6259.5mil,4243mil)(6390.5mil,4243mil) on Top Overlay And Pad R19-2(6291.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6390.5mil,4167mil)(6390.5mil,4243mil) on Top Overlay And Pad R19-1(6358.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6259.5mil,4167mil)(6390.5mil,4167mil) on Top Overlay And Pad R19-1(6358.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6259.5mil,4243mil)(6390.5mil,4243mil) on Top Overlay And Pad R19-1(6358.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6473mil,2479.5mil)(6473mil,2610.5mil) on Top Overlay And Pad R18-2(6435mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6397mil,2479.5mil)(6397mil,2610.5mil) on Top Overlay And Pad R18-2(6435mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6397mil,2610.5mil)(6473mil,2610.5mil) on Top Overlay And Pad R18-2(6435mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6473mil,2479.5mil)(6473mil,2610.5mil) on Top Overlay And Pad R18-1(6435mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6397mil,2479.5mil)(6397mil,2610.5mil) on Top Overlay And Pad R18-1(6435mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (6397mil,2479.5mil)(6473mil,2479.5mil) on Top Overlay And Pad R18-1(6435mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,2849.5mil)(5427mil,2980.5mil) on Top Overlay And Pad R17-2(5465mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5503mil,2849.5mil)(5503mil,2980.5mil) on Top Overlay And Pad R17-2(5465mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,2849.5mil)(5503mil,2849.5mil) on Top Overlay And Pad R17-2(5465mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,2849.5mil)(5427mil,2980.5mil) on Top Overlay And Pad R17-1(5465mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5503mil,2849.5mil)(5503mil,2980.5mil) on Top Overlay And Pad R17-1(5465mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,2980.5mil)(5503mil,2980.5mil) on Top Overlay And Pad R17-1(5465mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5432mil,2529.5mil)(5432mil,2660.5mil) on Top Overlay And Pad R16-2(5470mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5508mil,2529.5mil)(5508mil,2660.5mil) on Top Overlay And Pad R16-2(5470mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5432mil,2529.5mil)(5508mil,2529.5mil) on Top Overlay And Pad R16-2(5470mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5432mil,2529.5mil)(5432mil,2660.5mil) on Top Overlay And Pad R16-1(5470mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5508mil,2529.5mil)(5508mil,2660.5mil) on Top Overlay And Pad R16-1(5470mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5432mil,2660.5mil)(5508mil,2660.5mil) on Top Overlay And Pad R16-1(5470mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,3044.5mil)(5427mil,3175.5mil) on Top Overlay And Pad R15-2(5465mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5503mil,3044.5mil)(5503mil,3175.5mil) on Top Overlay And Pad R15-2(5465mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,3044.5mil)(5503mil,3044.5mil) on Top Overlay And Pad R15-2(5465mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,3044.5mil)(5427mil,3175.5mil) on Top Overlay And Pad R15-1(5465mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5503mil,3044.5mil)(5503mil,3175.5mil) on Top Overlay And Pad R15-1(5465mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5427mil,3175.5mil)(5503mil,3175.5mil) on Top Overlay And Pad R15-1(5465mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5679.5mil,4167mil)(5679.5mil,4243mil) on Top Overlay And Pad R14-2(5711.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5679.5mil,4167mil)(5810.5mil,4167mil) on Top Overlay And Pad R14-2(5711.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5679.5mil,4243mil)(5810.5mil,4243mil) on Top Overlay And Pad R14-2(5711.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5810.5mil,4167mil)(5810.5mil,4243mil) on Top Overlay And Pad R14-1(5778.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5679.5mil,4167mil)(5810.5mil,4167mil) on Top Overlay And Pad R14-1(5778.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5679.5mil,4243mil)(5810.5mil,4243mil) on Top Overlay And Pad R14-1(5778.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5812mil,2479.5mil)(5812mil,2610.5mil) on Top Overlay And Pad R13-2(5850mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5888mil,2479.5mil)(5888mil,2610.5mil) on Top Overlay And Pad R13-2(5850mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5812mil,2610.5mil)(5888mil,2610.5mil) on Top Overlay And Pad R13-2(5850mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5812mil,2479.5mil)(5812mil,2610.5mil) on Top Overlay And Pad R13-1(5850mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5888mil,2479.5mil)(5888mil,2610.5mil) on Top Overlay And Pad R13-1(5850mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5812mil,2479.5mil)(5888mil,2479.5mil) on Top Overlay And Pad R13-1(5850mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2849.5mil)(4842mil,2980.5mil) on Top Overlay And Pad R12-2(4880mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,2849.5mil)(4918mil,2980.5mil) on Top Overlay And Pad R12-2(4880mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2849.5mil)(4918mil,2849.5mil) on Top Overlay And Pad R12-2(4880mil,2881.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2849.5mil)(4842mil,2980.5mil) on Top Overlay And Pad R12-1(4880mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,2849.5mil)(4918mil,2980.5mil) on Top Overlay And Pad R12-1(4880mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2980.5mil)(4918mil,2980.5mil) on Top Overlay And Pad R12-1(4880mil,2948.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2529.5mil)(4842mil,2660.5mil) on Top Overlay And Pad R11-2(4880mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,2529.5mil)(4918mil,2660.5mil) on Top Overlay And Pad R11-2(4880mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2529.5mil)(4918mil,2529.5mil) on Top Overlay And Pad R11-2(4880mil,2561.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2529.5mil)(4842mil,2660.5mil) on Top Overlay And Pad R11-1(4880mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,2529.5mil)(4918mil,2660.5mil) on Top Overlay And Pad R11-1(4880mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,2660.5mil)(4918mil,2660.5mil) on Top Overlay And Pad R11-1(4880mil,2628.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,3044.5mil)(4842mil,3175.5mil) on Top Overlay And Pad R10-2(4880mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,3044.5mil)(4918mil,3175.5mil) on Top Overlay And Pad R10-2(4880mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,3044.5mil)(4918mil,3044.5mil) on Top Overlay And Pad R10-2(4880mil,3076.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,3044.5mil)(4842mil,3175.5mil) on Top Overlay And Pad R10-1(4880mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4918mil,3044.5mil)(4918mil,3175.5mil) on Top Overlay And Pad R10-1(4880mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4842mil,3175.5mil)(4918mil,3175.5mil) on Top Overlay And Pad R10-1(4880mil,3143.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5099.5mil,4167mil)(5099.5mil,4243mil) on Top Overlay And Pad R9-2(5131.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5099.5mil,4167mil)(5230.5mil,4167mil) on Top Overlay And Pad R9-2(5131.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5099.5mil,4243mil)(5230.5mil,4243mil) on Top Overlay And Pad R9-2(5131.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5230.5mil,4167mil)(5230.5mil,4243mil) on Top Overlay And Pad R9-1(5198.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5099.5mil,4167mil)(5230.5mil,4167mil) on Top Overlay And Pad R9-1(5198.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5099.5mil,4243mil)(5230.5mil,4243mil) on Top Overlay And Pad R9-1(5198.5mil,4205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5217mil,2479.5mil)(5217mil,2610.5mil) on Top Overlay And Pad R8-2(5255mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5293mil,2479.5mil)(5293mil,2610.5mil) on Top Overlay And Pad R8-2(5255mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5217mil,2610.5mil)(5293mil,2610.5mil) on Top Overlay And Pad R8-2(5255mil,2578.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5217mil,2479.5mil)(5217mil,2610.5mil) on Top Overlay And Pad R8-1(5255mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5293mil,2479.5mil)(5293mil,2610.5mil) on Top Overlay And Pad R8-1(5255mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (5217mil,2479.5mil)(5293mil,2479.5mil) on Top Overlay And Pad R8-1(5255mil,2511.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3467mil)(1234.5mil,3543mil) on Top Overlay And Pad R6-2(1266.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3467mil)(1365.5mil,3467mil) on Top Overlay And Pad R6-2(1266.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3543mil)(1365.5mil,3543mil) on Top Overlay And Pad R6-2(1266.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1365.5mil,3467mil)(1365.5mil,3543mil) on Top Overlay And Pad R6-1(1333.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3467mil)(1365.5mil,3467mil) on Top Overlay And Pad R6-1(1333.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3543mil)(1365.5mil,3543mil) on Top Overlay And Pad R6-1(1333.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1615.5mil,3242mil)(1615.5mil,3318mil) on Top Overlay And Pad R5-2(1583.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1484.5mil,3242mil)(1615.5mil,3242mil) on Top Overlay And Pad R5-2(1583.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1484.5mil,3318mil)(1615.5mil,3318mil) on Top Overlay And Pad R5-2(1583.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1484.5mil,3242mil)(1484.5mil,3318mil) on Top Overlay And Pad R5-1(1516.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1484.5mil,3242mil)(1615.5mil,3242mil) on Top Overlay And Pad R5-1(1516.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1484.5mil,3318mil)(1615.5mil,3318mil) on Top Overlay And Pad R5-1(1516.5mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1510.5mil,3467mil)(1510.5mil,3543mil) on Top Overlay And Pad R4-2(1478.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1379.5mil,3467mil)(1510.5mil,3467mil) on Top Overlay And Pad R4-2(1478.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1379.5mil,3543mil)(1510.5mil,3543mil) on Top Overlay And Pad R4-2(1478.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1379.5mil,3467mil)(1379.5mil,3543mil) on Top Overlay And Pad R4-1(1411.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1379.5mil,3467mil)(1510.5mil,3467mil) on Top Overlay And Pad R4-1(1411.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1379.5mil,3543mil)(1510.5mil,3543mil) on Top Overlay And Pad R4-1(1411.5mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1365.5mil,3557mil)(1365.5mil,3633mil) on Top Overlay And Pad R3-2(1333.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3557mil)(1365.5mil,3557mil) on Top Overlay And Pad R3-2(1333.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3633mil)(1365.5mil,3633mil) on Top Overlay And Pad R3-2(1333.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3557mil)(1234.5mil,3633mil) on Top Overlay And Pad R3-1(1266.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3557mil)(1365.5mil,3557mil) on Top Overlay And Pad R3-1(1266.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1234.5mil,3633mil)(1365.5mil,3633mil) on Top Overlay And Pad R3-1(1266.5mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1137mil,3484.5mil)(1137mil,3615.5mil) on Top Overlay And Pad R2-2(1175mil,3583.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1213mil,3484.5mil)(1213mil,3615.5mil) on Top Overlay And Pad R2-2(1175mil,3583.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1137mil,3615.5mil)(1213mil,3615.5mil) on Top Overlay And Pad R2-2(1175mil,3583.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1137mil,3484.5mil)(1137mil,3615.5mil) on Top Overlay And Pad R2-1(1175mil,3516.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1213mil,3484.5mil)(1213mil,3615.5mil) on Top Overlay And Pad R2-1(1175mil,3516.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1137mil,3484.5mil)(1213mil,3484.5mil) on Top Overlay And Pad R2-1(1175mil,3516.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1057mil,3869.5mil)(1057mil,4000.5mil) on Top Overlay And Pad R1-2(1095mil,3968.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1133mil,3869.5mil)(1133mil,4000.5mil) on Top Overlay And Pad R1-2(1095mil,3968.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1057mil,4000.5mil)(1133mil,4000.5mil) on Top Overlay And Pad R1-2(1095mil,3968.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1057mil,3869.5mil)(1057mil,4000.5mil) on Top Overlay And Pad R1-1(1095mil,3901.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1133mil,3869.5mil)(1133mil,4000.5mil) on Top Overlay And Pad R1-1(1095mil,3901.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1057mil,3869.5mil)(1133mil,3869.5mil) on Top Overlay And Pad R1-1(1095mil,3901.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3576mil,3790mil)(3576mil,3880mil) on Top Overlay And Pad C73-2(3542mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,3790mil)(3576mil,3790mil) on Top Overlay And Pad C73-2(3542mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,3880mil)(3576mil,3880mil) on Top Overlay And Pad C73-2(3542mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3394mil,3790mil)(3394mil,3880mil) on Top Overlay And Pad C73-1(3428mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,3790mil)(3576mil,3790mil) on Top Overlay And Pad C73-1(3428mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,3880mil)(3576mil,3880mil) on Top Overlay And Pad C73-1(3428mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3576mil,4025mil)(3576mil,4115mil) on Top Overlay And Pad C72-2(3542mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,4025mil)(3576mil,4025mil) on Top Overlay And Pad C72-2(3542mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,4115mil)(3576mil,4115mil) on Top Overlay And Pad C72-2(3542mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3394mil,4025mil)(3394mil,4115mil) on Top Overlay And Pad C72-1(3428mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,4025mil)(3576mil,4025mil) on Top Overlay And Pad C72-1(3428mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3394mil,4115mil)(3576mil,4115mil) on Top Overlay And Pad C72-1(3428mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3410mil,2994mil)(3410mil,3176mil) on Top Overlay And Pad C69-2(3455mil,3028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3500mil,2994mil)(3500mil,3176mil) on Top Overlay And Pad C69-2(3455mil,3028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3410mil,2994mil)(3500mil,2994mil) on Top Overlay And Pad C69-2(3455mil,3028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3410mil,2994mil)(3410mil,3176mil) on Top Overlay And Pad C69-1(3455mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (3500mil,2994mil)(3500mil,3176mil) on Top Overlay And Pad C69-1(3455mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (3410mil,3176mil)(3500mil,3176mil) on Top Overlay And Pad C69-1(3455mil,3142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1774mil,3870mil)(1774mil,3960mil) on Top Overlay And Pad C65-2(1808mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3870mil)(1956mil,3870mil) on Top Overlay And Pad C65-2(1808mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3960mil)(1956mil,3960mil) on Top Overlay And Pad C65-2(1808mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1956mil,3870mil)(1956mil,3960mil) on Top Overlay And Pad C65-1(1922mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3870mil)(1956mil,3870mil) on Top Overlay And Pad C65-1(1922mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3960mil)(1956mil,3960mil) on Top Overlay And Pad C65-1(1922mil,3915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1774mil,3985mil)(1774mil,4075mil) on Top Overlay And Pad C64-2(1808mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3985mil)(1956mil,3985mil) on Top Overlay And Pad C64-2(1808mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,4075mil)(1956mil,4075mil) on Top Overlay And Pad C64-2(1808mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (1956mil,3985mil)(1956mil,4075mil) on Top Overlay And Pad C64-1(1922mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,3985mil)(1956mil,3985mil) on Top Overlay And Pad C64-1(1922mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (1774mil,4075mil)(1956mil,4075mil) on Top Overlay And Pad C64-1(1922mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (2500mil,3699mil)(2500mil,3881mil) on Top Overlay And Pad C61-2(2545mil,3733mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (2590mil,3699mil)(2590mil,3881mil) on Top Overlay And Pad C61-2(2545mil,3733mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2500mil,3699mil)(2590mil,3699mil) on Top Overlay And Pad C61-2(2545mil,3733mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (2500mil,3699mil)(2500mil,3881mil) on Top Overlay And Pad C61-1(2545mil,3847mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (2590mil,3699mil)(2590mil,3881mil) on Top Overlay And Pad C61-1(2545mil,3847mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (2500mil,3881mil)(2590mil,3881mil) on Top Overlay And Pad C61-1(2545mil,3847mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4776mil,4025mil)(4776mil,4115mil) on Top Overlay And Pad C57-2(4742mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,4025mil)(4776mil,4025mil) on Top Overlay And Pad C57-2(4742mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,4115mil)(4776mil,4115mil) on Top Overlay And Pad C57-2(4742mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4594mil,4025mil)(4594mil,4115mil) on Top Overlay And Pad C57-1(4628mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,4025mil)(4776mil,4025mil) on Top Overlay And Pad C57-1(4628mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,4115mil)(4776mil,4115mil) on Top Overlay And Pad C57-1(4628mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4776mil,3785mil)(4776mil,3875mil) on Top Overlay And Pad C56-2(4742mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,3785mil)(4776mil,3785mil) on Top Overlay And Pad C56-2(4742mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,3875mil)(4776mil,3875mil) on Top Overlay And Pad C56-2(4742mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4594mil,3785mil)(4594mil,3875mil) on Top Overlay And Pad C56-1(4628mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,3785mil)(4776mil,3785mil) on Top Overlay And Pad C56-1(4628mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4594mil,3875mil)(4776mil,3875mil) on Top Overlay And Pad C56-1(4628mil,3830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4645mil,2989mil)(4645mil,3171mil) on Top Overlay And Pad C53-2(4690mil,3023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4735mil,2989mil)(4735mil,3171mil) on Top Overlay And Pad C53-2(4690mil,3023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4645mil,2989mil)(4735mil,2989mil) on Top Overlay And Pad C53-2(4690mil,3023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4645mil,2989mil)(4645mil,3171mil) on Top Overlay And Pad C53-1(4690mil,3137mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.431mil < 10mil) Between Track (4735mil,2989mil)(4735mil,3171mil) on Top Overlay And Pad C53-1(4690mil,3137mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.431mil < 10mil) Between Track (4645mil,3171mil)(4735mil,3171mil) on Top Overlay And Pad C53-1(4690mil,3137mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.431mil]
Rule Violations :465

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.892mil < 10mil) Between Text "U9" (3360mil,3060mil) on Top Overlay And Arc (3370.197mil,3079.567mil) on Top Overlay Silk Text to Silk Clearance [9.892mil]
   Violation between Silk To Silk Clearance Constraint: (4.892mil < 10mil) Between Text "U8" (2430mil,3800mil) on Top Overlay And Arc (2440.197mil,3814.567mil) on Top Overlay Silk Text to Silk Clearance [4.892mil]
   Violation between Silk To Silk Clearance Constraint: (8.881mil < 10mil) Between Text "U7" (4605mil,3005mil) on Top Overlay And Arc (4590mil,2992.795mil) on Top Overlay Silk Text to Silk Clearance [8.881mil]
   Violation between Silk To Silk Clearance Constraint: (8.357mil < 10mil) Between Text "U3" (5760mil,3010mil) on Top Overlay And Arc (5745mil,2992.795mil) on Top Overlay Silk Text to Silk Clearance [8.357mil]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01