

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Sat Jan 22 00:49:22 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |        ?|        ?|         ?|          -|          -|   100|    no    |
        | + LOOP_INPUT_ROW            |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     8|        -|        -|    -|
|Expression           |        -|     -|        0|      990|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     7|        0|      360|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      159|    -|
|Register             |        -|     -|     1203|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    15|     1203|     1509|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U118  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_32s_32_1_1_U117    |mul_32s_32s_32_1_1    |        0|   3|  0|  20|    0|
    |mul_8s_8s_16_1_1_U119      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U120      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U121      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U122      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U123      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U124      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U125      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U126      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   7|  0| 360|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_32ns_32_1_1_U133  |mac_muladd_8s_8s_32ns_32_1_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_1_1_U134  |mac_muladd_8s_8s_32ns_32_1_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U127  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U128  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U129  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U130  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U131  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U132  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_l1_local_3_U  |runSysArr_output_l1_local_3  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_local_2_U  |runSysArr_output_l1_local_3  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_local_1_U  |runSysArr_output_l1_local_3  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_local_0_U  |runSysArr_output_l1_local_3  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                             |        4|  0|   0|    0|  2048|  128|     4|        65536|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln105_1_fu_917_p2      |     +    |   0|  0|  39|          32|           4|
    |add_ln105_fu_881_p2        |     +    |   0|  0|  39|           4|          32|
    |add_ln114_1_fu_1259_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_2_fu_1283_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_3_fu_1307_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_4_fu_1229_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_5_fu_1253_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_6_fu_1277_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_7_fu_1301_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln114_fu_1235_p2       |     +    |   0|  0|  32|          32|          32|
    |add_ln132_fu_711_p2        |     +    |   0|  0|  71|          64|           1|
    |add_ln206_fu_610_p2        |     +    |   0|  0|  39|          32|           3|
    |add_ln80_1_fu_758_p2       |     +    |   0|  0|  39|           3|          32|
    |add_ln80_2_fu_777_p2       |     +    |   0|  0|  39|           3|          32|
    |add_ln80_fu_741_p2         |     +    |   0|  0|  16|           2|           9|
    |i_1_fu_726_p2              |     +    |   0|  0|  38|          31|           1|
    |sub49_i_i_i_fu_875_p2      |     +    |   0|  0|  39|           4|          32|
    |and_ln105_1_fu_942_p2      |    and   |   0|  0|   2|           1|           1|
    |and_ln105_2_fu_972_p2      |    and   |   0|  0|   2|           1|           1|
    |and_ln105_3_fu_988_p2      |    and   |   0|  0|   2|           1|           1|
    |and_ln105_fu_906_p2        |    and   |   0|  0|   2|           1|           1|
    |icmp_ln105_1_fu_937_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln105_2_fu_967_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln105_3_fu_983_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln105_fu_901_p2       |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln132_fu_706_p2       |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln137_fu_721_p2       |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln262_fu_622_p2       |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln80_fu_747_p2        |   icmp   |   0|  0|  20|          31|           1|
    |ap_block_state1            |    or    |   0|  0|   2|           1|           1|
    |or_ln262_fu_616_p2         |    or    |   0|  0|  32|          32|          32|
    |data_reg_0_1_1_fu_1018_p3  |  select  |   0|  0|   8|           1|           1|
    |data_reg_0_2_1_fu_1025_p3  |  select  |   0|  0|   8|           1|           1|
    |data_reg_0_3_1_fu_1032_p3  |  select  |   0|  0|   8|           1|           1|
    |tmp_10_fu_1246_p3          |  select  |   0|  0|  32|           1|           1|
    |tmp_12_fu_1270_p3          |  select  |   0|  0|  32|           1|           1|
    |tmp_13_fu_1294_p3          |  select  |   0|  0|  32|           1|           1|
    |tmp_fu_1222_p3             |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |   0|  0|   2|           2|           1|
    |xor_ln105_1_fu_931_p2      |    xor   |   0|  0|   2|           1|           2|
    |xor_ln105_2_fu_961_p2      |    xor   |   0|  0|   2|           1|           2|
    |xor_ln105_fu_895_p2        |    xor   |   0|  0|   2|           1|           2|
    |xor_ln80_fu_791_p2         |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 990|         769|         683|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_sig_allocacmp_data_reg_1_1_1  |   9|          2|    8|         16|
    |ap_sig_allocacmp_data_reg_1_2_1  |   9|          2|    8|         16|
    |empty_20_blk_n                   |   9|          2|    1|          2|
    |empty_21_blk_n                   |   9|          2|    1|          2|
    |empty_22_blk_n                   |   9|          2|    1|          2|
    |empty_blk_n                      |   9|          2|    1|          2|
    |i_reg_593                        |   9|          2|   31|         62|
    |indvar_flatten_reg_582           |   9|          2|   64|        128|
    |p_out1_blk_n                     |   9|          2|    1|          2|
    |p_out_blk_n                      |   9|          2|    1|          2|
    |ro_blk_n                         |   9|          2|    1|          2|
    |so_blk_n                         |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 159|         34|  122|        248|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln132_reg_1705               |  64|   0|   64|          0|
    |add_ln206_reg_1603               |  32|   0|   32|          0|
    |and_ln105_1_reg_1804             |   1|   0|    1|          0|
    |and_ln105_2_reg_1819             |   1|   0|    1|          0|
    |and_ln105_3_reg_1834             |   1|   0|    1|          0|
    |and_ln105_reg_1789               |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |bound_reg_1696                   |  64|   0|   64|          0|
    |data_reg_0_0_fu_198              |   8|   0|    8|          0|
    |data_reg_0_1_fu_202              |   8|   0|    8|          0|
    |data_reg_0_2_fu_206              |   8|   0|    8|          0|
    |data_reg_0_3_fu_210              |   8|   0|    8|          0|
    |data_reg_1_0_fu_214              |   8|   0|    8|          0|
    |data_reg_1_1_fu_218              |   8|   0|    8|          0|
    |data_reg_1_2_fu_222              |   8|   0|    8|          0|
    |data_reg_1_3_fu_226              |   8|   0|    8|          0|
    |data_reg_2_0_fu_230              |   8|   0|    8|          0|
    |data_reg_2_1_fu_234              |   8|   0|    8|          0|
    |data_reg_2_2_fu_238              |   8|   0|    8|          0|
    |data_reg_2_3_fu_242              |   8|   0|    8|          0|
    |i_reg_593                        |  31|   0|   31|          0|
    |icmp_ln137_reg_1710              |   1|   0|    1|          0|
    |icmp_ln262_reg_1608              |   1|   0|    1|          0|
    |icmp_ln80_reg_1724               |   1|   0|    1|          0|
    |indvar_flatten_reg_582           |  64|   0|   64|          0|
    |mul_ln206_reg_1595               |  32|   0|   32|          0|
    |output_l1_local_0_addr_reg_1838  |   9|   0|    9|          0|
    |output_l1_local_1_addr_reg_1828  |   9|   0|    9|          0|
    |output_l1_local_2_addr_reg_1813  |   9|   0|    9|          0|
    |output_l1_local_3_addr_reg_1798  |   9|   0|    9|          0|
    |psum_10_fu_190                   |  32|   0|   32|          0|
    |psum_11_fu_194                   |  32|   0|   32|          0|
    |psum_1_fu_154                    |  32|   0|   32|          0|
    |psum_2_fu_158                    |  32|   0|   32|          0|
    |psum_3_fu_162                    |  32|   0|   32|          0|
    |psum_4_fu_166                    |  32|   0|   32|          0|
    |psum_5_fu_170                    |  32|   0|   32|          0|
    |psum_6_fu_174                    |  32|   0|   32|          0|
    |psum_7_fu_178                    |  32|   0|   32|          0|
    |psum_8_fu_182                    |  32|   0|   32|          0|
    |psum_9_fu_186                    |  32|   0|   32|          0|
    |psum_fu_150                      |  32|   0|   32|          0|
    |sext_ln132_reg_1691              |  16|   0|   16|          0|
    |sext_ln98_10_reg_1666            |  16|   0|   16|          0|
    |sext_ln98_11_reg_1671            |  16|   0|   16|          0|
    |sext_ln98_12_reg_1676            |  16|   0|   16|          0|
    |sext_ln98_13_reg_1681            |  16|   0|   16|          0|
    |sext_ln98_14_reg_1686            |  16|   0|   16|          0|
    |sext_ln98_1_reg_1621             |  16|   0|   16|          0|
    |sext_ln98_2_reg_1626             |  16|   0|   16|          0|
    |sext_ln98_3_reg_1631             |  16|   0|   16|          0|
    |sext_ln98_4_reg_1636             |  16|   0|   16|          0|
    |sext_ln98_5_reg_1641             |  16|   0|   16|          0|
    |sext_ln98_6_reg_1646             |  16|   0|   16|          0|
    |sext_ln98_7_reg_1651             |  16|   0|   16|          0|
    |sext_ln98_8_reg_1656             |  16|   0|   16|          0|
    |sext_ln98_9_reg_1661             |  16|   0|   16|          0|
    |sext_ln98_reg_1616               |  16|   0|   16|          0|
    |tmp_6_reg_1734                   |   1|   0|    1|          0|
    |tmp_7_reg_1744                   |   1|   0|    1|          0|
    |zext_ln113_1_reg_1808            |  32|   0|   64|         32|
    |zext_ln113_2_reg_1823            |  32|   0|   64|         32|
    |zext_ln113_reg_1793              |  32|   0|   64|         32|
    |zext_ln82_3_reg_1749             |  32|   0|   64|         32|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1203|   0| 1331|        128|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   runSysArr   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   runSysArr   | return value |
|p_read                  |  in |    8|   ap_none  |     p_read    |    scalar    |
|p_read1                 |  in |    8|   ap_none  |    p_read1    |    scalar    |
|p_read2                 |  in |    8|   ap_none  |    p_read2    |    scalar    |
|p_read3                 |  in |    8|   ap_none  |    p_read3    |    scalar    |
|p_read4                 |  in |    8|   ap_none  |    p_read4    |    scalar    |
|p_read5                 |  in |    8|   ap_none  |    p_read5    |    scalar    |
|p_read6                 |  in |    8|   ap_none  |    p_read6    |    scalar    |
|p_read7                 |  in |    8|   ap_none  |    p_read7    |    scalar    |
|p_read8                 |  in |    8|   ap_none  |    p_read8    |    scalar    |
|p_read9                 |  in |    8|   ap_none  |    p_read9    |    scalar    |
|p_read10                |  in |    8|   ap_none  |    p_read10   |    scalar    |
|p_read11                |  in |    8|   ap_none  |    p_read11   |    scalar    |
|p_read12                |  in |    8|   ap_none  |    p_read12   |    scalar    |
|p_read13                |  in |    8|   ap_none  |    p_read13   |    scalar    |
|p_read14                |  in |    8|   ap_none  |    p_read14   |    scalar    |
|p_read15                |  in |    8|   ap_none  |    p_read15   |    scalar    |
|data_l1_017_address0    | out |    9|  ap_memory |  data_l1_017  |     array    |
|data_l1_017_ce0         | out |    1|  ap_memory |  data_l1_017  |     array    |
|data_l1_017_q0          |  in |    8|  ap_memory |  data_l1_017  |     array    |
|data_l1_118_address0    | out |    9|  ap_memory |  data_l1_118  |     array    |
|data_l1_118_ce0         | out |    1|  ap_memory |  data_l1_118  |     array    |
|data_l1_118_q0          |  in |    8|  ap_memory |  data_l1_118  |     array    |
|data_l1_219_address0    | out |    9|  ap_memory |  data_l1_219  |     array    |
|data_l1_219_ce0         | out |    1|  ap_memory |  data_l1_219  |     array    |
|data_l1_219_q0          |  in |    8|  ap_memory |  data_l1_219  |     array    |
|data_l1_320_address0    | out |    9|  ap_memory |  data_l1_320  |     array    |
|data_l1_320_ce0         | out |    1|  ap_memory |  data_l1_320  |     array    |
|data_l1_320_q0          |  in |    8|  ap_memory |  data_l1_320  |     array    |
|output_l1_021_address0  | out |    9|  ap_memory | output_l1_021 |     array    |
|output_l1_021_ce0       | out |    1|  ap_memory | output_l1_021 |     array    |
|output_l1_021_we0       | out |    1|  ap_memory | output_l1_021 |     array    |
|output_l1_021_d0        | out |   32|  ap_memory | output_l1_021 |     array    |
|output_l1_122_address0  | out |    9|  ap_memory | output_l1_122 |     array    |
|output_l1_122_ce0       | out |    1|  ap_memory | output_l1_122 |     array    |
|output_l1_122_we0       | out |    1|  ap_memory | output_l1_122 |     array    |
|output_l1_122_d0        | out |   32|  ap_memory | output_l1_122 |     array    |
|output_l1_223_address0  | out |    9|  ap_memory | output_l1_223 |     array    |
|output_l1_223_ce0       | out |    1|  ap_memory | output_l1_223 |     array    |
|output_l1_223_we0       | out |    1|  ap_memory | output_l1_223 |     array    |
|output_l1_223_d0        | out |   32|  ap_memory | output_l1_223 |     array    |
|output_l1_324_address0  | out |    9|  ap_memory | output_l1_324 |     array    |
|output_l1_324_ce0       | out |    1|  ap_memory | output_l1_324 |     array    |
|output_l1_324_we0       | out |    1|  ap_memory | output_l1_324 |     array    |
|output_l1_324_d0        | out |   32|  ap_memory | output_l1_324 |     array    |
|empty_20_dout           |  in |   32|   ap_fifo  |    empty_20   |    pointer   |
|empty_20_empty_n        |  in |    1|   ap_fifo  |    empty_20   |    pointer   |
|empty_20_read           | out |    1|   ap_fifo  |    empty_20   |    pointer   |
|empty_21_dout           |  in |   32|   ap_fifo  |    empty_21   |    pointer   |
|empty_21_empty_n        |  in |    1|   ap_fifo  |    empty_21   |    pointer   |
|empty_21_read           | out |    1|   ap_fifo  |    empty_21   |    pointer   |
|empty_22_dout           |  in |   32|   ap_fifo  |    empty_22   |    pointer   |
|empty_22_empty_n        |  in |    1|   ap_fifo  |    empty_22   |    pointer   |
|empty_22_read           | out |    1|   ap_fifo  |    empty_22   |    pointer   |
|empty_dout              |  in |   32|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n           |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read              | out |    1|   ap_fifo  |     empty     |    pointer   |
|so_dout                 |  in |   32|   ap_fifo  |       so      |    pointer   |
|so_empty_n              |  in |    1|   ap_fifo  |       so      |    pointer   |
|so_read                 | out |    1|   ap_fifo  |       so      |    pointer   |
|ro_dout                 |  in |   32|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n              |  in |    1|   ap_fifo  |       ro      |    pointer   |
|ro_read                 | out |    1|   ap_fifo  |       ro      |    pointer   |
|p_out_din               | out |   32|   ap_fifo  |     p_out     |    pointer   |
|p_out_full_n            |  in |    1|   ap_fifo  |     p_out     |    pointer   |
|p_out_write             | out |    1|   ap_fifo  |     p_out     |    pointer   |
|p_out1_din              | out |   32|   ap_fifo  |     p_out1    |    pointer   |
|p_out1_full_n           |  in |    1|   ap_fifo  |     p_out1    |    pointer   |
|p_out1_write            | out |    1|   ap_fifo  |     p_out1    |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%psum = alloca i32"   --->   Operation 6 'alloca' 'psum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%psum_1 = alloca i32"   --->   Operation 7 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%psum_2 = alloca i32"   --->   Operation 8 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%psum_3 = alloca i32"   --->   Operation 9 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%psum_4 = alloca i32"   --->   Operation 10 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%psum_5 = alloca i32"   --->   Operation 11 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%psum_6 = alloca i32"   --->   Operation 12 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%psum_7 = alloca i32"   --->   Operation 13 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%psum_8 = alloca i32"   --->   Operation 14 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%psum_9 = alloca i32"   --->   Operation 15 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%psum_10 = alloca i32"   --->   Operation 16 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%psum_11 = alloca i32"   --->   Operation 17 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 19 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 20 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 26 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 27 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 28 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 29 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 30 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 31 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 32 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 33 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_21, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_20, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_22, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%p_lc = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_20"   --->   Operation 56 'read' 'p_lc' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%p_lc3 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_21"   --->   Operation 57 'read' 'p_lc3' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_out, i32 %p_lc" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_out1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_out1, i32 %p_lc3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (3.17ns)   --->   "%mul_ln206 = mul i32 %p_lc3, i32 %p_lc" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'mul' 'mul_ln206' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%add_ln206 = add i32 %mul_ln206, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'add' 'add_ln206' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.45ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_22"   --->   Operation 66 'read' 'tmp_4' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (1.45ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 67 'read' 'tmp_5' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln262)   --->   "%or_ln262 = or i32 %so_read, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'or' 'or_ln262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln262 = icmp_eq  i32 %or_ln262, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i8 %p_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i8 %p_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i8 %p_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln98_3 = sext i8 %p_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'sext' 'sext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln98_4 = sext i8 %p_read_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'sext' 'sext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln98_5 = sext i8 %p_read_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'sext' 'sext_ln98_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln98_6 = sext i8 %p_read_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'sext' 'sext_ln98_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln98_7 = sext i8 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'sext' 'sext_ln98_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln98_8 = sext i8 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'sext' 'sext_ln98_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln98_9 = sext i8 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'sext' 'sext_ln98_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln98_10 = sext i8 %p_read_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'sext' 'sext_ln98_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln98_11 = sext i8 %p_read_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'sext' 'sext_ln98_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln98_12 = sext i8 %p_read_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'sext' 'sext_ln98_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln98_13 = sext i8 %p_read_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'sext' 'sext_ln98_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln98_14 = sext i8 %p_read_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'sext' 'sext_ln98_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i8 %p_read_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_4"   --->   Operation 86 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_5"   --->   Operation 87 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, i64 %cast"   --->   Operation 88 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.60ns)   --->   "%br_ln132 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 89 'br' 'br_ln132' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln132, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.06ns)   --->   "%icmp_ln132 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %._crit_edge12.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'specloopname' 'specloopname_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.60ns)   --->   "%br_ln137 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'br' 'br_ln137' <Predicate = (!icmp_ln132)> <Delay = 0.60>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'ret' 'ret_ln262' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.08>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%i = phi i31, void %._crit_edge12.loopexit.i.i, i31 %i_1, void %0_end"   --->   Operation 99 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%i_cast422_i_i = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'zext' 'i_cast422_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.85ns)   --->   "%icmp_ln137 = icmp_slt  i32 %i_cast422_i_i, i32 %add_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %._crit_edge.loopexit.i.i, void %0_begin" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_38 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'trunc' 'empty_38' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'zext' 'zext_ln82' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%data_l1_017_addr = getelementptr i8 %data_l1_017, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'getelementptr' 'data_l1_017_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'load' 'data_reg_0_0_1' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 110 [1/1] (0.71ns)   --->   "%add_ln80 = add i9, i9 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'add' 'add_ln80' <Predicate = (icmp_ln137)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.84ns)   --->   "%icmp_ln80 = icmp_eq  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'icmp' 'icmp_ln80' <Predicate = (icmp_ln137)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i9 %add_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'zext' 'zext_ln82_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%data_l1_118_addr = getelementptr i8 %data_l1_118, i64, i64 %zext_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'getelementptr' 'data_l1_118_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.15ns)   --->   "%data_l1_118_load = load i9 %data_l1_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'load' 'data_l1_118_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln80_1 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'add' 'add_ln80_1' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln80_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'bitselect' 'tmp_6' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i32 %add_ln80_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'zext' 'zext_ln82_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%data_l1_219_addr = getelementptr i8 %data_l1_219, i64, i64 %zext_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'getelementptr' 'data_l1_219_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.15ns)   --->   "%data_l1_219_load = load i9 %data_l1_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'load' 'data_l1_219_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (0.87ns)   --->   "%add_ln80_2 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'add' 'add_ln80_2' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln80_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'bitselect' 'tmp_7' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.12ns)   --->   "%xor_ln80 = xor i1 %tmp_7, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'xor' 'xor_ln80' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i32 %add_ln80_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 123 'zext' 'zext_ln82_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%data_l1_320_addr = getelementptr i8 %data_l1_320, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 124 'getelementptr' 'data_l1_320_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.15ns)   --->   "%data_l1_320_load = load i9 %data_l1_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 125 'load' 'data_l1_320_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 126 'load' 'data_reg_3_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 127 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln98_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 128 'sext' 'sext_ln98_17' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln98_1 = mul i16 %sext_ln98_17, i16 %sext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'mul' 'mul_ln98_1' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'load' 'data_reg_3_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln98_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'sext' 'sext_ln98_19' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln98_2 = mul i16 %sext_ln98_19, i16 %sext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 133 'mul' 'mul_ln98_2' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 134 'load' 'data_reg_2_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 135 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln98_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 136 'sext' 'sext_ln98_24' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln98_5 = mul i16 %sext_ln98_24, i16 %sext_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 137 'mul' 'mul_ln98_5' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 138 'load' 'data_reg_2_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 139 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln98_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 140 'sext' 'sext_ln98_26' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln98_6 = mul i16 %sext_ln98_26, i16 %sext_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 141 'mul' 'mul_ln98_6' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 142 'load' 'data_reg_1_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 143 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln98_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 144 'sext' 'sext_ln98_31' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln98_9 = mul i16 %sext_ln98_31, i16 %sext_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 145 'mul' 'mul_ln98_9' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 146 'load' 'data_reg_1_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 147 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln98_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 148 'sext' 'sext_ln98_33' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln98_10 = mul i16 %sext_ln98_33, i16 %sext_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 149 'mul' 'mul_ln98_10' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (0.87ns)   --->   "%sub49_i_i_i = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 150 'add' 'sub49_i_i_i' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.87ns)   --->   "%add_ln105 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 151 'add' 'add_ln105' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln105, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 152 'bitselect' 'tmp_8' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 153 'xor' 'xor_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.85ns)   --->   "%icmp_ln105 = icmp_ult  i32 %add_ln105, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 154 'icmp' 'icmp_ln105' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln105, i1 %xor_ln105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 155 'and' 'and_ln105' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105, void %bb98._crit_edge.i.i, void %_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 156 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %add_ln105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 157 'zext' 'zext_ln113' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 158 'getelementptr' 'output_l1_local_3_addr' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 159 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i9 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 159 'load' 'output_l1_local_3_load' <Predicate = (icmp_ln137 & and_ln105 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln116 = br void %bb98._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 160 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.87ns)   --->   "%add_ln105_1 = add i32 %i_cast422_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 161 'add' 'add_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln105_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 162 'bitselect' 'tmp_9' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%xor_ln105_1 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 163 'xor' 'xor_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.85ns)   --->   "%icmp_ln105_1 = icmp_ult  i32 %add_ln105_1, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 164 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105_1 = and i1 %icmp_ln105_1, i1 %xor_ln105_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 165 'and' 'and_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_1, void %._crit_edge.i.i, void %_ifconv1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 166 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %add_ln105_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 167 'zext' 'zext_ln113_1' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln113_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 168 'getelementptr' 'output_l1_local_2_addr' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i9 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 169 'load' 'output_l1_local_2_load' <Predicate = (icmp_ln137 & and_ln105_1 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 170 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 171 'bitselect' 'tmp_11' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_2)   --->   "%xor_ln105_2 = xor i1 %tmp_11, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 172 'xor' 'xor_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln105_2 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 173 'icmp' 'icmp_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105_2 = and i1 %icmp_ln105_2, i1 %xor_ln105_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 174 'and' 'and_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_2, void %._crit_edge4.i.i, void %_ifconv2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 175 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %sub49_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 176 'zext' 'zext_ln113_2' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln113_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 177 'getelementptr' 'output_l1_local_1_addr' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i9 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 178 'load' 'output_l1_local_1_load' <Predicate = (icmp_ln137 & and_ln105_2 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge4.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 179 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.85ns)   --->   "%icmp_ln105_3 = icmp_ult  i32 %add_ln80_2, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 180 'icmp' 'icmp_ln105_3' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.12ns)   --->   "%and_ln105_3 = and i1 %icmp_ln105_3, i1 %xor_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 181 'and' 'and_ln105_3' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_3, void %0_end, void %_ifconv3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 182 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 183 'getelementptr' 'output_l1_local_0_addr' <Predicate = (icmp_ln137 & and_ln105_3)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i9 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 184 'load' 'output_l1_local_0_load' <Predicate = (icmp_ln137 & and_ln105_3 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln116 = br void %0_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 185 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%psum_load = load i32 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 186 'load' 'psum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%psum_1_load = load i32 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 187 'load' 'psum_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%psum_3_load = load i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 188 'load' 'psum_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%psum_4_load = load i32 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 189 'load' 'psum_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%psum_6_load = load i32 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 190 'load' 'psum_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%psum_7_load = load i32 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 191 'load' 'psum_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%psum_9_load = load i32 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 192 'load' 'psum_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%psum_10_load = load i32 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 193 'load' 'psum_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 194 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 195 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 196 [1/2] (1.15ns)   --->   "%data_l1_118_load = load i9 %data_l1_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 196 'load' 'data_l1_118_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 197 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln80, i8, i8 %data_l1_118_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 197 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (1.15ns)   --->   "%data_l1_219_load = load i9 %data_l1_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 198 'load' 'data_l1_219_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 199 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp_6, i8, i8 %data_l1_219_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 199 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (1.15ns)   --->   "%data_l1_320_load = load i9 %data_l1_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 200 'load' 'data_l1_320_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 201 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_7, i8, i8 %data_l1_320_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 201 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 202 'load' 'data_reg_3_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 203 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln98_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 204 'sext' 'sext_ln98_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (1.55ns)   --->   "%mul_ln98 = mul i16 %sext_ln98_15, i16 %sext_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 205 'mul' 'mul_ln98' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln98_16 = sext i16 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 206 'sext' 'sext_ln98_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln98_1 = mul i16 %sext_ln98_17, i16 %sext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 207 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%sext_ln98_18 = sext i16 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 208 'sext' 'sext_ln98_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2 = add i32 %psum_10_load, i32 %sext_ln98_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 209 'add' 'output_reg_3_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln98_2 = mul i16 %sext_ln98_19, i16 %sext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 210 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%sext_ln98_20 = sext i16 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 211 'sext' 'sext_ln98_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1 = add i32 %psum_9_load, i32 %sext_ln98_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 212 'add' 'output_reg_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 213 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 214 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln98_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 215 'sext' 'sext_ln98_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.55ns)   --->   "%output_reg_3_0 = mul i16 %sext_ln98_21, i16 %sext_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 216 'mul' 'output_reg_3_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 217 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 218 'load' 'data_reg_2_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 219 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln98_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 220 'sext' 'sext_ln98_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (1.55ns)   --->   "%mul_ln98_4 = mul i16 %sext_ln98_22, i16 %sext_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 221 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln98_23 = sext i16 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 222 'sext' 'sext_ln98_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln98_5 = mul i16 %sext_ln98_24, i16 %sext_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 223 'mul' 'mul_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%sext_ln98_25 = sext i16 %mul_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 224 'sext' 'sext_ln98_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2 = add i32 %psum_7_load, i32 %sext_ln98_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 225 'add' 'output_reg_2_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln98_6 = mul i16 %sext_ln98_26, i16 %sext_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 226 'mul' 'mul_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%sext_ln98_27 = sext i16 %mul_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 227 'sext' 'sext_ln98_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1 = add i32 %psum_6_load, i32 %sext_ln98_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 228 'add' 'output_reg_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 229 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 230 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln98_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 231 'sext' 'sext_ln98_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.55ns)   --->   "%output_reg_2_0 = mul i16 %sext_ln98_28, i16 %sext_ln98_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 232 'mul' 'output_reg_2_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 233 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 234 'load' 'data_reg_1_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 235 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln98_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 236 'sext' 'sext_ln98_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (1.55ns)   --->   "%mul_ln98_8 = mul i16 %sext_ln98_29, i16 %sext_ln98_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 237 'mul' 'mul_ln98_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln98_30 = sext i16 %mul_ln98_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 238 'sext' 'sext_ln98_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln98_9 = mul i16 %sext_ln98_31, i16 %sext_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 239 'mul' 'mul_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%sext_ln98_32 = sext i16 %mul_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 240 'sext' 'sext_ln98_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2 = add i32 %psum_4_load, i32 %sext_ln98_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 241 'add' 'output_reg_1_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln98_10 = mul i16 %sext_ln98_33, i16 %sext_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 242 'mul' 'mul_ln98_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%sext_ln98_34 = sext i16 %mul_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 243 'sext' 'sext_ln98_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1 = add i32 %psum_3_load, i32 %sext_ln98_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 244 'add' 'output_reg_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 245 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 246 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln98_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 247 'sext' 'sext_ln98_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (1.55ns)   --->   "%output_reg_1_0 = mul i16 %sext_ln98_35, i16 %sext_ln98_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 248 'mul' 'output_reg_1_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 249 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 250 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln98_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 251 'sext' 'sext_ln98_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (1.55ns)   --->   "%mul_ln98_12 = mul i16 %sext_ln98_36, i16 %sext_ln98_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 252 'mul' 'mul_ln98_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln98_37 = sext i16 %mul_ln98_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 253 'sext' 'sext_ln98_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 254 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln98_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 255 'sext' 'sext_ln98_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2)   --->   "%mul_ln98_13 = mul i16 %sext_ln98_38, i16 %sext_ln98_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 256 'mul' 'mul_ln98_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2)   --->   "%sext_ln98_39 = sext i16 %mul_ln98_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 257 'sext' 'sext_ln98_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2 = add i32 %psum_1_load, i32 %sext_ln98_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 258 'add' 'output_reg_0_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 259 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln98_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 260 'sext' 'sext_ln98_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1)   --->   "%mul_ln98_14 = mul i16 %sext_ln98_40, i16 %sext_ln98_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 261 'mul' 'mul_ln98_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1)   --->   "%sext_ln98_41 = sext i16 %mul_ln98_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 262 'sext' 'sext_ln98_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1 = add i32 %psum_load, i32 %sext_ln98_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 263 'add' 'output_reg_0_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 264 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln98_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 265 'sext' 'sext_ln98_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.55ns)   --->   "%output_reg_0_0 = mul i16 %sext_ln98_42, i16 %sext_ln132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 266 'mul' 'output_reg_0_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln97_3 = sext i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 267 'sext' 'sext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%psum_11_load = load i32 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 268 'load' 'psum_11_load' <Predicate = (and_ln105)> <Delay = 0.00>
ST_4 : Operation 269 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i9 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 269 'load' 'output_l1_local_3_load' <Predicate = (and_ln105 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 270 [1/1] (0.22ns)   --->   "%tmp = select i1 %icmp_ln262, i32, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 270 'select' 'tmp' <Predicate = (and_ln105)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_4 = add i32 %tmp, i32 %sext_ln98_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 271 'add' 'add_ln114_4' <Predicate = (and_ln105)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 272 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i32 %add_ln114_4, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 272 'add' 'add_ln114' <Predicate = (and_ln105)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 273 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114, i9 %output_l1_local_3_addr, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 273 'store' 'store_ln113' <Predicate = (and_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%output_l1_324_addr = getelementptr i32 %output_l1_324, i64, i64 %zext_ln113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 274 'getelementptr' 'output_l1_324_addr' <Predicate = (and_ln105)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114, i9 %output_l1_324_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 275 'store' 'store_ln115' <Predicate = (and_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%psum_8_load = load i32 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 276 'load' 'psum_8_load' <Predicate = (and_ln105_1)> <Delay = 0.00>
ST_4 : Operation 277 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i9 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 277 'load' 'output_l1_local_2_load' <Predicate = (and_ln105_1 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 278 [1/1] (0.22ns)   --->   "%tmp_10 = select i1 %icmp_ln262, i32, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 278 'select' 'tmp_10' <Predicate = (and_ln105_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_5 = add i32 %tmp_10, i32 %sext_ln98_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 279 'add' 'add_ln114_5' <Predicate = (and_ln105_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_1 = add i32 %add_ln114_5, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 280 'add' 'add_ln114_1' <Predicate = (and_ln105_1)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 281 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_1, i9 %output_l1_local_2_addr, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 281 'store' 'store_ln113' <Predicate = (and_ln105_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%output_l1_223_addr = getelementptr i32 %output_l1_223, i64, i64 %zext_ln113_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 282 'getelementptr' 'output_l1_223_addr' <Predicate = (and_ln105_1)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_1, i9 %output_l1_223_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 283 'store' 'store_ln115' <Predicate = (and_ln105_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%psum_5_load = load i32 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 284 'load' 'psum_5_load' <Predicate = (and_ln105_2)> <Delay = 0.00>
ST_4 : Operation 285 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i9 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 285 'load' 'output_l1_local_1_load' <Predicate = (and_ln105_2 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 286 [1/1] (0.22ns)   --->   "%tmp_12 = select i1 %icmp_ln262, i32, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 286 'select' 'tmp_12' <Predicate = (and_ln105_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_6 = add i32 %tmp_12, i32 %sext_ln98_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 287 'add' 'add_ln114_6' <Predicate = (and_ln105_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 288 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i32 %add_ln114_6, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 288 'add' 'add_ln114_2' <Predicate = (and_ln105_2)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 289 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_2, i9 %output_l1_local_1_addr, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 289 'store' 'store_ln113' <Predicate = (and_ln105_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%output_l1_122_addr = getelementptr i32 %output_l1_122, i64, i64 %zext_ln113_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 290 'getelementptr' 'output_l1_122_addr' <Predicate = (and_ln105_2)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_2, i9 %output_l1_122_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 291 'store' 'store_ln115' <Predicate = (and_ln105_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%psum_2_load = load i32 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 292 'load' 'psum_2_load' <Predicate = (and_ln105_3)> <Delay = 0.00>
ST_4 : Operation 293 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i9 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 293 'load' 'output_l1_local_0_load' <Predicate = (and_ln105_3 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 294 [1/1] (0.22ns)   --->   "%tmp_13 = select i1 %icmp_ln262, i32, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 294 'select' 'tmp_13' <Predicate = (and_ln105_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_7 = add i32 %tmp_13, i32 %sext_ln98_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 295 'add' 'add_ln114_7' <Predicate = (and_ln105_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 296 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_3 = add i32 %add_ln114_7, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 296 'add' 'add_ln114_3' <Predicate = (and_ln105_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 297 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_3, i9 %output_l1_local_0_addr, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 297 'store' 'store_ln113' <Predicate = (and_ln105_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%output_l1_021_addr = getelementptr i32 %output_l1_021, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 298 'getelementptr' 'output_l1_021_addr' <Predicate = (and_ln105_3)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_3, i9 %output_l1_021_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 299 'store' 'store_ln115' <Predicate = (and_ln105_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%speclatency_ln153 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 300 'speclatency' 'speclatency_ln153' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 301 'specregionend' 'rend_i_i' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_3_2, i32 %psum_11, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 302 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_3_1, i32 %psum_10, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 303 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97, i32 %psum_9, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 304 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_2_2, i32 %psum_8, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 305 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_2_1, i32 %psum_7, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 306 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_1, i32 %psum_6, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 307 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_1_2, i32 %psum_5, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 308 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_1_1, i32 %psum_4, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 309 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_2, i32 %psum_3, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 310 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_0_2, i32 %psum_2, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 311 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_0_1, i32 %psum_1, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 312 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_3, i32 %psum, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 313 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 314 'br' 'br_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 315 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_118]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_320]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_122]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_324]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
psum                   (alloca           ) [ 001111]
psum_1                 (alloca           ) [ 001111]
psum_2                 (alloca           ) [ 001111]
psum_3                 (alloca           ) [ 001111]
psum_4                 (alloca           ) [ 001111]
psum_5                 (alloca           ) [ 001111]
psum_6                 (alloca           ) [ 001111]
psum_7                 (alloca           ) [ 001111]
psum_8                 (alloca           ) [ 001111]
psum_9                 (alloca           ) [ 001111]
psum_10                (alloca           ) [ 001111]
psum_11                (alloca           ) [ 001111]
p_read_1               (read             ) [ 000000]
p_read_2               (read             ) [ 000000]
p_read_3               (read             ) [ 000000]
p_read_4               (read             ) [ 000000]
p_read_5               (read             ) [ 000000]
p_read_6               (read             ) [ 000000]
p_read_7               (read             ) [ 000000]
p_read_8               (read             ) [ 000000]
p_read_9               (read             ) [ 000000]
p_read_10              (read             ) [ 000000]
p_read_11              (read             ) [ 000000]
p_read_12              (read             ) [ 000000]
p_read_13              (read             ) [ 000000]
p_read_14              (read             ) [ 000000]
p_read_15              (read             ) [ 000000]
p_read_16              (read             ) [ 000000]
data_reg_0_0           (alloca           ) [ 001111]
data_reg_0_1           (alloca           ) [ 001111]
data_reg_0_2           (alloca           ) [ 001111]
data_reg_0_3           (alloca           ) [ 001111]
data_reg_1_0           (alloca           ) [ 001111]
data_reg_1_1           (alloca           ) [ 001111]
data_reg_1_2           (alloca           ) [ 001111]
data_reg_1_3           (alloca           ) [ 001111]
data_reg_2_0           (alloca           ) [ 001111]
data_reg_2_1           (alloca           ) [ 001111]
data_reg_2_2           (alloca           ) [ 001111]
data_reg_2_3           (alloca           ) [ 001111]
data_reg_3_0           (alloca           ) [ 001111]
data_reg_3_1           (alloca           ) [ 001111]
data_reg_3_2           (alloca           ) [ 001111]
data_reg_3_3           (alloca           ) [ 001111]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
p_lc                   (read             ) [ 000000]
p_lc3                  (read             ) [ 000000]
so_read                (read             ) [ 000000]
ro_read                (read             ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
write_ln262            (write            ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
write_ln262            (write            ) [ 000000]
mul_ln206              (mul              ) [ 001111]
add_ln206              (add              ) [ 001111]
tmp_4                  (read             ) [ 000000]
tmp_5                  (read             ) [ 000000]
or_ln262               (or               ) [ 000000]
icmp_ln262             (icmp             ) [ 001111]
sext_ln98              (sext             ) [ 001111]
sext_ln98_1            (sext             ) [ 001111]
sext_ln98_2            (sext             ) [ 001111]
sext_ln98_3            (sext             ) [ 001111]
sext_ln98_4            (sext             ) [ 001111]
sext_ln98_5            (sext             ) [ 001111]
sext_ln98_6            (sext             ) [ 001111]
sext_ln98_7            (sext             ) [ 001111]
sext_ln98_8            (sext             ) [ 001111]
sext_ln98_9            (sext             ) [ 001111]
sext_ln98_10           (sext             ) [ 001111]
sext_ln98_11           (sext             ) [ 001111]
sext_ln98_12           (sext             ) [ 001111]
sext_ln98_13           (sext             ) [ 001111]
sext_ln98_14           (sext             ) [ 001111]
sext_ln132             (sext             ) [ 001111]
cast                   (zext             ) [ 000000]
cast1                  (zext             ) [ 000000]
bound                  (mul              ) [ 001111]
br_ln132               (br               ) [ 011111]
indvar_flatten         (phi              ) [ 001000]
icmp_ln132             (icmp             ) [ 001111]
add_ln132              (add              ) [ 011111]
br_ln132               (br               ) [ 000000]
specloopname_ln0       (specloopname     ) [ 000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000]
specloopname_ln134     (specloopname     ) [ 000000]
br_ln137               (br               ) [ 001111]
ret_ln262              (ret              ) [ 000000]
i                      (phi              ) [ 000100]
i_cast422_i_i          (zext             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln137             (icmp             ) [ 001111]
i_1                    (add              ) [ 001111]
br_ln137               (br               ) [ 000000]
empty_38               (trunc            ) [ 000000]
rbegin_i_i             (specregionbegin  ) [ 000110]
zext_ln82              (zext             ) [ 000000]
data_l1_017_addr       (getelementptr    ) [ 000110]
add_ln80               (add              ) [ 000000]
icmp_ln80              (icmp             ) [ 000110]
zext_ln82_1            (zext             ) [ 000000]
data_l1_118_addr       (getelementptr    ) [ 000110]
add_ln80_1             (add              ) [ 000000]
tmp_6                  (bitselect        ) [ 000110]
zext_ln82_2            (zext             ) [ 000000]
data_l1_219_addr       (getelementptr    ) [ 000110]
add_ln80_2             (add              ) [ 000000]
tmp_7                  (bitselect        ) [ 000110]
xor_ln80               (xor              ) [ 000000]
zext_ln82_3            (zext             ) [ 000110]
data_l1_320_addr       (getelementptr    ) [ 000110]
data_reg_3_2_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_17           (sext             ) [ 000110]
data_reg_3_1_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_19           (sext             ) [ 000110]
data_reg_2_2_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_24           (sext             ) [ 000110]
data_reg_2_1_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_26           (sext             ) [ 000110]
data_reg_1_2_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_31           (sext             ) [ 000110]
data_reg_1_1_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_33           (sext             ) [ 000110]
sub49_i_i_i            (add              ) [ 000000]
add_ln105              (add              ) [ 000000]
tmp_8                  (bitselect        ) [ 000000]
xor_ln105              (xor              ) [ 000000]
icmp_ln105             (icmp             ) [ 000000]
and_ln105              (and              ) [ 001111]
br_ln105               (br               ) [ 000000]
zext_ln113             (zext             ) [ 000110]
output_l1_local_3_addr (getelementptr    ) [ 000110]
br_ln116               (br               ) [ 000000]
add_ln105_1            (add              ) [ 000000]
tmp_9                  (bitselect        ) [ 000000]
xor_ln105_1            (xor              ) [ 000000]
icmp_ln105_1           (icmp             ) [ 000000]
and_ln105_1            (and              ) [ 001111]
br_ln105               (br               ) [ 000000]
zext_ln113_1           (zext             ) [ 000110]
output_l1_local_2_addr (getelementptr    ) [ 000110]
br_ln116               (br               ) [ 000000]
tmp_11                 (bitselect        ) [ 000000]
xor_ln105_2            (xor              ) [ 000000]
icmp_ln105_2           (icmp             ) [ 000000]
and_ln105_2            (and              ) [ 001111]
br_ln105               (br               ) [ 000000]
zext_ln113_2           (zext             ) [ 000110]
output_l1_local_1_addr (getelementptr    ) [ 000110]
br_ln116               (br               ) [ 000000]
icmp_ln105_3           (icmp             ) [ 000000]
and_ln105_3            (and              ) [ 001111]
br_ln105               (br               ) [ 000000]
output_l1_local_0_addr (getelementptr    ) [ 000110]
br_ln116               (br               ) [ 000000]
psum_load              (load             ) [ 000000]
psum_1_load            (load             ) [ 000000]
psum_3_load            (load             ) [ 000000]
psum_4_load            (load             ) [ 000000]
psum_6_load            (load             ) [ 000000]
psum_7_load            (load             ) [ 000000]
psum_9_load            (load             ) [ 000000]
psum_10_load           (load             ) [ 000000]
specloopname_ln137     (specloopname     ) [ 000000]
data_reg_0_0_1         (load             ) [ 000000]
data_l1_118_load       (load             ) [ 000000]
data_reg_0_1_1         (select           ) [ 000000]
data_l1_219_load       (load             ) [ 000000]
data_reg_0_2_1         (select           ) [ 000000]
data_l1_320_load       (load             ) [ 000000]
data_reg_0_3_1         (select           ) [ 000000]
data_reg_3_3_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_15           (sext             ) [ 000000]
mul_ln98               (mul              ) [ 000000]
sext_ln98_16           (sext             ) [ 000000]
mul_ln98_1             (mul              ) [ 000000]
sext_ln98_18           (sext             ) [ 000000]
output_reg_3_2         (add              ) [ 000000]
mul_ln98_2             (mul              ) [ 000000]
sext_ln98_20           (sext             ) [ 000000]
output_reg_3_1         (add              ) [ 000000]
data_reg_3_0_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_21           (sext             ) [ 000000]
output_reg_3_0         (mul              ) [ 000000]
sext_ln97              (sext             ) [ 000000]
data_reg_2_3_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_22           (sext             ) [ 000000]
mul_ln98_4             (mul              ) [ 000000]
sext_ln98_23           (sext             ) [ 000000]
mul_ln98_5             (mul              ) [ 000000]
sext_ln98_25           (sext             ) [ 000000]
output_reg_2_2         (add              ) [ 000000]
mul_ln98_6             (mul              ) [ 000000]
sext_ln98_27           (sext             ) [ 000000]
output_reg_2_1         (add              ) [ 000000]
data_reg_2_0_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_28           (sext             ) [ 000000]
output_reg_2_0         (mul              ) [ 000000]
sext_ln97_1            (sext             ) [ 000000]
data_reg_1_3_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_29           (sext             ) [ 000000]
mul_ln98_8             (mul              ) [ 000000]
sext_ln98_30           (sext             ) [ 000000]
mul_ln98_9             (mul              ) [ 000000]
sext_ln98_32           (sext             ) [ 000000]
output_reg_1_2         (add              ) [ 000000]
mul_ln98_10            (mul              ) [ 000000]
sext_ln98_34           (sext             ) [ 000000]
output_reg_1_1         (add              ) [ 000000]
data_reg_1_0_1         (load             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_35           (sext             ) [ 000000]
output_reg_1_0         (mul              ) [ 000000]
sext_ln97_2            (sext             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_36           (sext             ) [ 000000]
mul_ln98_12            (mul              ) [ 000000]
sext_ln98_37           (sext             ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_38           (sext             ) [ 000000]
mul_ln98_13            (mul              ) [ 000000]
sext_ln98_39           (sext             ) [ 000000]
output_reg_0_2         (add              ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_40           (sext             ) [ 000000]
mul_ln98_14            (mul              ) [ 000000]
sext_ln98_41           (sext             ) [ 000000]
output_reg_0_1         (add              ) [ 000000]
store_ln92             (store            ) [ 000000]
sext_ln98_42           (sext             ) [ 000000]
output_reg_0_0         (mul              ) [ 000000]
sext_ln97_3            (sext             ) [ 000000]
psum_11_load           (load             ) [ 000000]
output_l1_local_3_load (load             ) [ 000000]
tmp                    (select           ) [ 000000]
add_ln114_4            (add              ) [ 000000]
add_ln114              (add              ) [ 000000]
store_ln113            (store            ) [ 000000]
output_l1_324_addr     (getelementptr    ) [ 000000]
store_ln115            (store            ) [ 000000]
psum_8_load            (load             ) [ 000000]
output_l1_local_2_load (load             ) [ 000000]
tmp_10                 (select           ) [ 000000]
add_ln114_5            (add              ) [ 000000]
add_ln114_1            (add              ) [ 000000]
store_ln113            (store            ) [ 000000]
output_l1_223_addr     (getelementptr    ) [ 000000]
store_ln115            (store            ) [ 000000]
psum_5_load            (load             ) [ 000000]
output_l1_local_1_load (load             ) [ 000000]
tmp_12                 (select           ) [ 000000]
add_ln114_6            (add              ) [ 000000]
add_ln114_2            (add              ) [ 000000]
store_ln113            (store            ) [ 000000]
output_l1_122_addr     (getelementptr    ) [ 000000]
store_ln115            (store            ) [ 000000]
psum_2_load            (load             ) [ 000000]
output_l1_local_0_load (load             ) [ 000000]
tmp_13                 (select           ) [ 000000]
add_ln114_7            (add              ) [ 000000]
add_ln114_3            (add              ) [ 000000]
store_ln113            (store            ) [ 000000]
output_l1_021_addr     (getelementptr    ) [ 000000]
store_ln115            (store            ) [ 000000]
speclatency_ln153      (speclatency      ) [ 000000]
rend_i_i               (specregionend    ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln97             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln97             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln97             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln98             (store            ) [ 000000]
store_ln97             (store            ) [ 000000]
br_ln0                 (br               ) [ 001111]
br_ln0                 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1_017">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_017"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1_118">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_118"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1_219">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_219"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1_320">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_320"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_021">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_021"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_122">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_122"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_223">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_223"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_324">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_324"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="empty_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="empty_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="empty_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="empty">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="so">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ro">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_out1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_R_INNER_LOOP_S_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="psum_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="psum_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="psum_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="psum_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="psum_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="psum_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="psum_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_6/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="psum_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="psum_8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="psum_9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="psum_10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_10/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="psum_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_reg_0_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_reg_0_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_reg_0_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_reg_0_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_reg_1_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="data_reg_1_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_reg_1_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="data_reg_1_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="data_reg_2_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_reg_2_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="data_reg_2_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="data_reg_2_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_reg_3_0_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="data_reg_3_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="data_reg_3_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_reg_3_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_read_1_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_read_2_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_read_3_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_read_4_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_read_5_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_read_6_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_read_7_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_read_8_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_read_9_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_read_10_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_read_11_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_read_12_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_read_13_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_read_14_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_read_15_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_read_16_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_lc_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lc/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_lc3_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lc3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="so_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ro_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="write_ln262_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="write_ln262_write_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_4_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_5_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="data_l1_017_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="31" slack="0"/>
<pin id="414" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_017_addr/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_0_0_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="data_l1_118_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_118_addr/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_118_load/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="data_l1_219_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_219_addr/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_219_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="data_l1_320_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_320_addr/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_320_load/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="output_l1_local_3_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="0" slack="0"/>
<pin id="474" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="475" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="477" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_3_load/3 store_ln113/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="output_l1_local_2_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="0"/>
<pin id="491" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="492" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="494" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_2_load/3 store_ln113/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="output_l1_local_1_addr_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="0" slack="0"/>
<pin id="508" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="509" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="511" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_1_load/3 store_ln113/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="output_l1_local_0_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="528" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_0_load/3 store_ln113/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="output_l1_324_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="1"/>
<pin id="534" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_324_addr/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln115_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="output_l1_223_addr_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="1"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_223_addr/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln115_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="output_l1_122_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="1"/>
<pin id="560" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_122_addr/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln115_access_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="output_l1_021_addr_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="1"/>
<pin id="573" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_021_addr/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln115_access_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/4 "/>
</bind>
</comp>

<comp id="582" class="1005" name="indvar_flatten_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="indvar_flatten_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="64" slack="0"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="1"/>
<pin id="595" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="i_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="31" slack="0"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mul_ln206_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln206/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln206_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_ln262_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln262/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln262_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln262/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln98_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln98_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln98_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_2/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln98_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_3/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln98_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_4/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln98_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_5/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln98_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_6/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sext_ln98_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_7/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln98_8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_8/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln98_9_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_9/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln98_10_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_10/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sext_ln98_11_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_11/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln98_12_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_12/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln98_13_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_13/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln98_14_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_14/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln132_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln132/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="cast1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bound_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln132_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="1"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln132_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="i_cast422_i_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast422_i_i/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln137_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="2"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="i_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="31" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="empty_38_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="0"/>
<pin id="734" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln82_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="31" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln80_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="9" slack="0"/>
<pin id="744" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln80_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="31" slack="0"/>
<pin id="749" dir="0" index="1" bw="31" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln82_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln80_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="31" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln82_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_2/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln80_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="0" index="1" bw="31" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="6" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="xor_ln80_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln82_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_3/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="data_reg_3_2_1_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="2"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_2_1/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln92_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="2"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln98_17_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_17/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="data_reg_3_1_1_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="2"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_1_1/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln92_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="2"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln98_19_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_19/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="data_reg_2_2_1_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="2"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_2_1/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln92_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="2"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln98_24_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_24/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="data_reg_2_1_1_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="2"/>
<pin id="841" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_1_1/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="store_ln92_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="2"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln98_26_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_26/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="data_reg_1_2_1_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="2"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_2_1/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln92_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="2"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln98_31_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_31/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="data_reg_1_1_1_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="2"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_1_1/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="store_ln92_store_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="2"/>
<pin id="869" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln98_33_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_33/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sub49_i_i_i_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="31" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub49_i_i_i/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln105_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="0"/>
<pin id="883" dir="0" index="1" bw="31" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_8_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="0" index="2" bw="6" slack="0"/>
<pin id="891" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="895" class="1004" name="xor_ln105_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln105_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="2"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="and_ln105_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/3 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln113_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln105_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="31" slack="0"/>
<pin id="919" dir="0" index="1" bw="4" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_1/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_9_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="xor_ln105_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_1/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln105_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="2"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="and_ln105_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_1/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln113_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_11_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="6" slack="0"/>
<pin id="957" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="xor_ln105_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_2/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln105_2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="2"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_2/3 "/>
</bind>
</comp>

<comp id="972" class="1004" name="and_ln105_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_2/3 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln113_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="icmp_ln105_3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="2"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_3/3 "/>
</bind>
</comp>

<comp id="988" class="1004" name="and_ln105_3_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_3/3 "/>
</bind>
</comp>

<comp id="994" class="1004" name="psum_load_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="3"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_load/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="psum_1_load_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="3"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_1_load/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="psum_3_load_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="3"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_3_load/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="psum_4_load_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="3"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_4_load/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="psum_6_load_load_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="3"/>
<pin id="1008" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_6_load/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="psum_7_load_load_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="3"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_7_load/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="psum_9_load_load_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="3"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_9_load/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="psum_10_load_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="3"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_10_load/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="data_reg_0_1_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="0" index="1" bw="8" slack="0"/>
<pin id="1021" dir="0" index="2" bw="8" slack="0"/>
<pin id="1022" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_1_1/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="data_reg_0_2_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="0" index="1" bw="8" slack="0"/>
<pin id="1028" dir="0" index="2" bw="8" slack="0"/>
<pin id="1029" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_2_1/4 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="data_reg_0_3_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="0" index="1" bw="8" slack="0"/>
<pin id="1035" dir="0" index="2" bw="8" slack="0"/>
<pin id="1036" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_3_1/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="data_reg_3_3_1_load_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="3"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_3_1/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln92_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="3"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sext_ln98_15_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_15/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="mul_ln98_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="8" slack="3"/>
<pin id="1054" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln98_16_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_16/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="data_reg_3_0_1_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="3"/>
<pin id="1062" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_0_1/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="store_ln92_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="3"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln98_21_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_21/4 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="output_reg_3_0_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="3"/>
<pin id="1075" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_3_0/4 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln97_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/4 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="data_reg_2_3_1_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="3"/>
<pin id="1083" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_3_1/4 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="store_ln92_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="3"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sext_ln98_22_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_22/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="mul_ln98_4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="0" index="1" bw="8" slack="3"/>
<pin id="1096" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98_4/4 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln98_23_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_23/4 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="data_reg_2_0_1_load_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="3"/>
<pin id="1104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_0_1/4 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="store_ln92_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="0" index="1" bw="8" slack="3"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sext_ln98_28_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_28/4 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="output_reg_2_0_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="0" index="1" bw="8" slack="3"/>
<pin id="1117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_2_0/4 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sext_ln97_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="0"/>
<pin id="1121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_1/4 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="data_reg_1_3_1_load_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="3"/>
<pin id="1125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_3_1/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="store_ln92_store_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="3"/>
<pin id="1129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln98_29_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_29/4 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="mul_ln98_8_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="0" index="1" bw="8" slack="3"/>
<pin id="1138" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98_8/4 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln98_30_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="0"/>
<pin id="1142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_30/4 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="data_reg_1_0_1_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="3"/>
<pin id="1146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_0_1/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="store_ln92_store_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="3"/>
<pin id="1150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln98_35_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_35/4 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="output_reg_1_0_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="3"/>
<pin id="1159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_1_0/4 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln97_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_2/4 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="store_ln92_store_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="0"/>
<pin id="1167" dir="0" index="1" bw="8" slack="3"/>
<pin id="1168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sext_ln98_36_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_36/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="mul_ln98_12_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="3"/>
<pin id="1177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98_12/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln98_37_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_37/4 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="store_ln92_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="3"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln98_38_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_38/4 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="store_ln92_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="0"/>
<pin id="1194" dir="0" index="1" bw="8" slack="3"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sext_ln98_40_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="0"/>
<pin id="1199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_40/4 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="store_ln92_store_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="0" index="1" bw="8" slack="3"/>
<pin id="1204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln98_42_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_42/4 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="output_reg_0_0_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="0"/>
<pin id="1212" dir="0" index="1" bw="8" slack="3"/>
<pin id="1213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_0_0/4 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sext_ln97_3_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="0"/>
<pin id="1217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_3/4 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="psum_11_load_load_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="3"/>
<pin id="1221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_11_load/4 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="3"/>
<pin id="1224" dir="0" index="1" bw="32" slack="0"/>
<pin id="1225" dir="0" index="2" bw="32" slack="0"/>
<pin id="1226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="add_ln114_4_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="16" slack="0"/>
<pin id="1232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/4 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="add_ln114_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="psum_8_load_load_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="3"/>
<pin id="1245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_8_load/4 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp_10_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="3"/>
<pin id="1248" dir="0" index="1" bw="32" slack="0"/>
<pin id="1249" dir="0" index="2" bw="32" slack="0"/>
<pin id="1250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln114_5_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="0"/>
<pin id="1255" dir="0" index="1" bw="16" slack="0"/>
<pin id="1256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_5/4 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="add_ln114_1_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="0"/>
<pin id="1261" dir="0" index="1" bw="32" slack="0"/>
<pin id="1262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/4 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="psum_5_load_load_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="3"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_5_load/4 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="tmp_12_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="3"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="0" index="2" bw="32" slack="0"/>
<pin id="1274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln114_6_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="0"/>
<pin id="1279" dir="0" index="1" bw="16" slack="0"/>
<pin id="1280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_6/4 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="add_ln114_2_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="0"/>
<pin id="1285" dir="0" index="1" bw="32" slack="0"/>
<pin id="1286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/4 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="psum_2_load_load_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="3"/>
<pin id="1293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_2_load/4 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_13_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="3"/>
<pin id="1296" dir="0" index="1" bw="32" slack="0"/>
<pin id="1297" dir="0" index="2" bw="32" slack="0"/>
<pin id="1298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="add_ln114_7_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="0"/>
<pin id="1303" dir="0" index="1" bw="16" slack="0"/>
<pin id="1304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_7/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="add_ln114_3_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="0"/>
<pin id="1309" dir="0" index="1" bw="32" slack="0"/>
<pin id="1310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/4 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="store_ln98_store_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="0"/>
<pin id="1317" dir="0" index="1" bw="32" slack="3"/>
<pin id="1318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="store_ln98_store_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="0" index="1" bw="32" slack="3"/>
<pin id="1322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="store_ln97_store_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="0"/>
<pin id="1325" dir="0" index="1" bw="32" slack="3"/>
<pin id="1326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="store_ln98_store_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="0"/>
<pin id="1330" dir="0" index="1" bw="32" slack="3"/>
<pin id="1331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="store_ln98_store_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="3"/>
<pin id="1335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="store_ln97_store_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="3"/>
<pin id="1339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="store_ln98_store_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="32" slack="3"/>
<pin id="1344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="store_ln98_store_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="0" index="1" bw="32" slack="3"/>
<pin id="1348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="store_ln97_store_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="0"/>
<pin id="1351" dir="0" index="1" bw="32" slack="3"/>
<pin id="1352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="store_ln98_store_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="0"/>
<pin id="1356" dir="0" index="1" bw="32" slack="3"/>
<pin id="1357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="store_ln98_store_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="0" index="1" bw="32" slack="3"/>
<pin id="1361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="store_ln97_store_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="0" index="1" bw="32" slack="3"/>
<pin id="1365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="1367" class="1007" name="grp_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="2"/>
<pin id="1370" dir="0" index="2" bw="32" slack="0"/>
<pin id="1371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_1/3 sext_ln98_18/4 output_reg_3_2/4 "/>
</bind>
</comp>

<comp id="1375" class="1007" name="grp_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="0"/>
<pin id="1377" dir="0" index="1" bw="8" slack="2"/>
<pin id="1378" dir="0" index="2" bw="32" slack="0"/>
<pin id="1379" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_2/3 sext_ln98_20/4 output_reg_3_1/4 "/>
</bind>
</comp>

<comp id="1383" class="1007" name="grp_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="0"/>
<pin id="1385" dir="0" index="1" bw="8" slack="2"/>
<pin id="1386" dir="0" index="2" bw="32" slack="0"/>
<pin id="1387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_5/3 sext_ln98_25/4 output_reg_2_2/4 "/>
</bind>
</comp>

<comp id="1391" class="1007" name="grp_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="0"/>
<pin id="1393" dir="0" index="1" bw="8" slack="2"/>
<pin id="1394" dir="0" index="2" bw="32" slack="0"/>
<pin id="1395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_6/3 sext_ln98_27/4 output_reg_2_1/4 "/>
</bind>
</comp>

<comp id="1399" class="1007" name="grp_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="0"/>
<pin id="1401" dir="0" index="1" bw="8" slack="2"/>
<pin id="1402" dir="0" index="2" bw="32" slack="0"/>
<pin id="1403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_9/3 sext_ln98_32/4 output_reg_1_2/4 "/>
</bind>
</comp>

<comp id="1407" class="1007" name="grp_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="0"/>
<pin id="1409" dir="0" index="1" bw="8" slack="2"/>
<pin id="1410" dir="0" index="2" bw="32" slack="0"/>
<pin id="1411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_10/3 sext_ln98_34/4 output_reg_1_1/4 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="grp_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="8" slack="0"/>
<pin id="1417" dir="0" index="1" bw="8" slack="3"/>
<pin id="1418" dir="0" index="2" bw="32" slack="0"/>
<pin id="1419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_13/4 sext_ln98_39/4 output_reg_0_2/4 "/>
</bind>
</comp>

<comp id="1423" class="1007" name="grp_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="0"/>
<pin id="1425" dir="0" index="1" bw="8" slack="3"/>
<pin id="1426" dir="0" index="2" bw="32" slack="0"/>
<pin id="1427" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98_14/4 sext_ln98_41/4 output_reg_0_1/4 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="psum_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="3"/>
<pin id="1433" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum "/>
</bind>
</comp>

<comp id="1437" class="1005" name="psum_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="3"/>
<pin id="1439" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_1 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="psum_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="3"/>
<pin id="1445" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="psum_3_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="3"/>
<pin id="1451" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_3 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="psum_4_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="3"/>
<pin id="1457" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_4 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="psum_5_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="3"/>
<pin id="1463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_5 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="psum_6_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="3"/>
<pin id="1469" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_6 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="psum_7_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="3"/>
<pin id="1475" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_7 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="psum_8_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="3"/>
<pin id="1481" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_8 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="psum_9_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="3"/>
<pin id="1487" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_9 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="psum_10_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="3"/>
<pin id="1493" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_10 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="psum_11_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="3"/>
<pin id="1499" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_11 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="data_reg_0_0_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="3"/>
<pin id="1505" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_0_0 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="data_reg_0_1_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="2"/>
<pin id="1511" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_1 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="data_reg_0_2_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="2"/>
<pin id="1517" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_2 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="data_reg_0_3_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="3"/>
<pin id="1523" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_0_3 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="data_reg_1_0_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="3"/>
<pin id="1529" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_1_0 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="data_reg_1_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="2"/>
<pin id="1535" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_1 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="data_reg_1_2_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="2"/>
<pin id="1541" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_2 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="data_reg_1_3_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="3"/>
<pin id="1547" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_1_3 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="data_reg_2_0_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="3"/>
<pin id="1553" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_2_0 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="data_reg_2_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="8" slack="2"/>
<pin id="1559" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="data_reg_2_2_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="8" slack="2"/>
<pin id="1565" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_2 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="data_reg_2_3_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="3"/>
<pin id="1571" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_2_3 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="data_reg_3_0_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="8" slack="3"/>
<pin id="1577" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_3_0 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="data_reg_3_1_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="2"/>
<pin id="1582" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_1 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="data_reg_3_2_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="2"/>
<pin id="1587" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_2 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="data_reg_3_3_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="3"/>
<pin id="1592" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_3_3 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="mul_ln206_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="2"/>
<pin id="1597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln206 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="add_ln206_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="2"/>
<pin id="1605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln206 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="icmp_ln262_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="1" slack="2"/>
<pin id="1610" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln262 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="sext_ln98_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="16" slack="3"/>
<pin id="1618" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="sext_ln98_1_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="16" slack="2"/>
<pin id="1623" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_1 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="sext_ln98_2_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="16" slack="2"/>
<pin id="1628" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_2 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="sext_ln98_3_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="3"/>
<pin id="1633" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_3 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="sext_ln98_4_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="16" slack="3"/>
<pin id="1638" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_4 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="sext_ln98_5_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="16" slack="2"/>
<pin id="1643" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_5 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="sext_ln98_6_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="16" slack="2"/>
<pin id="1648" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_6 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="sext_ln98_7_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="16" slack="3"/>
<pin id="1653" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_7 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="sext_ln98_8_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="16" slack="3"/>
<pin id="1658" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_8 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="sext_ln98_9_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="16" slack="2"/>
<pin id="1663" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_9 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="sext_ln98_10_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="16" slack="2"/>
<pin id="1668" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln98_10 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="sext_ln98_11_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="16" slack="3"/>
<pin id="1673" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_11 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="sext_ln98_12_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="16" slack="3"/>
<pin id="1678" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_12 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="sext_ln98_13_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="16" slack="3"/>
<pin id="1683" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_13 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="sext_ln98_14_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="16" slack="3"/>
<pin id="1688" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln98_14 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="sext_ln132_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="16" slack="3"/>
<pin id="1693" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln132 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="bound_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="64" slack="1"/>
<pin id="1698" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1701" class="1005" name="icmp_ln132_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="1" slack="1"/>
<pin id="1703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="add_ln132_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="64" slack="0"/>
<pin id="1707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln132 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="icmp_ln137_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="i_1_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="31" slack="0"/>
<pin id="1716" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="data_l1_017_addr_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="9" slack="1"/>
<pin id="1721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_017_addr "/>
</bind>
</comp>

<comp id="1724" class="1005" name="icmp_ln80_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="1"/>
<pin id="1726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="data_l1_118_addr_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="9" slack="1"/>
<pin id="1731" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_118_addr "/>
</bind>
</comp>

<comp id="1734" class="1005" name="tmp_6_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="1" slack="1"/>
<pin id="1736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="data_l1_219_addr_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="9" slack="1"/>
<pin id="1741" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_219_addr "/>
</bind>
</comp>

<comp id="1744" class="1005" name="tmp_7_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="1"/>
<pin id="1746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="zext_ln82_3_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="64" slack="1"/>
<pin id="1751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82_3 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="data_l1_320_addr_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="9" slack="1"/>
<pin id="1756" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_320_addr "/>
</bind>
</comp>

<comp id="1759" class="1005" name="sext_ln98_17_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="16" slack="1"/>
<pin id="1761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_17 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="sext_ln98_19_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="16" slack="1"/>
<pin id="1766" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_19 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="sext_ln98_24_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="16" slack="1"/>
<pin id="1771" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_24 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="sext_ln98_26_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="16" slack="1"/>
<pin id="1776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_26 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="sext_ln98_31_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="16" slack="1"/>
<pin id="1781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_31 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="sext_ln98_33_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="1"/>
<pin id="1786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln98_33 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="and_ln105_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="1" slack="1"/>
<pin id="1791" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln105 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="zext_ln113_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="64" slack="1"/>
<pin id="1795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="output_l1_local_3_addr_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="9" slack="1"/>
<pin id="1800" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_3_addr "/>
</bind>
</comp>

<comp id="1804" class="1005" name="and_ln105_1_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="1" slack="1"/>
<pin id="1806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln105_1 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="zext_ln113_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="64" slack="1"/>
<pin id="1810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="output_l1_local_2_addr_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="9" slack="1"/>
<pin id="1815" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_2_addr "/>
</bind>
</comp>

<comp id="1819" class="1005" name="and_ln105_2_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="1"/>
<pin id="1821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln105_2 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="zext_ln113_2_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="64" slack="1"/>
<pin id="1825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113_2 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="output_l1_local_1_addr_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="9" slack="1"/>
<pin id="1830" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_1_addr "/>
</bind>
</comp>

<comp id="1834" class="1005" name="and_ln105_3_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="1" slack="1"/>
<pin id="1836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln105_3 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="output_l1_local_0_addr_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="9" slack="1"/>
<pin id="1840" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="72" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="72" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="74" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="8" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="92" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="92" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="92" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="358" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="94" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="364" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="92" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="98" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="98" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="98" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="98" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="478"><net_src comp="462" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="98" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="495"><net_src comp="479" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="512"><net_src comp="496" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="98" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="44" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="98" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="569" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="98" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="110" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="608"><net_src comp="364" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="358" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="96" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="370" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="376" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="82" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="262" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="268" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="274" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="280" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="286" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="292" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="298" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="304" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="310" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="316" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="322" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="328" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="334" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="340" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="346" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="352" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="398" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="404" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="692" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="586" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="586" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="597" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="597" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="116" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="597" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="597" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="745"><net_src comp="122" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="732" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="597" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="110" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="741" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="762"><net_src comp="124" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="717" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="126" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="128" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="758" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="781"><net_src comp="130" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="717" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="126" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="128" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="132" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="777" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="803" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="815" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="827" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="839" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="851" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="863" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="134" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="717" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="136" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="717" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="892"><net_src comp="126" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="128" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="132" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="881" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="895" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="881" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="921"><net_src comp="717" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="138" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="126" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="128" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="923" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="132" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="917" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="946"><net_src comp="937" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="931" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="917" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="958"><net_src comp="126" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="875" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="128" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="132" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="875" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="961" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="981"><net_src comp="875" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="987"><net_src comp="777" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="791" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="1023"><net_src comp="142" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1024"><net_src comp="430" pin="3"/><net_sink comp="1018" pin=2"/></net>

<net id="1030"><net_src comp="142" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1031"><net_src comp="443" pin="3"/><net_sink comp="1025" pin=2"/></net>

<net id="1037"><net_src comp="142" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1038"><net_src comp="456" pin="3"/><net_sink comp="1032" pin=2"/></net>

<net id="1046"><net_src comp="1039" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1039" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1060" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1081" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1109"><net_src comp="1102" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1102" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1130"><net_src comp="1123" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1123" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1139"><net_src comp="1131" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="1135" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1144" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1032" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1173"><net_src comp="1032" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1025" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="1025" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1018" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1200"><net_src comp="1018" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="417" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="417" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="1206" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1227"><net_src comp="82" pin="0"/><net_sink comp="1222" pin=1"/></net>

<net id="1228"><net_src comp="469" pin="7"/><net_sink comp="1222" pin=2"/></net>

<net id="1233"><net_src comp="1222" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1056" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1219" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1241"><net_src comp="1235" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="1242"><net_src comp="1235" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="1251"><net_src comp="82" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1252"><net_src comp="486" pin="7"/><net_sink comp="1246" pin=2"/></net>

<net id="1257"><net_src comp="1246" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1098" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1243" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1265"><net_src comp="1259" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="1266"><net_src comp="1259" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="1275"><net_src comp="82" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1276"><net_src comp="503" pin="7"/><net_sink comp="1270" pin=2"/></net>

<net id="1281"><net_src comp="1270" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1140" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="1277" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1267" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1289"><net_src comp="1283" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="1290"><net_src comp="1283" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="1299"><net_src comp="82" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1300"><net_src comp="520" pin="7"/><net_sink comp="1294" pin=2"/></net>

<net id="1305"><net_src comp="1294" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1179" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="1301" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1291" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1307" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="1314"><net_src comp="1307" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="1327"><net_src comp="1077" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1340"><net_src comp="1119" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1353"><net_src comp="1161" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1366"><net_src comp="1215" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1372"><net_src comp="811" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="1015" pin="1"/><net_sink comp="1367" pin=2"/></net>

<net id="1374"><net_src comp="1367" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1380"><net_src comp="823" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1012" pin="1"/><net_sink comp="1375" pin=2"/></net>

<net id="1382"><net_src comp="1375" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1388"><net_src comp="835" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="1009" pin="1"/><net_sink comp="1383" pin=2"/></net>

<net id="1390"><net_src comp="1383" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1396"><net_src comp="847" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="1006" pin="1"/><net_sink comp="1391" pin=2"/></net>

<net id="1398"><net_src comp="1391" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1404"><net_src comp="859" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1405"><net_src comp="1003" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="1406"><net_src comp="1399" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1412"><net_src comp="871" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="1000" pin="1"/><net_sink comp="1407" pin=2"/></net>

<net id="1414"><net_src comp="1407" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1420"><net_src comp="1188" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1421"><net_src comp="997" pin="1"/><net_sink comp="1415" pin=2"/></net>

<net id="1422"><net_src comp="1415" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1428"><net_src comp="1197" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="994" pin="1"/><net_sink comp="1423" pin=2"/></net>

<net id="1430"><net_src comp="1423" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1434"><net_src comp="150" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1440"><net_src comp="154" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1446"><net_src comp="158" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1452"><net_src comp="162" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1458"><net_src comp="166" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1464"><net_src comp="170" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1470"><net_src comp="174" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1476"><net_src comp="178" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1482"><net_src comp="182" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1488"><net_src comp="186" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1494"><net_src comp="190" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1500"><net_src comp="194" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1506"><net_src comp="198" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1512"><net_src comp="202" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1518"><net_src comp="206" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1524"><net_src comp="210" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1530"><net_src comp="214" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1536"><net_src comp="218" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1542"><net_src comp="222" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1548"><net_src comp="226" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1554"><net_src comp="230" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1560"><net_src comp="234" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1566"><net_src comp="238" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1572"><net_src comp="242" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1578"><net_src comp="246" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1583"><net_src comp="250" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1588"><net_src comp="254" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1593"><net_src comp="258" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1598"><net_src comp="604" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1601"><net_src comp="1595" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1602"><net_src comp="1595" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1606"><net_src comp="610" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1611"><net_src comp="622" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1614"><net_src comp="1608" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1615"><net_src comp="1608" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1619"><net_src comp="628" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1624"><net_src comp="632" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1629"><net_src comp="636" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1634"><net_src comp="640" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1639"><net_src comp="644" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1644"><net_src comp="648" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1649"><net_src comp="652" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1654"><net_src comp="656" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1659"><net_src comp="660" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1664"><net_src comp="664" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1669"><net_src comp="668" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1674"><net_src comp="672" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1679"><net_src comp="676" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1684"><net_src comp="680" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1689"><net_src comp="684" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1694"><net_src comp="688" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1699"><net_src comp="700" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1704"><net_src comp="706" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1708"><net_src comp="711" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="1713"><net_src comp="721" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1717"><net_src comp="726" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="1722"><net_src comp="410" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1727"><net_src comp="747" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1732"><net_src comp="423" pin="3"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1737"><net_src comp="764" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1742"><net_src comp="436" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1747"><net_src comp="783" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1752"><net_src comp="797" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="1757"><net_src comp="449" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1762"><net_src comp="811" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1767"><net_src comp="823" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1772"><net_src comp="835" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1777"><net_src comp="847" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1782"><net_src comp="859" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1787"><net_src comp="871" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1792"><net_src comp="906" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1796"><net_src comp="912" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1801"><net_src comp="462" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1803"><net_src comp="1798" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1807"><net_src comp="942" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1811"><net_src comp="948" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1816"><net_src comp="479" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1822"><net_src comp="972" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="978" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1831"><net_src comp="496" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1833"><net_src comp="1828" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1837"><net_src comp="988" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1841"><net_src comp="513" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="520" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_021 | {4 }
	Port: output_l1_122 | {4 }
	Port: output_l1_223 | {4 }
	Port: output_l1_324 | {4 }
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: output_l1_local_3 | {4 }
	Port: output_l1_local_2 | {4 }
	Port: output_l1_local_1 | {4 }
	Port: output_l1_local_0 | {4 }
 - Input state : 
	Port: runSysArr : p_read | {1 }
	Port: runSysArr : p_read1 | {1 }
	Port: runSysArr : p_read2 | {1 }
	Port: runSysArr : p_read3 | {1 }
	Port: runSysArr : p_read4 | {1 }
	Port: runSysArr : p_read5 | {1 }
	Port: runSysArr : p_read6 | {1 }
	Port: runSysArr : p_read7 | {1 }
	Port: runSysArr : p_read8 | {1 }
	Port: runSysArr : p_read9 | {1 }
	Port: runSysArr : p_read10 | {1 }
	Port: runSysArr : p_read11 | {1 }
	Port: runSysArr : p_read12 | {1 }
	Port: runSysArr : p_read13 | {1 }
	Port: runSysArr : p_read14 | {1 }
	Port: runSysArr : p_read15 | {1 }
	Port: runSysArr : data_l1_017 | {3 4 }
	Port: runSysArr : data_l1_118 | {3 4 }
	Port: runSysArr : data_l1_219 | {3 4 }
	Port: runSysArr : data_l1_320 | {3 4 }
	Port: runSysArr : empty_20 | {1 }
	Port: runSysArr : empty_21 | {1 }
	Port: runSysArr : empty_22 | {1 }
	Port: runSysArr : empty | {1 }
	Port: runSysArr : so | {1 }
	Port: runSysArr : ro | {1 }
	Port: runSysArr : output_l1_local_3 | {3 4 }
	Port: runSysArr : output_l1_local_2 | {3 4 }
	Port: runSysArr : output_l1_local_1 | {3 4 }
	Port: runSysArr : output_l1_local_0 | {3 4 }
  - Chain level:
	State 1
		add_ln206 : 1
		bound : 1
	State 2
		icmp_ln132 : 1
		add_ln132 : 1
		br_ln132 : 2
	State 3
		i_cast422_i_i : 1
		icmp_ln137 : 2
		i_1 : 1
		br_ln137 : 3
		empty_38 : 1
		zext_ln82 : 1
		data_l1_017_addr : 2
		data_reg_0_0_1 : 3
		add_ln80 : 2
		icmp_ln80 : 1
		zext_ln82_1 : 3
		data_l1_118_addr : 4
		data_l1_118_load : 5
		add_ln80_1 : 2
		tmp_6 : 3
		zext_ln82_2 : 3
		data_l1_219_addr : 4
		data_l1_219_load : 5
		add_ln80_2 : 2
		tmp_7 : 3
		xor_ln80 : 4
		zext_ln82_3 : 3
		data_l1_320_addr : 4
		data_l1_320_load : 5
		store_ln92 : 1
		sext_ln98_17 : 1
		mul_ln98_1 : 2
		store_ln92 : 1
		sext_ln98_19 : 1
		mul_ln98_2 : 2
		store_ln92 : 1
		sext_ln98_24 : 1
		mul_ln98_5 : 2
		store_ln92 : 1
		sext_ln98_26 : 1
		mul_ln98_6 : 2
		store_ln92 : 1
		sext_ln98_31 : 1
		mul_ln98_9 : 2
		store_ln92 : 1
		sext_ln98_33 : 1
		mul_ln98_10 : 2
		sub49_i_i_i : 2
		add_ln105 : 2
		tmp_8 : 3
		xor_ln105 : 4
		icmp_ln105 : 3
		and_ln105 : 4
		br_ln105 : 4
		zext_ln113 : 3
		output_l1_local_3_addr : 4
		output_l1_local_3_load : 5
		add_ln105_1 : 2
		tmp_9 : 3
		xor_ln105_1 : 4
		icmp_ln105_1 : 3
		and_ln105_1 : 4
		br_ln105 : 4
		zext_ln113_1 : 3
		output_l1_local_2_addr : 4
		output_l1_local_2_load : 5
		tmp_11 : 3
		xor_ln105_2 : 4
		icmp_ln105_2 : 3
		and_ln105_2 : 4
		br_ln105 : 4
		zext_ln113_2 : 3
		output_l1_local_1_addr : 4
		output_l1_local_1_load : 5
		icmp_ln105_3 : 3
		and_ln105_3 : 4
		br_ln105 : 4
		output_l1_local_0_addr : 4
		output_l1_local_0_load : 5
	State 4
		data_reg_0_1_1 : 1
		data_reg_0_2_1 : 1
		data_reg_0_3_1 : 1
		store_ln92 : 1
		sext_ln98_15 : 1
		mul_ln98 : 2
		sext_ln98_16 : 3
		sext_ln98_18 : 1
		output_reg_3_2 : 2
		sext_ln98_20 : 1
		output_reg_3_1 : 2
		store_ln92 : 1
		sext_ln98_21 : 1
		output_reg_3_0 : 2
		sext_ln97 : 3
		store_ln92 : 1
		sext_ln98_22 : 1
		mul_ln98_4 : 2
		sext_ln98_23 : 3
		sext_ln98_25 : 1
		output_reg_2_2 : 2
		sext_ln98_27 : 1
		output_reg_2_1 : 2
		store_ln92 : 1
		sext_ln98_28 : 1
		output_reg_2_0 : 2
		sext_ln97_1 : 3
		store_ln92 : 1
		sext_ln98_29 : 1
		mul_ln98_8 : 2
		sext_ln98_30 : 3
		sext_ln98_32 : 1
		output_reg_1_2 : 2
		sext_ln98_34 : 1
		output_reg_1_1 : 2
		store_ln92 : 1
		sext_ln98_35 : 1
		output_reg_1_0 : 2
		sext_ln97_2 : 3
		store_ln92 : 2
		sext_ln98_36 : 2
		mul_ln98_12 : 3
		sext_ln98_37 : 4
		store_ln92 : 2
		sext_ln98_38 : 2
		mul_ln98_13 : 3
		sext_ln98_39 : 4
		output_reg_0_2 : 5
		store_ln92 : 2
		sext_ln98_40 : 2
		mul_ln98_14 : 3
		sext_ln98_41 : 4
		output_reg_0_1 : 5
		store_ln92 : 1
		sext_ln98_42 : 1
		output_reg_0_0 : 2
		sext_ln97_3 : 3
		tmp : 1
		add_ln114_4 : 4
		add_ln114 : 5
		store_ln113 : 6
		store_ln115 : 6
		tmp_10 : 1
		add_ln114_5 : 4
		add_ln114_1 : 5
		store_ln113 : 6
		store_ln115 : 6
		tmp_12 : 1
		add_ln114_6 : 4
		add_ln114_2 : 5
		store_ln113 : 6
		store_ln115 : 6
		tmp_13 : 1
		add_ln114_7 : 5
		add_ln114_3 : 6
		store_ln113 : 7
		store_ln115 : 7
		store_ln98 : 3
		store_ln98 : 3
		store_ln97 : 4
		store_ln98 : 3
		store_ln98 : 3
		store_ln97 : 4
		store_ln98 : 3
		store_ln98 : 3
		store_ln97 : 4
		store_ln98 : 6
		store_ln98 : 6
		store_ln97 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln206_fu_610     |    0    |    0    |    39   |
|          |     add_ln132_fu_711     |    0    |    0    |    71   |
|          |        i_1_fu_726        |    0    |    0    |    38   |
|          |      add_ln80_fu_741     |    0    |    0    |    16   |
|          |     add_ln80_1_fu_758    |    0    |    0    |    38   |
|          |     add_ln80_2_fu_777    |    0    |    0    |    38   |
|          |    sub49_i_i_i_fu_875    |    0    |    0    |    38   |
|          |     add_ln105_fu_881     |    0    |    0    |    38   |
|    add   |    add_ln105_1_fu_917    |    0    |    0    |    38   |
|          |    add_ln114_4_fu_1229   |    0    |    0    |    32   |
|          |     add_ln114_fu_1235    |    0    |    0    |    32   |
|          |    add_ln114_5_fu_1253   |    0    |    0    |    32   |
|          |    add_ln114_1_fu_1259   |    0    |    0    |    32   |
|          |    add_ln114_6_fu_1277   |    0    |    0    |    32   |
|          |    add_ln114_2_fu_1283   |    0    |    0    |    32   |
|          |    add_ln114_7_fu_1301   |    0    |    0    |    32   |
|          |    add_ln114_3_fu_1307   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_ln206_fu_604     |    3    |    0    |    20   |
|          |       bound_fu_700       |    4    |    0    |    20   |
|          |     mul_ln98_fu_1051     |    0    |    0    |    40   |
|          |  output_reg_3_0_fu_1072  |    0    |    0    |    40   |
|    mul   |    mul_ln98_4_fu_1093    |    0    |    0    |    40   |
|          |  output_reg_2_0_fu_1114  |    0    |    0    |    40   |
|          |    mul_ln98_8_fu_1135    |    0    |    0    |    40   |
|          |  output_reg_1_0_fu_1156  |    0    |    0    |    40   |
|          |    mul_ln98_12_fu_1174   |    0    |    0    |    40   |
|          |  output_reg_0_0_fu_1210  |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln262_fu_622    |    0    |    0    |    20   |
|          |     icmp_ln132_fu_706    |    0    |    0    |    29   |
|          |     icmp_ln137_fu_721    |    0    |    0    |    20   |
|   icmp   |     icmp_ln80_fu_747     |    0    |    0    |    20   |
|          |     icmp_ln105_fu_901    |    0    |    0    |    20   |
|          |    icmp_ln105_1_fu_937   |    0    |    0    |    20   |
|          |    icmp_ln105_2_fu_967   |    0    |    0    |    20   |
|          |    icmp_ln105_3_fu_983   |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |  data_reg_0_1_1_fu_1018  |    0    |    0    |    8    |
|          |  data_reg_0_2_1_fu_1025  |    0    |    0    |    8    |
|          |  data_reg_0_3_1_fu_1032  |    0    |    0    |    8    |
|  select  |        tmp_fu_1222       |    0    |    0    |    32   |
|          |      tmp_10_fu_1246      |    0    |    0    |    32   |
|          |      tmp_12_fu_1270      |    0    |    0    |    32   |
|          |      tmp_13_fu_1294      |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln262_fu_616     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |      xor_ln80_fu_791     |    0    |    0    |    2    |
|    xor   |     xor_ln105_fu_895     |    0    |    0    |    2    |
|          |    xor_ln105_1_fu_931    |    0    |    0    |    2    |
|          |    xor_ln105_2_fu_961    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln105_fu_906     |    0    |    0    |    2    |
|    and   |    and_ln105_1_fu_942    |    0    |    0    |    2    |
|          |    and_ln105_2_fu_972    |    0    |    0    |    2    |
|          |    and_ln105_3_fu_988    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_1367       |    1    |    0    |    0    |
|          |        grp_fu_1375       |    1    |    0    |    0    |
|          |        grp_fu_1383       |    1    |    0    |    0    |
|  muladd  |        grp_fu_1391       |    1    |    0    |    0    |
|          |        grp_fu_1399       |    1    |    0    |    0    |
|          |        grp_fu_1407       |    1    |    0    |    0    |
|          |        grp_fu_1415       |    1    |    0    |    0    |
|          |        grp_fu_1423       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   p_read_1_read_fu_262   |    0    |    0    |    0    |
|          |   p_read_2_read_fu_268   |    0    |    0    |    0    |
|          |   p_read_3_read_fu_274   |    0    |    0    |    0    |
|          |   p_read_4_read_fu_280   |    0    |    0    |    0    |
|          |   p_read_5_read_fu_286   |    0    |    0    |    0    |
|          |   p_read_6_read_fu_292   |    0    |    0    |    0    |
|          |   p_read_7_read_fu_298   |    0    |    0    |    0    |
|          |   p_read_8_read_fu_304   |    0    |    0    |    0    |
|          |   p_read_9_read_fu_310   |    0    |    0    |    0    |
|          |   p_read_10_read_fu_316  |    0    |    0    |    0    |
|   read   |   p_read_11_read_fu_322  |    0    |    0    |    0    |
|          |   p_read_12_read_fu_328  |    0    |    0    |    0    |
|          |   p_read_13_read_fu_334  |    0    |    0    |    0    |
|          |   p_read_14_read_fu_340  |    0    |    0    |    0    |
|          |   p_read_15_read_fu_346  |    0    |    0    |    0    |
|          |   p_read_16_read_fu_352  |    0    |    0    |    0    |
|          |     p_lc_read_fu_358     |    0    |    0    |    0    |
|          |     p_lc3_read_fu_364    |    0    |    0    |    0    |
|          |    so_read_read_fu_370   |    0    |    0    |    0    |
|          |    ro_read_read_fu_376   |    0    |    0    |    0    |
|          |     tmp_4_read_fu_398    |    0    |    0    |    0    |
|          |     tmp_5_read_fu_404    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln262_write_fu_382 |    0    |    0    |    0    |
|          | write_ln262_write_fu_390 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln98_fu_628     |    0    |    0    |    0    |
|          |    sext_ln98_1_fu_632    |    0    |    0    |    0    |
|          |    sext_ln98_2_fu_636    |    0    |    0    |    0    |
|          |    sext_ln98_3_fu_640    |    0    |    0    |    0    |
|          |    sext_ln98_4_fu_644    |    0    |    0    |    0    |
|          |    sext_ln98_5_fu_648    |    0    |    0    |    0    |
|          |    sext_ln98_6_fu_652    |    0    |    0    |    0    |
|          |    sext_ln98_7_fu_656    |    0    |    0    |    0    |
|          |    sext_ln98_8_fu_660    |    0    |    0    |    0    |
|          |    sext_ln98_9_fu_664    |    0    |    0    |    0    |
|          |    sext_ln98_10_fu_668   |    0    |    0    |    0    |
|          |    sext_ln98_11_fu_672   |    0    |    0    |    0    |
|          |    sext_ln98_12_fu_676   |    0    |    0    |    0    |
|          |    sext_ln98_13_fu_680   |    0    |    0    |    0    |
|          |    sext_ln98_14_fu_684   |    0    |    0    |    0    |
|          |     sext_ln132_fu_688    |    0    |    0    |    0    |
|          |    sext_ln98_17_fu_811   |    0    |    0    |    0    |
|          |    sext_ln98_19_fu_823   |    0    |    0    |    0    |
|          |    sext_ln98_24_fu_835   |    0    |    0    |    0    |
|   sext   |    sext_ln98_26_fu_847   |    0    |    0    |    0    |
|          |    sext_ln98_31_fu_859   |    0    |    0    |    0    |
|          |    sext_ln98_33_fu_871   |    0    |    0    |    0    |
|          |   sext_ln98_15_fu_1047   |    0    |    0    |    0    |
|          |   sext_ln98_16_fu_1056   |    0    |    0    |    0    |
|          |   sext_ln98_21_fu_1068   |    0    |    0    |    0    |
|          |     sext_ln97_fu_1077    |    0    |    0    |    0    |
|          |   sext_ln98_22_fu_1089   |    0    |    0    |    0    |
|          |   sext_ln98_23_fu_1098   |    0    |    0    |    0    |
|          |   sext_ln98_28_fu_1110   |    0    |    0    |    0    |
|          |    sext_ln97_1_fu_1119   |    0    |    0    |    0    |
|          |   sext_ln98_29_fu_1131   |    0    |    0    |    0    |
|          |   sext_ln98_30_fu_1140   |    0    |    0    |    0    |
|          |   sext_ln98_35_fu_1152   |    0    |    0    |    0    |
|          |    sext_ln97_2_fu_1161   |    0    |    0    |    0    |
|          |   sext_ln98_36_fu_1170   |    0    |    0    |    0    |
|          |   sext_ln98_37_fu_1179   |    0    |    0    |    0    |
|          |   sext_ln98_38_fu_1188   |    0    |    0    |    0    |
|          |   sext_ln98_40_fu_1197   |    0    |    0    |    0    |
|          |   sext_ln98_42_fu_1206   |    0    |    0    |    0    |
|          |    sext_ln97_3_fu_1215   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_692       |    0    |    0    |    0    |
|          |       cast1_fu_696       |    0    |    0    |    0    |
|          |   i_cast422_i_i_fu_717   |    0    |    0    |    0    |
|          |     zext_ln82_fu_736     |    0    |    0    |    0    |
|   zext   |    zext_ln82_1_fu_753    |    0    |    0    |    0    |
|          |    zext_ln82_2_fu_772    |    0    |    0    |    0    |
|          |    zext_ln82_3_fu_797    |    0    |    0    |    0    |
|          |     zext_ln113_fu_912    |    0    |    0    |    0    |
|          |    zext_ln113_1_fu_948   |    0    |    0    |    0    |
|          |    zext_ln113_2_fu_978   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |      empty_38_fu_732     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_6_fu_764       |    0    |    0    |    0    |
|          |       tmp_7_fu_783       |    0    |    0    |    0    |
| bitselect|       tmp_8_fu_887       |    0    |    0    |    0    |
|          |       tmp_9_fu_923       |    0    |    0    |    0    |
|          |       tmp_11_fu_953      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    15   |    0    |   1339  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln132_reg_1705      |   64   |
|       add_ln206_reg_1603      |   32   |
|      and_ln105_1_reg_1804     |    1   |
|      and_ln105_2_reg_1819     |    1   |
|      and_ln105_3_reg_1834     |    1   |
|       and_ln105_reg_1789      |    1   |
|         bound_reg_1696        |   64   |
|   data_l1_017_addr_reg_1719   |    9   |
|   data_l1_118_addr_reg_1729   |    9   |
|   data_l1_219_addr_reg_1739   |    9   |
|   data_l1_320_addr_reg_1754   |    9   |
|     data_reg_0_0_reg_1503     |    8   |
|     data_reg_0_1_reg_1509     |    8   |
|     data_reg_0_2_reg_1515     |    8   |
|     data_reg_0_3_reg_1521     |    8   |
|     data_reg_1_0_reg_1527     |    8   |
|     data_reg_1_1_reg_1533     |    8   |
|     data_reg_1_2_reg_1539     |    8   |
|     data_reg_1_3_reg_1545     |    8   |
|     data_reg_2_0_reg_1551     |    8   |
|     data_reg_2_1_reg_1557     |    8   |
|     data_reg_2_2_reg_1563     |    8   |
|     data_reg_2_3_reg_1569     |    8   |
|     data_reg_3_0_reg_1575     |    8   |
|     data_reg_3_1_reg_1580     |    8   |
|     data_reg_3_2_reg_1585     |    8   |
|     data_reg_3_3_reg_1590     |    8   |
|          i_1_reg_1714         |   31   |
|           i_reg_593           |   31   |
|      icmp_ln132_reg_1701      |    1   |
|      icmp_ln137_reg_1710      |    1   |
|      icmp_ln262_reg_1608      |    1   |
|       icmp_ln80_reg_1724      |    1   |
|     indvar_flatten_reg_582    |   64   |
|       mul_ln206_reg_1595      |   32   |
|output_l1_local_0_addr_reg_1838|    9   |
|output_l1_local_1_addr_reg_1828|    9   |
|output_l1_local_2_addr_reg_1813|    9   |
|output_l1_local_3_addr_reg_1798|    9   |
|        psum_10_reg_1491       |   32   |
|        psum_11_reg_1497       |   32   |
|        psum_1_reg_1437        |   32   |
|        psum_2_reg_1443        |   32   |
|        psum_3_reg_1449        |   32   |
|        psum_4_reg_1455        |   32   |
|        psum_5_reg_1461        |   32   |
|        psum_6_reg_1467        |   32   |
|        psum_7_reg_1473        |   32   |
|        psum_8_reg_1479        |   32   |
|        psum_9_reg_1485        |   32   |
|         psum_reg_1431         |   32   |
|      sext_ln132_reg_1691      |   16   |
|     sext_ln98_10_reg_1666     |   16   |
|     sext_ln98_11_reg_1671     |   16   |
|     sext_ln98_12_reg_1676     |   16   |
|     sext_ln98_13_reg_1681     |   16   |
|     sext_ln98_14_reg_1686     |   16   |
|     sext_ln98_17_reg_1759     |   16   |
|     sext_ln98_19_reg_1764     |   16   |
|      sext_ln98_1_reg_1621     |   16   |
|     sext_ln98_24_reg_1769     |   16   |
|     sext_ln98_26_reg_1774     |   16   |
|      sext_ln98_2_reg_1626     |   16   |
|     sext_ln98_31_reg_1779     |   16   |
|     sext_ln98_33_reg_1784     |   16   |
|      sext_ln98_3_reg_1631     |   16   |
|      sext_ln98_4_reg_1636     |   16   |
|      sext_ln98_5_reg_1641     |   16   |
|      sext_ln98_6_reg_1646     |   16   |
|      sext_ln98_7_reg_1651     |   16   |
|      sext_ln98_8_reg_1656     |   16   |
|      sext_ln98_9_reg_1661     |   16   |
|       sext_ln98_reg_1616      |   16   |
|         tmp_6_reg_1734        |    1   |
|         tmp_7_reg_1744        |    1   |
|     zext_ln113_1_reg_1808     |   64   |
|     zext_ln113_2_reg_1823     |   64   |
|      zext_ln113_reg_1793      |   64   |
|      zext_ln82_3_reg_1749     |   64   |
+-------------------------------+--------+
|             Total             |  1520  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_417 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_430 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_443 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_456 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_469 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_486 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_503 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_520 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_1367    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1375    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1383    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1391    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1399    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1407    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  8.442  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |  1339  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   126  |
|  Register |    -   |    -   |  1520  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    8   |  1520  |  1465  |
+-----------+--------+--------+--------+--------+
