{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605675630698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605675630701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 16:00:30 2020 " "Processing started: Wed Nov 18 16:00:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605675630701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605675630701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off src -c src " "Command: quartus_map --read_settings_files=on --write_settings_files=off src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605675630701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605675632273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605675632273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b src.sv(225) " "Verilog HDL Declaration information at src.sv(225): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 225 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605675640585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src.sv 12 12 " "Found 12 design units, including 12 entities, in source file src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 src " "Found entity 1: src" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "3 ROM " "Found entity 3: ROM" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter32 " "Found entity 4: counter32" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "6 OP " "Found entity 6: OP" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "7 EnabledReg " "Found entity 7: EnabledReg" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "8 parameterized_decoder " "Found entity 8: parameterized_decoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "9 SSD " "Found entity 9: SSD" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux4to1 " "Found entity 10: mux4to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2to1 " "Found entity 11: mux2to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""} { "Info" "ISGN_ENTITY_NAME" "12 addsub " "Found entity 12: addsub" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605675640589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605675640589 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.sv " "Can't analyze file -- file main.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_carry src.sv(36) " "Verilog HDL Implicit Net warning at src.sv(36): created implicit net for \"pc_carry\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_plus_one src.sv(36) " "Verilog HDL Implicit Net warning at src.sv(36): created implicit net for \"pc_plus_one\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd src.sv(42) " "Verilog HDL Implicit Net warning at src.sv(42): created implicit net for \"rd\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt src.sv(43) " "Verilog HDL Implicit Net warning at src.sv(43): created implicit net for \"rt\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs src.sv(44) " "Verilog HDL Implicit Net warning at src.sv(44): created implicit net for \"rs\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op src.sv(45) " "Verilog HDL Implicit Net warning at src.sv(45): created implicit net for \"op\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640605 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "parameterized_decoder src.sv(136) " "Verilog HDL Parameter Declaration warning at src.sv(136): Parameter Declaration in module \"parameterized_decoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1605675640607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "src " "Elaborating entity \"src\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605675640711 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR src.sv(5) " "Output port \"LEDR\" at src.sv(5) has no driver" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605675640711 "|src"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG src.sv(6) " "Output port \"LEDG\" at src.sv(6) has no driver" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605675640711 "|src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 counter32:myclocks " "Elaborating entity \"counter32\" for hierarchy \"counter32:myclocks\"" {  } { { "src.sv" "myclocks" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "src.sv" "cpu" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_carry src.sv(36) " "Verilog HDL or VHDL warning at src.sv(36): object \"pc_carry\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd src.sv(42) " "Verilog HDL or VHDL warning at src.sv(42): object \"rd\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt src.sv(43) " "Verilog HDL or VHDL warning at src.sv(43): object \"rt\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs src.sv(44) " "Verilog HDL or VHDL warning at src.sv(44): object \"rs\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 src.sv(36) " "Verilog HDL assignment warning at src.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605675640865 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 src.sv(42) " "Verilog HDL assignment warning at src.sv(42): truncated value with size 4 to match size of target (1)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605675640866 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 src.sv(43) " "Verilog HDL assignment warning at src.sv(43): truncated value with size 4 to match size of target (1)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605675640867 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 src.sv(44) " "Verilog HDL assignment warning at src.sv(44): truncated value with size 4 to match size of target (1)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605675640867 "|src|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 src.sv(45) " "Verilog HDL assignment warning at src.sv(45): truncated value with size 6 to match size of target (1)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605675640867 "|src|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:cpu\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"CPU:cpu\|ROM:rom\"" {  } { { "src.sv" "rom" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675640945 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 65535 src.sv(68) " "Verilog HDL warning at src.sv(68): number of words (24) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 68 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1605675641189 "|src|CPU:cpu|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 src.sv(64) " "Net \"mem.data_a\" at src.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605675707759 "|src|CPU:cpu|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 src.sv(64) " "Net \"mem.waddr_a\" at src.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605675707759 "|src|CPU:cpu|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 src.sv(64) " "Net \"mem.we_a\" at src.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605675707759 "|src|CPU:cpu|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD CPU:cpu\|SSD:inst0 " "Elaborating entity \"SSD\" for hierarchy \"CPU:cpu\|SSD:inst0\"" {  } { { "src.sv" "inst0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675707853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP CPU:cpu\|OP:myopprio " "Elaborating entity \"OP\" for hierarchy \"CPU:cpu\|OP:myopprio\"" {  } { { "src.sv" "myopprio" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675707934 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1605675709685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605675710415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605675712042 "|src|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605675712042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605675712121 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605675712584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ELEC4720/simple-microprocessor/output_files/src.map.smsg " "Generated suppressed messages file U:/ELEC4720/simple-microprocessor/output_files/src.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605675712654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605675713129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605675713129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605675713431 "|src|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605675713431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605675713433 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605675713433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605675713433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605675713433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605675713558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 16:01:53 2020 " "Processing ended: Wed Nov 18 16:01:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605675713558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605675713558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605675713558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605675713558 ""}
