--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Multiplier.twx Multiplier.ncd -o
Multiplier.twr Multiplier.pcf

Design file:              Multiplier.ncd
Physical constraint file: Multiplier.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    3.606(R)|    0.206(R)|clk_BUFGP         |   0.000|
A<1>        |    3.369(R)|    0.161(R)|clk_BUFGP         |   0.000|
A<2>        |    4.264(R)|    0.217(R)|clk_BUFGP         |   0.000|
A<3>        |    3.942(R)|   -0.464(R)|clk_BUFGP         |   0.000|
A<4>        |    4.292(R)|    0.032(R)|clk_BUFGP         |   0.000|
A<5>        |    3.013(R)|    0.130(R)|clk_BUFGP         |   0.000|
A<6>        |    2.720(R)|    0.564(R)|clk_BUFGP         |   0.000|
A<7>        |    3.351(R)|   -0.010(R)|clk_BUFGP         |   0.000|
B<0>        |    2.902(R)|    0.168(R)|clk_BUFGP         |   0.000|
B<1>        |    2.576(R)|    0.243(R)|clk_BUFGP         |   0.000|
B<2>        |    2.770(R)|    0.357(R)|clk_BUFGP         |   0.000|
B<3>        |    3.001(R)|   -0.097(R)|clk_BUFGP         |   0.000|
B<4>        |    2.470(R)|    0.436(R)|clk_BUFGP         |   0.000|
B<5>        |    2.609(R)|    0.242(R)|clk_BUFGP         |   0.000|
B<6>        |    3.698(R)|   -0.086(R)|clk_BUFGP         |   0.000|
B<7>        |    3.067(R)|   -0.081(R)|clk_BUFGP         |   0.000|
ce          |    2.926(R)|    0.509(R)|clk_BUFGP         |   0.000|
rst         |    3.244(R)|    0.714(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
O<0>        |    7.918(R)|clk_BUFGP         |   0.000|
O<1>        |    8.238(R)|clk_BUFGP         |   0.000|
O<2>        |    7.925(R)|clk_BUFGP         |   0.000|
O<3>        |    7.909(R)|clk_BUFGP         |   0.000|
O<4>        |    7.859(R)|clk_BUFGP         |   0.000|
O<5>        |    8.120(R)|clk_BUFGP         |   0.000|
O<6>        |    7.912(R)|clk_BUFGP         |   0.000|
O<7>        |    7.946(R)|clk_BUFGP         |   0.000|
O<8>        |    8.649(R)|clk_BUFGP         |   0.000|
O<9>        |    8.120(R)|clk_BUFGP         |   0.000|
O<10>       |    8.637(R)|clk_BUFGP         |   0.000|
O<11>       |    7.886(R)|clk_BUFGP         |   0.000|
O<12>       |    8.123(R)|clk_BUFGP         |   0.000|
O<13>       |    8.649(R)|clk_BUFGP         |   0.000|
O<14>       |    8.424(R)|clk_BUFGP         |   0.000|
O<15>       |    8.278(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.082|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 12 21:55:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



