#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct  8 21:20:12 2024
# Process ID: 4731
# Current directory: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/decompressor_kernel/xsim_script.tcl}
# Log file: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/xsim.log
# Journal file: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/xsim.jou
# Running On: circtvm1.polito.it, OS: Linux, CPU Frequency: 3198.265 MHz, CPU Physical cores: 8, Host memory: 126654 MB
#-----------------------------------------------------------
source xsim.dir/decompressor_kernel/xsim_script.tcl
# xsim {decompressor_kernel} -autoloadwcfg -tclbatch {decompressor_kernel.tcl}
Time resolution is 1 ps
source decompressor_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "82255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 82315 ns : File "/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel.autotb.v" Line 330
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  8 21:20:17 2024...
