verilog xil_defaultlib --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim_tlm" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_ctrl_s_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_dcmp_64ns_64ns_1_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fdiv_32ns_32ns_32_12_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fpext_32ns_64_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fptrunc_64ns_32_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_mux_32_32_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_mux_94_32_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_mux_164_8_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_mux_646_32_1_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_my_patches_m_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_my_pos_m_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_my_region_data_m_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_my_region_fcoord_m_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_param_s_axi.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_pyr_region_data_0.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_ref_patch_with_borde_15.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_sitofp_32ns_32_6_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region_sitofp_32s_32_6_1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/gauss_newton_optim_r.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/gauss_newton_optim_r_mask_table1.v" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/verilog/batch_align2D_region.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim_tlm" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_srn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_srn_2.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_swn_2.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_sarn_3.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_srn_3.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_48ac_sawn_3.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_48ac_swn_3.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_48ac_sbn_3.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_48ac_s04mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_48ac_s04tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_48ac_s04sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_48ac_s04a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_48ac_sarn_4.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_48ac_srn_4.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_48ac_sawn_4.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_48ac_swn_4.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_48ac_sbn_4.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_48ac_s05mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_48ac_s05tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_48ac_s05sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_48ac_s05a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_48ac_sarn_5.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_48ac_srn_5.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_48ac_sawn_5.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_48ac_swn_5.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_48ac_sbn_5.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_61/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_62/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_63/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_64/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_65/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_66/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_67/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim_tlm" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
