LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY testproject IS
PORT(SW : IN STD_LOGIC_vector (9 downto 0);
		LEDR: OUT STD_LOGIC_vector (9 downto 0));
END testporject; 

ARCHITECTURE LogicFunction OF testproject IS
BEGIN
LEDR(1) <= (sw(0) AND SW(1));
END LogicFunction;
