# Hi there, I'm Pawan Kumar üëã

> "The bridge between a dream and reality is built with logic, silicon, and a relentless passion for engineering. I don‚Äôt just design systems; I architect solutions that power the future."

[cite_start]I am an **Electronics & Communication Engineer** (Class of 2026) at JB Institute of Technology, Dehradun[cite: 10, 11]. [cite_start]My core focus is the synergy between **RTL Design** and **Embedded Systems**[cite: 6, 7]. [cite_start]I specialize in bridging hardware architecture with low-level firmware development, driven by a vision to contribute to advanced chip manufacturing[cite: 8].

---

### üåê Connect & Collaborate
<p align="left">
<a href="https://linkedin.com/in/pawan-kumar-jbit" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="pawan-kumar-jbit" height="30" width="40" /></a>
<a href="mailto:pawankumarece@outlook.com"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/outlook.svg" alt="pawankumarece" height="30" width="40" /></a>
</p>

---

### üõ†Ô∏è Core Focus: RTL & Embedded

* [cite_start]**RTL Design & VLSI:** Proficient in **Verilog**, **System Verilog**, and **VHDL**[cite: 21]. [cite_start]Experienced in **ASIC/FPGA flows** and digital verification[cite: 56].
* [cite_start]**Embedded Systems:** Skilled in **Embedded C**, **C**, and **MicroPython** for firmware development on **ESP32**, **ESP8266**, and **Atmega** platforms[cite: 20, 22].
* [cite_start]**EDA & Simulation Tools:** Extensive use of **Xilinx Vivado** for synthesis/verification and **Silvaco TCAD** for semiconductor process and device modeling[cite: 22, 23].
* [cite_start]**Communication Protocols:** Hands-on experience with **UART, SPI, I2C, Wi-Fi, and HTTPS**[cite: 22].

---

### üöÄ Featured Projects

#### [cite_start]**Implementation & Performance Analysis of Scaled NMOS Transistor** [cite: 36]
* [cite_start]**Process Modeling:** Designed a complete fabrication flow in **Silvaco Athena**, defining grid structures, substrate initialization with Boron, and polysilicon gate deposition[cite: 40, 41].
* [cite_start]**Device Analysis:** Simulated MOSFET behavior in **Atlas**, modeling **Id-Vgs** and **Id-Vds** characteristics to analyze the impact of doping profiles and gate oxide thickness[cite: 41, 42, 43].
* **Extraction:** Extracted the **Threshold Voltage (Vt)** using max-slope linear extrapolation methods.



#### **5-Stage Pipelined RISC Processor (RTL)**
* Architecting a high-performance RISC processor using **Xilinx Vivado**.
* Implementing a classic 5-stage pipeline: **Fetch, Decode, Execute, Memory, and Write-back**.
* Focusing on resolving data and control hazards through **forwarding paths** and **stall logic** to optimize instruction throughput.

#### [cite_start]**4-Bit ALU Design & Verification (RTL)** [cite: 47]
* [cite_start]Architected a synthesizable 4-bit ALU in **Verilog** supporting 8 core operations (ADD, SUB, AND, OR, XOR, shifts)[cite: 48].
* [cite_start]Implemented an **FSM-based control unit** for opcode decoding and developed a self-checking testbench with assertions[cite: 49, 50].
* [cite_start]Optimized critical path delays through RTL simulation and waveform debugging in **Vivado**[cite: 51].

#### [cite_start]**Automated Hybrid Attendance System (Embedded)** [cite: 44]
* [cite_start]Developed firmware in C for **ESP8266** to scan Wi-Fi MAC addresses of 25+ devices with **99% accuracy**[cite: 45].
* [cite_start]Implemented dual authentication using **interrupt-driven** barcode scanning[cite: 45, 46].
* [cite_start]Reduced manual processing time by **80%** through automated cloud synchronization via Google Sheets API[cite: 46].

---

### üìä GitHub Statistics

![Pawan's GitHub stats](https://github-readme-stats.vercel.app/api?username=PawankrAnand-ece&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=PawankrAnand-ece&layout=compact&theme=radical)

---

### üíº Industry Exposure

* **Summer Intern | [cite_start]Daimler Bharat Benz** [cite: 25, 26]
    * [cite_start]Assisted in the integration and calibration of ultrasonic sensors for **ADAS** safety systems[cite: 27].
* **Summer Intern | [cite_start]Kodacy** [cite: 29, 30]
    * [cite_start]Gained insights into **EV manufacturing**, Battery Management Systems (**BMS**), and power electronics[cite: 32, 33].

---

### üìú Certifications & Education

* **B.Tech in Electronics & Communication** | [cite_start]CGPA: 7.15 (Expected 2026)[cite: 10, 12, 13].
* [cite_start]**Minor in Robotics & Automation Engineering**[cite: 13].
* [cite_start]**Advanced C for Embedded Systems**[cite: 54].
* [cite_start]**AI in Semiconductor Chip Design for Automobile**[cite: 54].
* **Industrial Instrumentation & Automation** | [cite_start]NIT Kurukshetra[cite: 58, 59].

---

### üì´ Reach Out!

* [cite_start]**LinkedIn:** [linkedin.com/in/pawan-kumar-jbit](https://linkedin.com/in/pawan-kumar-jbit) [cite: 2]
* [cite_start]**Email:** [pawankumarece@outlook.com](mailto:pawankumarece@outlook.com) [cite: 4]
* [cite_start]**Location:** Dehradun, Uttarakhand [cite: 2]
