/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  reg [18:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(in_data[36] ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[8] | celloutsig_1_5z[6]);
  assign celloutsig_0_0z = in_data[86] | in_data[31];
  assign celloutsig_1_9z = { celloutsig_1_3z[17:15], celloutsig_1_0z, celloutsig_1_6z } <= in_data[114:110];
  assign celloutsig_0_1z = in_data[62:55] <= in_data[22:15];
  assign celloutsig_1_0z = in_data[137:128] <= in_data[180:171];
  assign celloutsig_1_1z = in_data[156:152] <= { in_data[112:109], celloutsig_1_0z };
  assign celloutsig_0_29z = celloutsig_0_11z[5:1] && in_data[4:0];
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } < { celloutsig_1_2z[2:1], celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_11z = in_data[20:14] % { 1'h1, celloutsig_0_7z[4:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_2z[2] ? { in_data[142:125], celloutsig_1_1z } : { celloutsig_1_2z[8:3], 1'h0, celloutsig_1_2z[1], celloutsig_1_2z[9:3], 1'h0, celloutsig_1_2z[1:0], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[12] ? { celloutsig_1_3z[13], 1'h1, celloutsig_1_3z[11:6], celloutsig_1_4z } : { in_data[144:129], celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[86] ? { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } : { in_data[70:61], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[69] & in_data[56];
  assign celloutsig_1_6z = | celloutsig_1_5z[15:10];
  assign celloutsig_0_5z = { celloutsig_0_4z[7], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >> { in_data[6:4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:1], celloutsig_1_6z } << { celloutsig_1_2z[6:2], celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[49:42] >> { celloutsig_0_4z[13], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_3z[11:3] <<< celloutsig_1_2z[9:1];
  assign celloutsig_1_18z = celloutsig_1_5z[16:14] ~^ celloutsig_1_10z[14:12];
  assign celloutsig_1_2z = { in_data[183:177], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[123:116], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_28z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_4z[9:4], celloutsig_0_0z };
  assign celloutsig_1_15z = ~((celloutsig_1_3z[13] & celloutsig_1_9z) | (celloutsig_1_7z & celloutsig_1_13z[1]));
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
