Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 31 11:16:08 2023
| Host         : insa-11283 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONT/aux_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/A_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/A_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/A_OUT_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/OP_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/OP_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/OP_OUT_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MEMRE/OP_OUT_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: REGS_BLOCKER/blocked_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: REGS_BLOCKER/blocked_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.681        0.000                      0                 4368        0.104        0.000                      0                 4368        4.500        0.000                       0                  2193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.681        0.000                      0                 4368        0.104        0.000                      0                 4368        4.500        0.000                       0                  2193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.344ns (37.896%)  route 5.480ns (62.104%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          1.062    13.448    EXMEM/FLUSH
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.508    14.272    EXMEM/Clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[5]/C
                         clock pessimism              0.322    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.130    EXMEM/B_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.344ns (37.896%)  route 5.480ns (62.104%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          1.062    13.448    EXMEM/FLUSH
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.508    14.272    EXMEM/Clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[5]_rep__0/C
                         clock pessimism              0.322    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.130    EXMEM/B_OUT_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.344ns (37.896%)  route 5.480ns (62.104%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          1.062    13.448    EXMEM/FLUSH
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.508    14.272    EXMEM/Clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  EXMEM/B_OUT_reg[6]/C
                         clock pessimism              0.322    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.130    EXMEM/B_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[6]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 3.344ns (38.317%)  route 5.383ns (61.683%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.965    13.351    EXMEM/FLUSH
    SLICE_X2Y30          FDRE                                         r  EXMEM/B_OUT_reg[6]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.508    14.272    EXMEM/Clock_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  EXMEM/B_OUT_reg[6]_rep__0/C
                         clock pessimism              0.322    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.035    EXMEM/B_OUT_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 3.344ns (38.324%)  route 5.382ns (61.676%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.964    13.350    EXMEM/FLUSH
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.507    14.271    EXMEM/Clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[0]/C
                         clock pessimism              0.322    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.034    EXMEM/B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 3.344ns (38.324%)  route 5.382ns (61.676%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.964    13.350    EXMEM/FLUSH
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.507    14.271    EXMEM/Clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[2]_rep/C
                         clock pessimism              0.322    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.034    EXMEM/B_OUT_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.344ns (38.367%)  route 5.372ns (61.633%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.954    13.340    EXMEM/FLUSH
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.505    14.269    EXMEM/Clock_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]_rep/C
                         clock pessimism              0.335    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.045    EXMEM/B_OUT_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.344ns (38.367%)  route 5.372ns (61.633%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.954    13.340    EXMEM/FLUSH
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.505    14.269    EXMEM/Clock_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]_rep__0/C
                         clock pessimism              0.335    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.045    EXMEM/B_OUT_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.344ns (38.367%)  route 5.372ns (61.633%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.954    13.340    EXMEM/FLUSH
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.505    14.269    EXMEM/Clock_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  EXMEM/B_OUT_reg[7]/C
                         clock pessimism              0.335    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.045    EXMEM/B_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 DIEX/B_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 3.344ns (38.206%)  route 5.408ns (61.794%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.618     4.624    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.080 r  DIEX/B_OUT_reg[1]/Q
                         net (fo=19, routed)          0.896     5.976    DIEX/B_OUT_reg[6]_0[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.100 r  DIEX/multOp__0_carry_i_2/O
                         net (fo=1, routed)           0.521     6.621    UAL/C_OUT_reg[0][1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.019 r  UAL/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    UAL/multOp__0_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.241 r  UAL/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.662     7.903    UAL/multOp__0_carry__0_n_7
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.615 r  UAL/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.560     9.175    DIEX/multOp[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.302     9.477 r  DIEX/B_OUT[7]_i_8/O
                         net (fo=1, routed)           0.000     9.477    DIEX/B_OUT[7]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.057 f  DIEX/B_OUT_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.530    10.587    DIEX/B_OUT_reg[7]_i_2_n_5
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.302    10.889 f  DIEX/A_OUT[2]_i_6/O
                         net (fo=1, routed)           0.502    11.391    DIEX/A_OUT[2]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.515 r  DIEX/A_OUT[2]_i_4/O
                         net (fo=26, routed)          0.747    12.262    CONT/C_OUT_reg[6]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  CONT/OP_OUT[3]_i_1/O
                         net (fo=76, routed)          0.991    13.376    EXMEM/FLUSH
    SLICE_X1Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        1.507    14.271    EXMEM/Clock_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]/C
                         clock pessimism              0.322    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.129    EXMEM/B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DELAY/B_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMRE/B_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.583     1.410    DELAY/Clock_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  DELAY/B_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  DELAY/B_OUT_reg[6]/Q
                         net (fo=1, routed)           0.052     1.603    RE_MUX/B_OUT_reg[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  RE_MUX/B_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.648    MEMRE/OUT_MEM[6]
    SLICE_X6Y27          FDRE                                         r  MEMRE/B_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.851     1.924    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  MEMRE/B_OUT_reg[6]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     1.544    MEMRE/B_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MEMRE/B_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS/regs_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.711%)  route 0.130ns (44.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.581     1.408    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.572 r  MEMRE/B_OUT_reg[5]/Q
                         net (fo=6, routed)           0.130     1.702    REGS/B_OUT_reg[5]_0
    SLICE_X3Y26          FDRE                                         r  REGS/regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.851     1.924    REGS/Clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  REGS/regs_reg[1][5]/C
                         clock pessimism             -0.480     1.444    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.071     1.515    REGS/regs_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DELAY/B_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMRE/B_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.580     1.407    DELAY/Clock_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  DELAY/B_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  DELAY/B_OUT_reg[4]/Q
                         net (fo=1, routed)           0.139     1.687    RE_MUX/B_OUT_reg[4]
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  RE_MUX/B_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.732    MEMRE/OUT_MEM[4]
    SLICE_X6Y25          FDRE                                         r  MEMRE/B_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.848     1.921    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  MEMRE/B_OUT_reg[4]/C
                         clock pessimism             -0.501     1.420    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.541    MEMRE/B_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DELAY/B_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMRE/B_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.709%)  route 0.103ns (31.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.581     1.408    DELAY/Clock_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  DELAY/B_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.128     1.536 r  DELAY/B_OUT_reg[7]/Q
                         net (fo=1, routed)           0.103     1.639    RE_MUX/B_OUT_reg[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.098     1.737 r  RE_MUX/B_OUT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    MEMRE/OUT_MEM[7]
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.849     1.922    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[7]/C
                         clock pessimism             -0.501     1.421    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.542    MEMRE/B_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 EXMEM/B_OUT_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORY/memory_reg[153][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.124%)  route 0.135ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.586     1.413    EXMEM/Clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  EXMEM/B_OUT_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  EXMEM/B_OUT_reg[5]_rep/Q
                         net (fo=90, routed)          0.135     1.689    MEMORY/B_OUT_reg[5]_rep
    SLICE_X6Y32          FDRE                                         r  MEMORY/memory_reg[153][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.856     1.929    MEMORY/Clock_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  MEMORY/memory_reg[153][5]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.053     1.481    MEMORY/memory_reg[153][5]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DELAY/B_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMRE/B_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.800%)  route 0.160ns (46.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.580     1.407    DELAY/Clock_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  DELAY/B_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  DELAY/B_OUT_reg[0]/Q
                         net (fo=1, routed)           0.160     1.708    RE_MUX/B_OUT_reg[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  RE_MUX/B_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    MEMRE/OUT_MEM[0]
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.849     1.922    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[0]/C
                         clock pessimism             -0.501     1.421    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120     1.541    MEMRE/B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 EXMEM/B_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELAY/B_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.585     1.412    EXMEM/Clock_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  EXMEM/B_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  EXMEM/B_OUT_reg[3]/Q
                         net (fo=88, routed)          0.174     1.727    DELAY/B_MEM[3]
    SLICE_X7Y27          FDRE                                         r  DELAY/B_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.851     1.924    DELAY/Clock_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  DELAY/B_OUT_reg[3]/C
                         clock pessimism             -0.480     1.444    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.070     1.514    DELAY/B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DELAY/OP_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMRE/OP_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.805%)  route 0.159ns (49.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.580     1.407    DELAY/Clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  DELAY/OP_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.571 r  DELAY/OP_OUT_reg[0]/Q
                         net (fo=9, routed)           0.159     1.730    MEMRE/OP_DELAY[0]
    SLICE_X6Y24          FDRE                                         r  MEMRE/OP_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.848     1.921    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  MEMRE/OP_OUT_reg[0]/C
                         clock pessimism             -0.480     1.441    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.076     1.517    MEMRE/OP_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 MEMRE/B_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS/regs_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.149%)  route 0.139ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.581     1.408    MEMRE/Clock_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  MEMRE/B_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.572 r  MEMRE/B_OUT_reg[0]/Q
                         net (fo=6, routed)           0.139     1.711    REGS/B_OUT_reg[0]_0
    SLICE_X4Y26          FDRE                                         r  REGS/regs_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.849     1.922    REGS/Clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  REGS/regs_reg[3][0]/C
                         clock pessimism             -0.501     1.421    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.070     1.491    REGS/regs_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DIEX/B_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXMEM/B_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.387%)  route 0.198ns (51.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.583     1.410    DIEX/Clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  DIEX/B_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  DIEX/B_OUT_reg[0]/Q
                         net (fo=20, routed)          0.198     1.749    DIEX/B_OUT_reg[6]_0[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  DIEX/B_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    EXMEM/OUT_EX[0]
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2192, routed)        0.854     1.927    EXMEM/Clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  EXMEM/B_OUT_reg[0]/C
                         clock pessimism             -0.480     1.447    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     1.567    EXMEM/B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y43   MEMORY/aux_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   MEMORY/memory_reg[112][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   MEMORY/memory_reg[112][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   MEMORY/memory_reg[112][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   MEMORY/memory_reg[112][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   MEMORY/memory_reg[112][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   MEMORY/memory_reg[112][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   MEMORY/memory_reg[112][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   MEMORY/memory_reg[113][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   MEMORY/memory_reg[137][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   MEMORY/memory_reg[137][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   MEMORY/memory_reg[137][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   MEMORY/memory_reg[138][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   MEMORY/memory_reg[20][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   MEMORY/memory_reg[20][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   MEMORY/memory_reg[231][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   MEMORY/memory_reg[231][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   MEMORY/memory_reg[231][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   MEMORY/memory_reg[231][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   MEMORY/memory_reg[113][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   MEMORY/memory_reg[113][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   MEMORY/memory_reg[208][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   MEMORY/memory_reg[208][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   MEMORY/memory_reg[208][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   MEMORY/memory_reg[208][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MEMORY/memory_reg[209][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MEMORY/memory_reg[209][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MEMORY/memory_reg[209][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MEMORY/memory_reg[209][7]/C



