Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 17:32:58 2024
| Host         : DESKTOP-1U5LP56 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file kb_top_timing_summary_routed.rpt -pb kb_top_timing_summary_routed.pb -rpx kb_top_timing_summary_routed.rpx -warn_on_violation
| Design       : kb_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.100ns  (logic 0.813ns (15.943%)  route 4.287ns (84.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.152     5.100    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y35          FDCE                                         f  uut0/key_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_state_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.100ns  (logic 0.813ns (15.943%)  route 4.287ns (84.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.152     5.100    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y35          FDCE                                         f  uut0/key_state_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 0.813ns (16.141%)  route 4.224ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.089     5.037    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  uut0/key_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 0.813ns (16.141%)  route 4.224ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.089     5.037    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  uut0/key_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 0.813ns (16.141%)  route 4.224ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.089     5.037    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  uut0/key_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 0.813ns (16.141%)  route 4.224ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.089     5.037    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  uut0/key_byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 0.813ns (16.141%)  route 4.224ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.089     5.037    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  uut0/key_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 0.813ns (16.147%)  route 4.222ns (83.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.087     5.035    uut0/key_clk_r0_i_1_n_0
    SLICE_X1Y36          FDCE                                         f  uut0/key_byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_byte_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 0.813ns (16.147%)  route 4.222ns (83.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.087     5.035    uut0/key_clk_r0_i_1_n_0
    SLICE_X1Y36          FDCE                                         f  uut0/key_byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut0/key_break_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 0.813ns (16.225%)  route 4.198ns (83.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.135     3.905    uut0/rst_IBUF
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.043     3.948 f  uut0/key_clk_r0_i_1/O
                         net (fo=26, routed)          1.063     5.011    uut0/key_clk_r0_i_1_n_0
    SLICE_X0Y37          FDCE                                         f  uut0/key_break_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut0/key_clk_r0_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uut0/key_clk_r1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.100ns (45.727%)  route 0.119ns (54.273%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE                         0.000     0.000 r  uut0/key_clk_r0_reg/C
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  uut0/key_clk_r0_reg/Q
                         net (fo=5, routed)           0.119     0.219    uut0/key_clk_r0
    SLICE_X1Y38          FDPE                                         r  uut0/key_clk_r1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/key_data_r0_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uut0/key_data_r1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.100ns (41.817%)  route 0.139ns (58.183%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDPE                         0.000     0.000 r  uut0/key_data_r0_reg/C
    SLICE_X0Y42          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  uut0/key_data_r0_reg/Q
                         net (fo=1, routed)           0.139     0.239    uut0/key_data_r0
    SLICE_X0Y40          FDPE                                         r  uut0/key_data_r1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/key_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.091ns (36.160%)  route 0.161ns (63.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  uut0/key_state_reg/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  uut0/key_state_reg/Q
                         net (fo=5, routed)           0.161     0.252    state
    SLICE_X0Y33          FDRE                                         r  a_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut0/temp_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.968%)  route 0.139ns (52.032%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE                         0.000     0.000 r  uut0/temp_data_reg[1]/C
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uut0/temp_data_reg[1]/Q
                         net (fo=4, routed)           0.139     0.239    uut0/temp_data[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.028     0.267 r  uut0/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.267    uut0/temp_data[1]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  uut0/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut0/temp_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.362%)  route 0.142ns (52.638%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE                         0.000     0.000 r  uut0/temp_data_reg[3]/C
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uut0/temp_data_reg[3]/Q
                         net (fo=4, routed)           0.142     0.242    uut0/temp_data[3]
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.028     0.270 r  uut0/temp_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    uut0/temp_data[3]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  uut0/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut0/temp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  uut0/temp_data_reg[2]/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uut0/temp_data_reg[2]/Q
                         net (fo=4, routed)           0.146     0.246    uut0/temp_data[2]
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.028     0.274 r  uut0/temp_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.274    uut0/temp_data[2]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  uut0/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut0/key_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.281%)  route 0.149ns (53.719%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  uut0/temp_data_reg[0]/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uut0/temp_data_reg[0]/Q
                         net (fo=4, routed)           0.149     0.249    uut0/temp_data[0]
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.028     0.277 r  uut0/key_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.277    uut0/key_byte[0]_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  uut0/key_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/key_break_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut0/key_break_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.539%)  route 0.159ns (55.461%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE                         0.000     0.000 r  uut0/key_break_reg/C
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uut0/key_break_reg/Q
                         net (fo=10, routed)          0.159     0.259    uut0/key_break
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.028     0.287 r  uut0/key_break_i_1/O
                         net (fo=1, routed)           0.000     0.287    uut0/key_break_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  uut0/key_break_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/key_data_r1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uut0/temp_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.438%)  route 0.160ns (55.562%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE                         0.000     0.000 r  uut0/key_data_r1_reg/C
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  uut0/key_data_r1_reg/Q
                         net (fo=8, routed)           0.160     0.260    uut0/key_data_r1
    SLICE_X1Y37          LUT5 (Prop_lut5_I0_O)        0.028     0.288 r  uut0/temp_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.288    uut0/temp_data[0]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  uut0/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/key_data_r1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uut0/temp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.651%)  route 0.165ns (56.349%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE                         0.000     0.000 r  uut0/key_data_r1_reg/C
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  uut0/key_data_r1_reg/Q
                         net (fo=8, routed)           0.165     0.265    uut0/key_data_r1
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.028     0.293 r  uut0/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uut0/temp_data[6]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  uut0/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





