Analysis & Synthesis report for ProA1
Thu Dec 28 09:49:47 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MCU|CU:b2v_inst1|present_state
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ramlpm:b2v_inst5|altsyncram:altsyncram_component|altsyncram_n324:auto_generated
 15. Parameter Settings for User Entity Instance: ramlpm:b2v_inst5|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 28 09:49:47 2017       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; ProA1                                       ;
; Top-level Entity Name           ; MCU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 63                                          ;
; Total pins                      ; 73                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MCU                ; ProA1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; MCU.vhd                          ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/MCU.vhd                            ;         ;
; CU.vhd                           ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/CU.vhd                             ;         ;
; MUX2TO1.vhd                      ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/MUX2TO1.vhd                        ;         ;
; pc.vhd                           ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/pc.vhd                             ;         ;
; IR.vhd                           ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/IR.vhd                             ;         ;
; alu.vhd                          ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/alu.vhd                            ;         ;
; accu.vhd                         ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/accu.vhd                           ;         ;
; ramlpm.mif                       ; yes             ; User Memory Initialization File  ; D:/software/altera/EE310_ProjectA/ramlpm.mif                         ;         ;
; ramlpm.vhd                       ; yes             ; User Wizard-Generated File       ; D:/software/altera/EE310_ProjectA/ramlpm.vhd                         ;         ;
; sp.vhd                           ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/sp.vhd                             ;         ;
; MUX3TO1.vhd                      ; yes             ; User VHDL File                   ; D:/software/altera/EE310_ProjectA/MUX3TO1.vhd                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_n324.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/software/altera/EE310_ProjectA/db/altsyncram_n324.tdf             ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 129       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 190       ;
;     -- 7 input functions                    ; 17        ;
;     -- 6 input functions                    ; 48        ;
;     -- 5 input functions                    ; 35        ;
;     -- 4 input functions                    ; 19        ;
;     -- <=3 input functions                  ; 71        ;
;                                             ;           ;
; Dedicated logic registers                   ; 63        ;
;                                             ;           ;
; I/O pins                                    ; 73        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 71        ;
; Total fan-out                               ; 1352      ;
; Average fan-out                             ; 3.32      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |MCU                                      ; 190 (10)          ; 63 (0)       ; 2048              ; 0          ; 73   ; 0            ; |MCU                                                                                 ; work         ;
;    |CU:b2v_inst1|                         ; 43 (43)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |MCU|CU:b2v_inst1                                                                    ; work         ;
;    |IR:b2v_inst3|                         ; 2 (2)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MCU|IR:b2v_inst3                                                                    ; work         ;
;    |MUX2TO1:b2v_mux|                      ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|MUX2TO1:b2v_mux                                                                 ; work         ;
;    |MUX3TO1:b2v_inst8|                    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|MUX3TO1:b2v_inst8                                                               ; work         ;
;    |accu:b2v_inst2|                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|accu:b2v_inst2                                                                  ; work         ;
;    |alu:b2v_inst|                         ; 100 (100)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|alu:b2v_inst                                                                    ; work         ;
;    |pc:b2v_inst4|                         ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|pc:b2v_inst4                                                                    ; work         ;
;    |ramlpm:b2v_inst5|                     ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MCU|ramlpm:b2v_inst5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MCU|ramlpm:b2v_inst5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_n324:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MCU|ramlpm:b2v_inst5|altsyncram:altsyncram_component|altsyncram_n324:auto_generated ; work         ;
;    |sp:b2v_inst7|                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MCU|sp:b2v_inst7                                                                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                       ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+--------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+------------+
; ramlpm:b2v_inst5|altsyncram:altsyncram_component|altsyncram_n324:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ramlpm.mif ;
+--------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MCU|ramlpm:b2v_inst5 ; ramlpm.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MCU|CU:b2v_inst1|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+
; Name                   ; present_state.RTS_3 ; present_state.RTS_2 ; present_state.RTS_1 ; present_state.JSR_3 ; present_state.JSR_2 ; present_state.JSR_1 ; present_state.POP_3 ; present_state.POP_2 ; present_state.POP_1 ; present_state.PUSH_2 ; present_state.PUSH_1 ; present_state.SP_LOAD ; present_state.class5 ; present_state.class4 ; present_state.class3_2 ; present_state.class3 ; present_state.class2 ; present_state.class1 ; present_state.fetch1 ; present_state.prep1 ; present_state.fetchu ; present_state.prepu ; present_state.start ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+
; present_state.start    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                   ;
; present_state.prepu    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 1                   ; 1                   ;
; present_state.fetchu   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                    ; 0                   ; 1                   ;
; present_state.prep1    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                    ; 0                   ; 1                   ;
; present_state.fetch1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class2   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class3   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class3_2 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class4   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.class5   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.SP_LOAD  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.PUSH_1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.PUSH_2   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.POP_1    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.POP_2    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.POP_3    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.JSR_1    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.JSR_2    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.JSR_3    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.RTS_1    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.RTS_2    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
; present_state.RTS_3    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                   ;
+------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; alu:b2v_inst|Z[7]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[0]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[1]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[2]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[3]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[4]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[5]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; alu:b2v_inst|Z[6]                                  ; alu:b2v_inst|Mux10    ; yes                    ;
; CU:b2v_inst1|AC0PC1                                ; CU:b2v_inst1|WideOr12 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MCU|pc:b2v_inst4|PC[0]~reg0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MCU|sp:b2v_inst7|SP[3]~reg0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MUX3TO1:b2v_inst8|Mux0  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; No         ; |MCU|alu:b2v_inst|Add0       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MCU|alu:b2v_inst|Add0       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ramlpm:b2v_inst5|altsyncram:altsyncram_component|altsyncram_n324:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramlpm:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ramlpm.mif           ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_n324      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ramlpm:b2v_inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 63                          ;
;     CLR               ; 23                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SLD       ; 16                          ;
; arriav_lcell_comb     ; 194                         ;
;     arith             ; 25                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 152                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 34                          ;
;         6 data inputs ; 48                          ;
; boundary_port         ; 73                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Dec 28 09:49:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c ProA1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mcu_tb.bdf
    Info (12023): Found entity 1: mcu_tb
Info (12021): Found 2 design units, including 1 entities, in source file mcu.vhd
    Info (12022): Found design unit 1: MCU-bdf_type
    Info (12023): Found entity 1: MCU
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-bdf_type
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file cu.vhd
    Info (12022): Found design unit 1: CU-behavioral
    Info (12023): Found entity 1: CU
Info (12021): Found 2 design units, including 1 entities, in source file lab7.vhd
    Info (12022): Found design unit 1: lab7-bdf_type
    Info (12023): Found entity 1: lab7
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: MUX2TO1-MUXbhv
    Info (12023): Found entity 1: MUX2TO1
Info (12021): Found 2 design units, including 1 entities, in source file seg7.vhd
    Info (12022): Found design unit 1: seg7-seg_display
    Info (12023): Found entity 1: seg7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-behav
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-InstructionRegister
    Info (12023): Found entity 1: IR
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behav
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file accu.vhd
    Info (12022): Found design unit 1: accu-Accumulator
    Info (12023): Found entity 1: accu
Info (12021): Found 2 design units, including 1 entities, in source file ramlpm.vhd
    Info (12022): Found design unit 1: ramlpm-SYN
    Info (12023): Found entity 1: ramlpm
Info (12021): Found 2 design units, including 1 entities, in source file mode.vhd
    Info (12022): Found design unit 1: MODE-MODEbhv
    Info (12023): Found entity 1: MODE
Info (12021): Found 2 design units, including 1 entities, in source file sp.vhd
    Info (12022): Found design unit 1: sp-behav
    Info (12023): Found entity 1: sp
Info (12021): Found 2 design units, including 1 entities, in source file mux3to1.vhd
    Info (12022): Found design unit 1: MUX3TO1-MUXbhv
    Info (12023): Found entity 1: MUX3TO1
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Info (12128): Elaborating entity "alu" for hierarchy "alu:b2v_inst"
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Z[0]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[1]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[2]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[3]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[4]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[5]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[6]" at alu.vhd(21)
Info (10041): Inferred latch for "Z[7]" at alu.vhd(21)
Info (12128): Elaborating entity "CU" for hierarchy "CU:b2v_inst1"
Warning (10492): VHDL Process Statement warning at CU.vhd(257): signal "NFLG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at CU.vhd(38): inferring latch(es) for signal or variable "AC0PC1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "AC0PC1" at CU.vhd(38)
Info (12128): Elaborating entity "accu" for hierarchy "accu:b2v_inst2"
Info (12128): Elaborating entity "IR" for hierarchy "IR:b2v_inst3"
Info (12128): Elaborating entity "pc" for hierarchy "pc:b2v_inst4"
Info (12128): Elaborating entity "ramlpm" for hierarchy "ramlpm:b2v_inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramlpm:b2v_inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ramlpm:b2v_inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ramlpm:b2v_inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ramlpm.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n324.tdf
    Info (12023): Found entity 1: altsyncram_n324
Info (12128): Elaborating entity "altsyncram_n324" for hierarchy "ramlpm:b2v_inst5|altsyncram:altsyncram_component|altsyncram_n324:auto_generated"
Info (12128): Elaborating entity "sp" for hierarchy "sp:b2v_inst7"
Info (12128): Elaborating entity "MUX3TO1" for hierarchy "MUX3TO1:b2v_inst8"
Warning (10631): VHDL Process Statement warning at MUX3TO1.vhd(16): inferring latch(es) for signal or variable "address", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "address[0]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[1]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[2]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[3]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[4]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[5]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[6]" at MUX3TO1.vhd(16)
Info (10041): Inferred latch for "address[7]" at MUX3TO1.vhd(16)
Info (12128): Elaborating entity "MUX2TO1" for hierarchy "MUX2TO1:b2v_mux"
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[0]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[1]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[2]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[3]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[4]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[5]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[6]" is permanently enabled
Warning (14026): LATCH primitive "MUX3TO1:b2v_inst8|address[7]" is permanently enabled
Warning (13012): Latch alu:b2v_inst|Z[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Warning (13012): Latch alu:b2v_inst|Z[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|opcode[7]
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 306 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 225 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 769 megabytes
    Info: Processing ended: Thu Dec 28 09:49:47 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:36


