in_source: |-
  ." Hello World! "
in_stdin: |-
  <no input>
out_code: !!binary |
  AAAAAAAAAAAAAAANAAAADAAAAEgAAABlAAAAbAAAAGwAAABvAAAAIAAAAFcAAABvAAAAcgAAAGwA
  AABkAAAAIQAEYIQAABEDAAIQhAAAEgMAAmGEAAgwAv/+IQT/zC2QAAAAFQ==
out_stdout: |
  LITERAL: 0
  []
  ['Hello World!']
  source LoC: 1 code instr: 9
  ============================================================
  Hello World!
out_log: |-
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   0 PC:   0/0 ADDR:   0 MEM_OUT:   0 T0:   0 T1:   0 T2:   0 T3:   0 SP: 100 	addi t0, zero, 2
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   1 PC:   1/0 ADDR:   0 MEM_OUT:   0 T0:   2 T1:   0 T2:   0 T3:   0 SP: 100 	lw t1, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   2 PC:   1/1 ADDR:   2 MEM_OUT:  12 T0:   2 T1:   0 T2:   0 T3:   0 SP: 100 	lw t1, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   3 PC:   2/0 ADDR:   2 MEM_OUT:  12 T0:   2 T1:  12 T2:   0 T3:   0 SP: 100 	addi t0, t0, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   4 PC:   3/0 ADDR:   2 MEM_OUT:  12 T0:   3 T1:  12 T2:   0 T3:   0 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   5 PC:   3/1 ADDR:   3 MEM_OUT:  72 T0:   3 T1:  12 T2:   0 T3:   0 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   6 PC:   4/0 ADDR:   3 MEM_OUT:  72 T0:   3 T1:  12 T2:   0 T3:  72 SP: 100 	addi t2, zero, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   7 PC:   5/0 ADDR:   3 MEM_OUT:  72 T0:   3 T1:  12 T2:   1 T3:  72 SP: 100 	sw t3, t2
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   8 PC:   5/1 ADDR:   1 MEM_OUT:   0 T0:   3 T1:  12 T2:   1 T3:  72 SP: 100 	sw t3, t2
  DEBUG   data_path:signal_data_memory_store output: '' << 'H'
  DEBUG   machine:simulation    STATE: NORMAL	TICK:   9 PC:   6/0 ADDR:   1 MEM_OUT:   0 T0:   3 T1:  12 T2:   1 T3:  72 SP: 100 	addi t1, t1, -1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  10 PC:   7/0 ADDR:   1 MEM_OUT:   0 T0:   3 T1:  11 T2:   1 T3:  72 SP: 100 	bne t1, zero, -5
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  11 PC:   7/1 ADDR:   1 MEM_OUT:   0 T0:   3 T1:  11 T2:   1 T3:  72 SP: 100 	bne t1, zero, -5
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  12 PC:   2/0 ADDR:   1 MEM_OUT:   0 T0:   3 T1:  11 T2:   1 T3:  72 SP: 100 	addi t0, t0, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  13 PC:   3/0 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  11 T2:   1 T3:  72 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  14 PC:   3/1 ADDR:   4 MEM_OUT: 101 T0:   4 T1:  11 T2:   1 T3:  72 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  15 PC:   4/0 ADDR:   4 MEM_OUT: 101 T0:   4 T1:  11 T2:   1 T3: 101 SP: 100 	addi t2, zero, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  16 PC:   5/0 ADDR:   4 MEM_OUT: 101 T0:   4 T1:  11 T2:   1 T3: 101 SP: 100 	sw t3, t2
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  17 PC:   5/1 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  11 T2:   1 T3: 101 SP: 100 	sw t3, t2
  DEBUG   data_path:signal_data_memory_store output: 'H' << 'e'
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  18 PC:   6/0 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  11 T2:   1 T3: 101 SP: 100 	addi t1, t1, -1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  19 PC:   7/0 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  10 T2:   1 T3: 101 SP: 100 	bne t1, zero, -5
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  20 PC:   7/1 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  10 T2:   1 T3: 101 SP: 100 	bne t1, zero, -5
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  21 PC:   2/0 ADDR:   1 MEM_OUT:   0 T0:   4 T1:  10 T2:   1 T3: 101 SP: 100 	addi t0, t0, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  22 PC:   3/0 ADDR:   1 MEM_OUT:   0 T0:   5 T1:  10 T2:   1 T3: 101 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  23 PC:   3/1 ADDR:   5 MEM_OUT: 108 T0:   5 T1:  10 T2:   1 T3: 101 SP: 100 	lw t3, t0, 0
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  24 PC:   4/0 ADDR:   5 MEM_OUT: 108 T0:   5 T1:  10 T2:   1 T3: 108 SP: 100 	addi t2, zero, 1
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  25 PC:   5/0 ADDR:   5 MEM_OUT: 108 T0:   5 T1:  10 T2:   1 T3: 108 SP: 100 	sw t3, t2
  DEBUG   machine:simulation    STATE: NORMAL	TICK:  26 PC:   5/1 ADDR:   1 MEM_OUT:   0 T0:   5 T1:  10 T2:   1 T3: 108 SP: 100 	sw t3, t2
  DEBUG   data_path:signal_data_memory_store oEOF
out_code_hex: |-
  is interrupts enabled: False
  interrupt handler address: 0
  data
    2 - 0000000C - 00000000000000000000000000001100
    3 - 00000048 - 00000000000000000000000001001000
    4 - 00000065 - 00000000000000000000000001100101
    5 - 0000006C - 00000000000000000000000001101100
    6 - 0000006C - 00000000000000000000000001101100
    7 - 0000006F - 00000000000000000000000001101111
    8 - 00000020 - 00000000000000000000000000100000
    9 - 00000057 - 00000000000000000000000001010111
   10 - 0000006F - 00000000000000000000000001101111
   11 - 00000072 - 00000000000000000000000001110010
   12 - 0000006C - 00000000000000000000000001101100
   13 - 00000064 - 00000000000000000000000001100100
   14 - 00000021 - 00000000000000000000000000100001
  instructions
    0 - 00046084 - 00000000000001000110000010000100 - addi t0, zero, 2
    1 - 00001103 - 00000000000000000001000100000011 - lw t1, t0, 0
    2 - 00021084 - 00000000000000100001000010000100 - addi t0, t0, 1
    3 - 00001203 - 00000000000000000001001000000011 - lw t3, t0, 0
    4 - 00026184 - 00000000000000100110000110000100 - addi t2, zero, 1
    5 - 00083002 - 00000000000010000011000000000010 - sw t3, t2
    6 - FFFE2104 - 11111111111111100010000100000100 - addi t1, t1, -1
    7 - FFCC2D90 - 11111111110011000010110110010000 - bne t1, zero, -5
    8 - 00000015 - 00000000000000000000000000010101 - halt
