# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/sim/fifo_AD796x.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/sim/fifo_w32_1024_r256_128.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/sim/fifo_w256_128_r32_1024.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r128_256_1/sim/fifo_w256_128_r128_256_1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/sim/fifo_ADS8686.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_mc.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ddr3_256_32_mig_sim.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/user_design/rtl/ddr3_256_32.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w128_256_r256_128/sim/fifo_w128_256_r256_128.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okTriggerOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_synchronizer.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_sync_low.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux_8to1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7961.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v" \
"../../../../fpga_XEM7310.srcs/sources_1/one_second_pulse.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_controller.v" \
"../../../../fpga_XEM7310.srcs/sources_1/clock_divider.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_data_gen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/general_clock_divide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ddr3_test.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okBTPipeIn.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v" \
"../../../../fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v" \
"../../../../fpga_XEM7310.srcs/sources_1/LPF_data_modify_fixpt.v" \
"../../../../fpga_XEM7310.srcs/sources_1/Butterworth.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/Example Design/sync_reset.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux4to1_16wide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7961_oneclk.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux8to1_32wide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w64_512_r256_128_1/sim/fifo_w64_512_r256_128_1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1" \
"../../../../fpga_XEM7310.srcs/sim_1/SPI_Master/tb_spi_top.v" \

verilog xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1" \
"../../../../fpga_XEM7310.srcs/sim_1/SPI_Master/tb_spi_wrapper.v" \
"../../../../fpga_XEM7310.srcs/sim_1/new/tb_clock_divider.v" \
"../../../../fpga_XEM7310.srcs/sim_1/new/tb_ad7961.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
