Source Block: hdl/library/axi_dmac/request_arb.v@219:229@HdlIdDef
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;
wire dest_response_ready;
wire [1:0] dest_response_resp;

Diff Content:
- 224 wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@217:227
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@215:225
wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@220:230
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;
wire dest_response_ready;
wire [1:0] dest_response_resp;
wire dest_response_resp_eot;

Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@214:224

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;

Clone Blocks 5:
hdl/library/axi_dmac/request_arb.v@222:232
wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;
wire dest_response_ready;
wire [1:0] dest_response_resp;
wire dest_response_resp_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;
wire dest_response_partial;

Clone Blocks 6:
hdl/library/axi_dmac/request_arb.v@218:228
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;
wire dest_response_ready;

Clone Blocks 7:
hdl/library/axi_dmac/request_arb.v@223:233
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;
wire dest_req_xlast;

wire dest_response_valid;
wire dest_response_ready;
wire [1:0] dest_response_resp;
wire dest_response_resp_eot;
wire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;
wire dest_response_partial;


