

================================================================
== Vivado HLS Report for 'store_output'
================================================================
* Date:           Thu Oct 25 23:32:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         3|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|      50|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      50|    120|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_107_p2       |     +    |      0|  0|  13|           4|           1|
    |exitcond_fu_101_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  22|           8|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_sig_ioackin_m_axi_output_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_output_r_WREADY   |   9|          2|    1|          2|
    |i_reg_79                               |   9|          2|    4|          8|
    |output_r_blk_n_AW                      |   9|          2|    1|          2|
    |output_r_blk_n_B                       |   9|          2|    1|          2|
    |output_r_blk_n_W                       |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  98|         21|   10|         27|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_reg_ioackin_m_axi_output_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_output_r_WREADY   |   1|   0|    1|          0|
    |i_4_reg_127                            |   4|   0|    4|          0|
    |i_reg_79                               |   4|   0|    4|          0|
    |output_oc_load_reg_137                 |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  50|   0|   50|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  store_output | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  store_output | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  store_output | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  store_output | return value |
|m_axi_output_r_AWVALID   | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWREADY   |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWADDR    | out |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWID      | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWLEN     | out |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWSIZE    | out |    3|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWBURST   | out |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWLOCK    | out |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWCACHE   | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWPROT    | out |    3|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWQOS     | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWREGION  | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_AWUSER    | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WVALID    | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WREADY    |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WDATA     | out |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WSTRB     | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WLAST     | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WID       | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_WUSER     | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARVALID   | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARREADY   |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARADDR    | out |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARID      | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARLEN     | out |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARSIZE    | out |    3|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARBURST   | out |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARLOCK    | out |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARCACHE   | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARPROT    | out |    3|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARQOS     | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARREGION  | out |    4|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_ARUSER    | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RVALID    |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RREADY    | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RDATA     |  in |   32|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RLAST     |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RID       |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RUSER     |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_RRESP     |  in |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_BVALID    |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_BREADY    | out |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_BRESP     |  in |    2|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_BID       |  in |    1|    m_axi   |    output_r   |    pointer   |
|m_axi_output_r_BUSER     |  in |    1|    m_axi   |    output_r   |    pointer   |
|output_offset            |  in |   30|   ap_none  | output_offset |    scalar    |
|output_oc_address0       | out |    4|  ap_memory |   output_oc   |     array    |
|output_oc_ce0            | out |    1|  ap_memory |   output_oc   |     array    |
|output_oc_q0             |  in |   32|  ap_memory |   output_oc   |     array    |
+-------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %output_offset)"   --->   Operation 9 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_r, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 10, [12 x i8]* @p_str10, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext = zext i30 %output_offset_read to i64"   --->   Operation 11 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_addr = getelementptr float* %output_r, i64 %sext"   --->   Operation 12 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (8.75ns)   --->   "%output_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %output_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 13 'writereq' 'output_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:78]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_4, %2 ]"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:78]   --->   Operation 16 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:78]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:78]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 20 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%output_oc_addr = getelementptr [10 x float]* %output_oc, i64 0, i64 %tmp" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 21 'getelementptr' 'output_oc_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%output_oc_load = load float* %output_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 22 'load' 'output_oc_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [5/5] (8.75ns)   --->   "%output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 23 'writeresp' 'output_addr_wr_resp' <Predicate = (exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%output_oc_load = load float* %output_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 24 'load' 'output_oc_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 25 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %output_addr, float %output_oc_load, i4 -1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 25 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:78]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 8.75>
ST_5 : Operation 27 [4/5] (8.75ns)   --->   "%output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 27 'writeresp' 'output_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 3> <Delay = 8.75>
ST_6 : Operation 28 [3/5] (8.75ns)   --->   "%output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 28 'writeresp' 'output_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 29 [2/5] (8.75ns)   --->   "%output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 29 'writeresp' 'output_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 30 [1/5] (8.75ns)   --->   "%output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:79]   --->   Operation 30 'writeresp' 'output_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:80]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_oc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_offset_read  (read             ) [ 000000000]
StgValue_10         (specinterface    ) [ 000000000]
sext                (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 001111111]
output_addr_wr_req  (writereq         ) [ 000000000]
StgValue_14         (br               ) [ 011110000]
i                   (phi              ) [ 001000000]
exitcond            (icmp             ) [ 001110000]
empty               (speclooptripcount) [ 000000000]
i_4                 (add              ) [ 011110000]
StgValue_19         (br               ) [ 000000000]
tmp                 (zext             ) [ 000000000]
output_oc_addr      (getelementptr    ) [ 000100000]
output_oc_load      (load             ) [ 000010000]
StgValue_25         (write            ) [ 000000000]
StgValue_26         (br               ) [ 011110000]
output_addr_wr_resp (writeresp        ) [ 000000000]
StgValue_31         (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_oc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_oc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="output_offset_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="30" slack="0"/>
<pin id="46" dir="0" index="1" bw="30" slack="0"/>
<pin id="47" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_writeresp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_addr_wr_req/1 output_addr_wr_resp/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_25_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="3"/>
<pin id="61" dir="0" index="2" bw="32" slack="1"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_oc_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_oc_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_oc_load/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="1"/>
<pin id="81" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_addr_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exitcond_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_4_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="output_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_4_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="output_oc_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_oc_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="output_oc_load_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_oc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="42" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="44" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="94" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="83" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="83" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="121"><net_src comp="94" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="130"><net_src comp="107" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="135"><net_src comp="66" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="140"><net_src comp="73" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {1 2 4 5 6 7 8 }
 - Input state : 
	Port: store_output : output_r | {}
	Port: store_output : output_offset | {1 }
	Port: store_output : output_oc | {2 3 }
  - Chain level:
	State 1
		output_addr : 1
		output_addr_wr_req : 2
	State 2
		exitcond : 1
		i_4 : 1
		StgValue_19 : 2
		tmp : 1
		output_oc_addr : 2
		output_oc_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           i_4_fu_107          |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        exitcond_fu_101        |    0    |    9    |
|----------|-------------------------------|---------|---------|
|   read   | output_offset_read_read_fu_44 |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_50      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    StgValue_25_write_fu_58    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |           sext_fu_90          |    0    |    0    |
|          |           tmp_fu_113          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    22   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_4_reg_127     |    4   |
|       i_reg_79       |    4   |
|  output_addr_reg_118 |   32   |
|output_oc_addr_reg_132|    4   |
|output_oc_load_reg_137|   32   |
+----------------------+--------+
|         Total        |   76   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_50 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_50 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_73  |  p0  |   2  |   4  |    8   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   74   ||  5.307  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   18   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   76   |   40   |
+-----------+--------+--------+--------+
