

================================================================
== Vitis HLS Report for 'Block_krnl_LZW_exit1_proc'
================================================================
* Date:           Thu Dec  7 19:36:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.637 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |p_out_0_fu_32_p2  |         +|   0|  0|  71|          64|           3|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  73|          65|           4|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_done          |   9|          2|    1|          2|
    |ap_return_0      |   9|          2|    1|          2|
    |ap_return_1      |   9|          2|   64|        128|
    |send_data_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  36|          8|   67|        134|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |   1|   0|    1|          0|
    |ap_return_1_preg  |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  67|   0|   67|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_return_0        |  out|    1|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|ap_return_1        |  out|   64|  ap_ctrl_hs|  Block_krnl_LZW_.exit1_proc|  return value|
|send_data_dout     |   in|   64|     ap_fifo|                   send_data|       pointer|
|send_data_empty_n  |   in|    1|     ap_fifo|                   send_data|       pointer|
|send_data_read     |  out|    1|     ap_fifo|                   send_data|       pointer|
+-------------------+-----+-----+------------+----------------------------+--------------+

