{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493850933738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493850933772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 17:35:33 2017 " "Processing started: Wed May 03 17:35:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493850933772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850933772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850933788 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493850936873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493850987856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Follower " "Found entity 1: Follower" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850987948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850987948 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cmd_cntrl.sv " "Can't analyze file -- file cmd_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493850987976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/GitHub/ECE551-Project/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850987996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850987996 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_rcv.sv " "Can't analyze file -- file UART_rcv.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493850988023 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_mstr16.sv " "Can't analyze file -- file SPI_mstr16.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493850988051 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm8.sv " "Can't analyze file -- file pwm8.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493850988079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850988087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850988087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motor_cntrl.sv " "Can't analyze file -- file motor_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493850988117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file motion_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_cntrl " "Found entity 1: motion_cntrl" {  } { { "motion_cntrl.sv" "" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850988130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850988130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcode " "Found entity 1: barcode" {  } { { "barcode.sv" "" { Text "I:/GitHub/ECE551-Project/barcode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850988138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850988138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "I:/GitHub/ECE551-Project/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850988150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850988150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/GitHub/ECE551-Project/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850988158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850988158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go follower.v(55) " "Verilog HDL Implicit Net warning at follower.v(55): created implicit net for \"go\"" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/follower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850988158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Follower " "Elaborating entity \"Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493850988795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iCORE " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iCORE\"" {  } { { "follower.v" "iCORE" { Text "I:/GitHub/ECE551-Project/follower.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "go GO cmd_cntrl.v(6) " "Verilog HDL Declaration information at cmd_cntrl.v(6): object \"go\" differs only in case from object \"GO\" in the same scope" {  } { { "cmd_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/cmd_cntrl.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493850989127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_cntrl.v 1 1 " "Using design file cmd_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cntrl " "Found entity 1: cmd_cntrl" {  } { { "cmd_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/cmd_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850989128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493850989128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cntrl dig_core:iCORE\|cmd_cntrl:iCMD " "Elaborating entity \"cmd_cntrl\" for hierarchy \"dig_core:iCORE\|cmd_cntrl:iCMD\"" {  } { { "dig_core.sv" "iCMD" { Text "I:/GitHub/ECE551-Project/dig_core.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmd_cntrl.v(61) " "Verilog HDL assignment warning at cmd_cntrl.v(61): truncated value with size 32 to match size of target (1)" {  } { { "cmd_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/cmd_cntrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989222 "|Follower|dig_core:iCORE|cmd_cntrl:iCMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_cntrl dig_core:iCORE\|motion_cntrl:iMTN " "Elaborating entity \"motion_cntrl\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\"" {  } { { "dig_core.sv" "iMTN" { Text "I:/GitHub/ECE551-Project/dig_core.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 motion_cntrl.sv(331) " "Verilog HDL assignment warning at motion_cntrl.sv(331): truncated value with size 32 to match size of target (3)" {  } { { "motion_cntrl.sv" "" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989717 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 motion_cntrl.sv(341) " "Verilog HDL assignment warning at motion_cntrl.sv(341): truncated value with size 32 to match size of target (2)" {  } { { "motion_cntrl.sv" "" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989718 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 motion_cntrl.sv(352) " "Verilog HDL assignment warning at motion_cntrl.sv(352): truncated value with size 32 to match size of target (12)" {  } { { "motion_cntrl.sv" "" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989718 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 motion_cntrl.sv(363) " "Verilog HDL assignment warning at motion_cntrl.sv(363): truncated value with size 32 to match size of target (5)" {  } { { "motion_cntrl.sv" "" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989718 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU " "Elaborating entity \"alu\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\"" {  } { { "motion_cntrl.sv" "iALU" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm8.v 1 1 " "Using design file pwm8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm8 " "Found entity 1: pwm8" {  } { { "pwm8.v" "" { Text "I:/GitHub/ECE551-Project/pwm8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850989888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493850989888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm8 dig_core:iCORE\|motion_cntrl:iMTN\|pwm8:pwm_IR " "Elaborating entity \"pwm8\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\|pwm8:pwm_IR\"" {  } { { "motion_cntrl.sv" "pwm_IR" { Text "I:/GitHub/ECE551-Project/motion_cntrl.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm8.v(15) " "Verilog HDL assignment warning at pwm8.v(15): truncated value with size 32 to match size of target (8)" {  } { { "pwm8.v" "" { Text "I:/GitHub/ECE551-Project/pwm8.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989900 "|Follower|dig_core:iCORE|motion_cntrl:iMTN|pwm8:pwm_IR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm8.v(26) " "Verilog HDL assignment warning at pwm8.v(26): truncated value with size 32 to match size of target (1)" {  } { { "pwm8.v" "" { Text "I:/GitHub/ECE551-Project/pwm8.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989900 "|Follower|dig_core:iCORE|motion_cntrl:iMTN|pwm8:pwm_IR"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rcv.v 1 1 " "Using design file uart_rcv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/uart_rcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850989957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493850989957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/GitHub/ECE551-Project/follower.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850989958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rcv.v(44) " "Verilog HDL assignment warning at uart_rcv.v(44): truncated value with size 32 to match size of target (12)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/uart_rcv.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989959 "|Follower|uart_rcv:iCMD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rcv.v(56) " "Verilog HDL assignment warning at uart_rcv.v(56): truncated value with size 32 to match size of target (4)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/uart_rcv.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850989959 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_lft PWM_lft motor_cntrl.v(14) " "Verilog HDL Declaration information at motor_cntrl.v(14): object \"pwm_lft\" differs only in case from object \"PWM_lft\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493850990094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_rht PWM_rht motor_cntrl.v(14) " "Verilog HDL Declaration information at motor_cntrl.v(14): object \"pwm_rht\" differs only in case from object \"PWM_rht\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493850990095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850990095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493850990095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/GitHub/ECE551-Project/follower.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850990096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(25) " "Verilog HDL assignment warning at motor_cntrl.v(25): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990096 "|Follower|motor_cntrl:iMTR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(26) " "Verilog HDL assignment warning at motor_cntrl.v(26): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990096 "|Follower|motor_cntrl:iMTR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_cntrl:iMTR\|pwm:PWM_lft " "Elaborating entity \"pwm\" for hierarchy \"motor_cntrl:iMTR\|pwm:PWM_lft\"" {  } { { "motor_cntrl.v" "PWM_lft" { Text "I:/GitHub/ECE551-Project/motor_cntrl.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850990159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm.sv(15) " "Verilog HDL assignment warning at pwm.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/pwm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990275 "|Follower|motor_cntrl:iMTR|pwm:PWM_lft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.sv(26) " "Verilog HDL assignment warning at pwm.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/pwm.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990275 "|Follower|motor_cntrl:iMTR|pwm:PWM_lft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcode barcode:iBC " "Elaborating entity \"barcode\" for hierarchy \"barcode:iBC\"" {  } { { "follower.v" "iBC" { Text "I:/GitHub/ECE551-Project/follower.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850990277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 barcode.sv(33) " "Verilog HDL assignment warning at barcode.sv(33): truncated value with size 32 to match size of target (22)" {  } { { "barcode.sv" "" { Text "I:/GitHub/ECE551-Project/barcode.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990278 "|Follower|barcode:iBC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 barcode.sv(45) " "Verilog HDL assignment warning at barcode.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "barcode.sv" "" { Text "I:/GitHub/ECE551-Project/barcode.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990278 "|Follower|barcode:iBC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "follower.v" "iA2D" { Text "I:/GitHub/ECE551-Project/follower.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850990376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_mstr16.v 1 1 " "Using design file spi_mstr16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr16 " "Found entity 1: SPI_mstr16" {  } { { "spi_mstr16.v" "" { Text "I:/GitHub/ECE551-Project/spi_mstr16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850990457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493850990457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr16 A2D_intf:iA2D\|SPI_mstr16:iSPI " "Elaborating entity \"SPI_mstr16\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr16:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "I:/GitHub/ECE551-Project/A2D_intf.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850990458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_mstr16.v(38) " "Verilog HDL assignment warning at spi_mstr16.v(38): truncated value with size 32 to match size of target (5)" {  } { { "spi_mstr16.v" "" { Text "I:/GitHub/ECE551-Project/spi_mstr16.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990459 "|Follower|A2D_intf:iA2D|SPI_mstr16:iSPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_mstr16.v(40) " "Verilog HDL assignment warning at spi_mstr16.v(40): truncated value with size 32 to match size of target (5)" {  } { { "spi_mstr16.v" "" { Text "I:/GitHub/ECE551-Project/spi_mstr16.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493850990459 "|Follower|A2D_intf:iA2D|SPI_mstr16:iSPI"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "I:/GitHub/ECE551-Project/alu.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493850993357 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493850993357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|lpm_mult:Mult0\"" {  } { { "alu.sv" "" { Text "I:/GitHub/ECE551-Project/alu.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850994085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|lpm_mult:Mult0 " "Instantiated megafunction \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:iALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493850994086 ""}  } { { "alu.sv" "" { Text "I:/GitHub/ECE551-Project/alu.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493850994086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "I:/GitHub/ECE551-Project/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493850994334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850994334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_mstr16.v" "" { Text "I:/GitHub/ECE551-Project/spi_mstr16.v" 20 -1 0 } } { "barcode.sv" "" { Text "I:/GitHub/ECE551-Project/barcode.sv" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493850995365 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493850995366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493850996063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493850997558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/GitHub/ECE551-Project/Follower.map.smsg " "Generated suppressed messages file I:/GitHub/ECE551-Project/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493850998193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493850999676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493850999676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "758 " "Implemented 758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493851001485 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493851001485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "729 " "Implemented 729 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493851001485 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1493851001485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493851001485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493851001625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 17:36:41 2017 " "Processing ended: Wed May 03 17:36:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493851001625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493851001625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493851001625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493851001625 ""}
