// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2021 NXP
 */

/dts-v1/;

#include "imx8ulp.dtsi"
#include "imx8ulp-rpmsg.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "NXP i.MX8ULP ROM2620-ED91";
	compatible = "fsl,imx8ulp-evk", "fsl,imx8ulp";

	chosen {
		stdout-path = &lpuart5;
	};

	/* ends a byte before C0000000 */
	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x40000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* 440MB to 220MB */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x0DC00000>;
			linux,cma-default;
		};

		m33_reserved: m33_noncacheable_section@a8600000 {
			reg = <0 0xa8600000 0 0x1000000>;
			no-map;
		};

		rsc_table: rsc-table@1fff8000{
			reg = <0 0x1fff8000 0 0x1000>;
			no-map;
		};

		/* 224MB offset - 16MB */
		dsp_reserved: dsp_reserved@8e000000 {
			reg = <0 0x8e000000 0 0x1000000>;
			no-map;
		};

		/* 240MB offset - 14.9MB */
		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x8f000000 0 0xef0000>;
			no-map;
		};

		/* 254.9375MB offset - some KB */
		dsp_vdev0vring0: vdev0vring0@8fef0000 {
			reg = <0 0x8fef0000 0 0x8000>;
			no-map;
		};

		/* 254.9687MB offset - some KB */
		dsp_vdev0vring1: vdev0vring1@8fef8000 {
			reg = <0 0x8fef8000 0 0x8000>;
			no-map;
		};

		/* 255MB offset - 1MB */
		dsp_vdev0buffer: vdev0buffer@8ff00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x8ff00000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@90000000 {
			compatible = "shared-dma-pool";
			reg = <0 0x90000000 0 0x100000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@aff00000 {
			reg = <0 0xaff00000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@aff08000 {
			reg = <0 0xaff08000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@aff10000 {
			reg = <0 0xaff10000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@aff18000 {
			reg = <0 0xaff18000 0 0x8000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a8400000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa8400000 0 0x100000>;
			no-map;
		};
	};

	clock_ext_rmii: clock-ext-rmii {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "ext_rmii_clk";
		#clock-cells = <0>;
	};

	lt9211_1v8: regulator-lt9211 {
		compatible = "regulator-fixed";
		regulator-name = "LVDS_BRIDGE";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		regulator-name = "SD_CARD";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	usdhc2_pwrseq: usdhc2_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpiof 26 GPIO_ACTIVE_LOW>;
	};

	lvds_panel {
		compatible = "panel-lvds";
		width-mm = <170>;
		height-mm = <110>;
		backlight = <&lvds_panel_bl>;
		enable-gpios = <&gpiod 20 GPIO_ACTIVE_HIGH>;
		data-mapping = "vesa-24";

		panel-timing {
			clock-frequency = <33000000>;
			hactive = <800>;
			vactive = <480>;
			hsync-len = <72>;
			hfront-porch = <24>;
			hback-porch = <104>;
			vsync-len = <10>;
			vfront-porch = <3>;
			vback-porch = <57>;
		};

		port {
			panel_in_lvds: endpoint {
				remote-endpoint = <&lvds_out>;
			};
		};
	};

	lvds_panel_bl: bl {
		compatible = "pwm-backlight";
		pwms = <&tpm8 1 1000000 0>;
		enable-gpios = <&gpiod 21 GPIO_ACTIVE_HIGH>;
		brightness-levels = <0 25 50 75 100>;
		default-brightness-level = <100>;
	};
};

&mu {
	status = "okay";
};

&mu3 {
	status = "okay";
};

&ele_mu {
	memory-region = <&ele_reserved>;
};

&epxp {
	status = "okay";
};

&per_bridge5 {
	tpm8: tpm@2da80000 {
		compatible = "fsl,imx7ulp-pwm";
		reg = <0x2da80000 0x10000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tpm8>;
		clocks = <&pcc5 IMX8ULP_CLK_TPM8>;
		clock-names = "ipg";
		assigned-clocks = <&pcc5 IMX8ULP_CLK_TPM8>;
		assigned-clock-parents =  <&cgc1 IMX8ULP_CLK_SOSC_DIV2>;
		assigned-clock-rates = <24000000>;
		#pwm-cells = <3>;
		status = "okay";
	};
};

&dcnano {
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";

	ports {
		port@1 {
			reg = <1>;

			dsi_out: endpoint {
				remote-endpoint = <&dsi_in>;
			};
		};
	};
};

&dsp {
	assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>, <&cgc2 IMX8ULP_CLK_HIFI_DIVCORE>;
	assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4_PFD0>;
	assigned-clock-rates = <0>, <475200000>;
	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
			<&dsp_vdev0vring1>, <&dsp_reserved>;
	status = "okay";
};

&cm33 {
	ipc-only;
	rsc-da=<0x1fff8000>;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu 0 1
			&mu 1 1
			&mu 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

&lpuart4 {
	/* UART A */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart4>;
	pinctrl-1 = <&pinctrl_lpuart4>;
	status = "okay";
};

&lpuart5 {
	/* A35 console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "okay";
};

&lpuart6 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart6>;
	pinctrl-1 = <&pinctrl_lpuart6>;
	status = "okay";
};

&i2c_rpbus_0 {
	/* CAM i2c */
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
};

&lpi2c6 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c6>;
	pinctrl-1 = <&pinctrl_lpi2c6>;
	status = "okay";

	lvds-bridge@2d {
		compatible = "lontium,lt9211";
		reg = <0x2d>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvdsbridge &pinctrl_lvdspanel>;
		vccio-supply = <&lt9211_1v8>;
		reset-gpios = <&gpiof 7 GPIO_ACTIVE_HIGH>;
		ports {
			port@0 {
				reg = <0>;
				dsi_in: endpoint {
					remote-endpoint = <&dsi_out>;
				};
			};

			port@2 {
				reg = <2>;
				lvds_out: endpoint {
					remote-endpoint = <&panel_in_lvds>;
				};
			};
		};
	};
};

&lpi2c7 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c7>;
	pinctrl-1 = <&pinctrl_lpi2c7>;
	status = "disabled";
};

&usbotg1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid1>;
	pinctrl-1 = <&pinctrl_otgid1>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
	status = "okay";
};

&usbphy1 {
	status = "okay";
	fsl,tx-d-cal = <110>;
};

&usbmisc1 {
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid2>;
	pinctrl-1 = <&pinctrl_otgid2>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
	status = "okay";
};

&usbphy2 {
	status = "okay";
	fsl,tx-d-cal = <110>;
};

&usbmisc2 {
	status = "okay";
};

&usdhc0 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	pinctrl-3 = <&pinctrl_usdhc0>;
	non-removable;
	bus-width = <8>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc2_pte>;
	pinctrl-1 = <&pinctrl_usdhc2_pte>;
	pinctrl-2 = <&pinctrl_usdhc2_pte>;
	pinctrl-3 = <&pinctrl_usdhc2_pte>;
	mmc-pwrseq = <&usdhc2_pwrseq>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	max-frequency = <100000000>;
	bus-width = <4>;
	keep-power-in-suspend;
	no-1-8-v;
	wp-gpios = <&gpiof 27 GPIO_ACTIVE_HIGH>;
	cd-gpios = <&gpiof 28 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_enet>;
	pinctrl-1 = <&pinctrl_enet>;
	clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>,
		 <&pcc4 IMX8ULP_CLK_ENET>,
		 <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>,
		 <&clock_ext_rmii>;
	clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
	assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>;
	assigned-clock-parents = <&clock_ext_rmii>;
	phy-mode = "rmii";
	phy-handle = <&ethphy>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@1 {
			reg = <1>;
			micrel,led-mode = <1>;
		};
	};
};

&iomuxc1 {
	pinctrl_tpm8: tpm8grp {
		fsl,pins = <
			MX8ULP_PAD_PTD19__TPM8_CH1      0x42
		>;
	};

	pinctrl_lpuart4: lpuart4grp {
		fsl,pins = <
			MX8ULP_PAD_PTF8__LPUART4_CTS_B	0x3
			MX8ULP_PAD_PTF9__LPUART4_RTS_B	0x3
			MX8ULP_PAD_PTF10__LPUART4_TX	0x3
			MX8ULP_PAD_PTF11__LPUART4_RX	0x3
		>;
	};

	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE6__LPUART5_TX	    0x3
			MX8ULP_PAD_PTE7__LPUART5_RX	    0x3
		>;
	};

	pinctrl_lpuart6: lpuart6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE10__LPUART6_TX	0x3
			MX8ULP_PAD_PTE11__LPUART6_RX	0x3
		>;
	};

	pinctrl_lpi2c6: lpi2c6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE8__LPI2C6_SCL	    0x20
			MX8ULP_PAD_PTE9__LPI2C6_SDA	    0x20
		>;
	};

	pinctrl_lpi2c7: lpi2c7grp {
		fsl,pins = <
			MX8ULP_PAD_PTE12__LPI2C7_SCL	0x20
			MX8ULP_PAD_PTE13__LPI2C7_SDA	0x20
		>;
	};

	pinctrl_otgid1: usb1grp {
		fsl,pins = <
			MX8ULP_PAD_PTF2__USB0_ID	0x10003
			MX8ULP_PAD_PTF4__USB0_OC	0x10003
		>;
	};

	pinctrl_otgid2: usb2grp {
		fsl,pins = <
			MX8ULP_PAD_PTF0__USB1_ID	0x10003
			MX8ULP_PAD_PTF6__USB1_OC	0x10003
		>;
	};

	pinctrl_lvdsbridge: lvdsbridgegrp {
		fsl,pins = <
			MX8ULP_PAD_PTF7__PTF7		0x2
		>;
	};

	pinctrl_lvdspanel: lvdspanelgrp {
		fsl,pins = <
			MX8ULP_PAD_PTD20__PTD20		0x2
			MX8ULP_PAD_PTD21__PTD21		0x2
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD0__SDHC0_RESET_B	0x3
			MX8ULP_PAD_PTD1__SDHC0_CMD	    0x3
			MX8ULP_PAD_PTD2__SDHC0_CLK	0x10002
			MX8ULP_PAD_PTD3__SDHC0_D7	    0x3
			MX8ULP_PAD_PTD4__SDHC0_D6	    0x3
			MX8ULP_PAD_PTD5__SDHC0_D5	    0x3
			MX8ULP_PAD_PTD6__SDHC0_D4	    0x3
			MX8ULP_PAD_PTD7__SDHC0_D3	    0x3
			MX8ULP_PAD_PTD8__SDHC0_D2	    0x3
			MX8ULP_PAD_PTD9__SDHC0_D1	    0x3
			MX8ULP_PAD_PTD10__SDHC0_D0	    0x3
			MX8ULP_PAD_PTD11__SDHC0_DQS	0x10002
		>;
	};

	pinctrl_usdhc2_pte: usdhc2ptegrp {
		fsl,pins = <
			MX8ULP_PAD_PTE0__SDHC2_D1	    0x3
			MX8ULP_PAD_PTE1__SDHC2_D0	    0x3
			MX8ULP_PAD_PTE2__SDHC2_CLK	0x10002
			MX8ULP_PAD_PTE3__SDHC2_CMD	    0x3
			MX8ULP_PAD_PTE4__SDHC2_D3	    0x3
			MX8ULP_PAD_PTE5__SDHC2_D2	    0x3
			MX8ULP_PAD_PTF26__SDHC2_RESET_B	0x3
			MX8ULP_PAD_PTF27__SDHC2_WP	    0x2
			MX8ULP_PAD_PTF28__SDHC2_CD	    0x3
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX8ULP_PAD_PTE14__ENET0_MDIO	0x43
			MX8ULP_PAD_PTE15__ENET0_MDC	    0x43
			MX8ULP_PAD_PTE16__ENET0_TXEN	0x43
			MX8ULP_PAD_PTE17__ENET0_RXER	0x43
			MX8ULP_PAD_PTE18__ENET0_CRS_DV	0x43
			MX8ULP_PAD_PTE19__ENET0_REFCLK	0x43
			MX8ULP_PAD_PTE20__ENET0_RXD1	0x43
			MX8ULP_PAD_PTE21__ENET0_RXD0	0x43
			MX8ULP_PAD_PTE22__ENET0_TXD1	0x43
			MX8ULP_PAD_PTE23__ENET0_TXD0	0x43
		>;
	};
};
