#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jul 30 22:30:25 2022
# Process ID: 16776
# Current directory: H:/Xilinx2019.1/lly/ZYNQ_Helloworld
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16588 H:\Xilinx2019.1\lly\ZYNQ_Helloworld\ZYNQ_Helloworld.xpr
# Log file: H:/Xilinx2019.1/lly/ZYNQ_Helloworld/vivado.log
# Journal file: H:/Xilinx2019.1/lly/ZYNQ_Helloworld\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 775.395 ; gain = 166.711
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ZYNQ_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1216.246 ; gain = 169.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/.Xil/Vivado-16776-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (1#1) [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/.Xil/Vivado-16776-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 62 connections declared, but only 34 given [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (2#1) [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (3#1) [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.199 ; gain = 210.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.199 ; gain = 210.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.199 ; gain = 210.633
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/constrs_1/new/HELLO_CO.xdc]
Finished Parsing XDC File [H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/constrs_1/new/HELLO_CO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1438.914 ; gain = 392.348
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1438.914 ; gain = 610.016
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/constrs_1/new/HELLO_CO.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/constrs_1/new/HELLO_CO.xdc
file delete -force H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/constrs_1/new/HELLO_CO.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jul 30 22:32:06 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.runs/synth_1/runme.log
[Sat Jul 30 22:32:06 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.runs/impl_1/runme.log
file mkdir H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk
file copy -force H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.runs/impl_1/ZYNQ_wrapper.sysdef H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk -hwspec H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk -hwspec H:/Xilinx2019.1/lly/ZYNQ_Helloworld/ZYNQ_Helloworld.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 30 22:49:38 2022...
