Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 15:37:08 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     56          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (344)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.608        0.000                      0                  312        0.258        0.000                      0                  312        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.608        0.000                      0                  312        0.258        0.000                      0                  312        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.589%)  route 2.539ns (75.411%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.719     5.322    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.168     6.945    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     7.069 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.780     7.850    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.974 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.591     8.565    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  ff0/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.689    ff0/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.032    10.297    ff0/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.828ns (24.972%)  route 2.488ns (75.027%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.719     5.322    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.168     6.945    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     7.069 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.780     7.850    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.974 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.540     8.513    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.637 r  ff0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.637    ff0/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.601    10.024    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.300    
                         clock uncertainty           -0.035    10.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.032    10.296    ff0/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.828ns (24.995%)  route 2.485ns (75.005%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.719     5.322    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.168     6.945    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     7.069 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.780     7.850    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.974 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.537     8.510    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.634 r  ff0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.634    ff0/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.601    10.024    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.300    
                         clock uncertainty           -0.035    10.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.034    10.298    ff0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.823ns (25.308%)  route 2.429ns (74.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.581     7.613    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.737 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.710     8.448    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I3_O)        0.119     8.567 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.567    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.601    10.024    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  ff0/clk_cycle_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)        0.050    10.297    ff0/clk_cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.906%)  route 2.123ns (75.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.462     7.494    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.618 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.523     8.141    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.202    10.046    ff0/last_triggers_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.906%)  route 2.123ns (75.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.462     7.494    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.618 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.523     8.141    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.202    10.046    ff0/last_triggers_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.906%)  route 2.123ns (75.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.462     7.494    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.618 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.523     8.141    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.202    10.046    ff0/last_triggers_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.828ns (27.621%)  route 2.170ns (72.379%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.581     7.613    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.737 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.451     8.188    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.124     8.312 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.312    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  ff0/clk_cycle_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.034    10.282    ff0/clk_cycle_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.704ns (25.282%)  route 2.081ns (74.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.462     7.494    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.618 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.481     8.099    ff0/last_triggers
    SLICE_X2Y92          FDRE                                         r  ff0/last_triggers_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604    10.027    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff0/last_triggers_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.164    10.102    ff0/last_triggers_reg[3]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.704ns (25.282%)  route 2.081ns (74.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.712     5.315    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.138     6.909    ff0/last_triggers_reg[5]_0[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.033 r  ff0/last_triggers[5]_i_2/O
                         net (fo=3, routed)           0.462     7.494    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.618 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.481     8.099    ff0/last_triggers
    SLICE_X2Y92          FDRE                                         r  ff0/last_triggers_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604    10.027    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff0/last_triggers_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.164    10.102    ff0/last_triggers_reg[4]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ff0/FSM_sequential_current_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/REACTION_TIME_COUNT_RSET_OUT_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.389ns  (logic 0.195ns (50.067%)  route 0.194ns (49.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.602     6.521    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  ff0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=21, routed)          0.194     6.862    ff0/current_state__0[2]
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.049     6.911 r  ff0/REACTION_TIME_COUNT_RSET_OUT_i_3/O
                         net (fo=1, routed)           0.000     6.911    ff0/REACTION_TIME_COUNT_RSET_OUT_i_3_n_0
    SLICE_X7Y93          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.874     7.039    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.538    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.114     6.652    ff0/REACTION_TIME_COUNT_RSET_OUT_reg
  -------------------------------------------------------------------
                         required time                         -6.652    
                         arrival time                           6.911    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.598     1.517    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ff20/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff20/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.776    ff20/debounce_counter_reg[11]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  ff20/debounce_counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.884    ff20/debounce_counter_reg[8]_i_1__2_n_4
    SLICE_X1Y82          FDRE                                         r  ff20/debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.869     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ff20/debounce_counter_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ff20/debounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.599     1.518    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff20/debounce_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff20/debounce_counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.777    ff20/debounce_counter_reg[15]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  ff20/debounce_counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.885    ff20/debounce_counter_reg[12]_i_1__2_n_4
    SLICE_X1Y83          FDRE                                         r  ff20/debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.870     2.035    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff20/debounce_counter_reg[15]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ff20/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.600     1.519    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.778    ff20/debounce_counter_reg[19]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  ff20/debounce_counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.886    ff20/debounce_counter_reg[16]_i_1__2_n_4
    SLICE_X1Y84          FDRE                                         r  ff20/debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.871     2.036    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  ff20/debounce_counter_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ff20/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.596     1.515    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  ff20/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ff20/debounce_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.774    ff20/debounce_counter_reg[3]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ff20/debounce_counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.882    ff20/debounce_counter_reg[0]_i_2__2_n_4
    SLICE_X1Y80          FDRE                                         r  ff20/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.867     2.032    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  ff20/debounce_counter_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    ff20/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.597     1.516    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  ff20/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff20/debounce_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.775    ff20/debounce_counter_reg[7]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  ff20/debounce_counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.883    ff20/debounce_counter_reg[4]_i_1__2_n_4
    SLICE_X1Y81          FDRE                                         r  ff20/debounce_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.868     2.033    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  ff20/debounce_counter_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    ff20/debounce_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.601     1.520    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff20/debounce_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff20/debounce_counter_reg[31]/Q
                         net (fo=2, routed)           0.120     1.782    ff20/debounce_counter_reg[31]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff20/debounce_counter_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.890    ff20/debounce_counter_reg[28]_i_1__2_n_4
    SLICE_X1Y87          FDRE                                         r  ff20/debounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.873     2.038    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff20/debounce_counter_reg[31]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    ff20/debounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.600     1.519    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff20/debounce_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff20/debounce_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.781    ff20/debounce_counter_reg[27]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff20/debounce_counter_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.889    ff20/debounce_counter_reg[24]_i_1__2_n_4
    SLICE_X1Y86          FDRE                                         r  ff20/debounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.872     2.037    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff20/debounce_counter_reg[27]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff20/debounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.600     1.519    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff20/debounce_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff20/debounce_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.781    ff20/debounce_counter_reg[23]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff20/debounce_counter_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.889    ff20/debounce_counter_reg[20]_i_1__2_n_4
    SLICE_X1Y85          FDRE                                         r  ff20/debounce_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.872     2.037    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff20/debounce_counter_reg[23]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    ff20/debounce_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.575     1.494    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.784    ff1/count_reg[10]
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  ff1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    ff1/count_reg[8]_i_1_n_5
    SLICE_X10Y94         FDRE                                         r  ff1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.846     2.011    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134     1.628    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     ff0/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     ff0/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     ff0/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.803ns  (logic 4.521ns (41.843%)  route 6.283ns (58.157%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.920     2.398    ff3/count_reg[2]_0[1]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.323     2.721 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.363     7.084    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    10.803 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.803    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.412ns  (logic 4.347ns (46.192%)  route 5.064ns (53.808%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.920     2.398    ff3/count_reg[2]_0[1]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.295     2.693 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.144     5.837    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.412 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.412    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.561ns (49.990%)  route 4.562ns (50.010%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          2.061     2.539    ff3/count_reg[2]_0[1]
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.323     2.862 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.501     5.363    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     9.123 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.123    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.326ns (48.072%)  route 4.673ns (51.927%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.795     2.273    ff3/count_reg[2]_0[1]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.295     2.568 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.878     5.446    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.000 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.000    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.292ns  (logic 4.325ns (52.160%)  route 3.967ns (47.840%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.661     2.139    ff3/count_reg[2]_0[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.295     2.434 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.306     4.740    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.292 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.292    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.309ns (52.016%)  route 3.975ns (47.984%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          2.061     2.539    ff3/count_reg[2]_0[1]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.295     2.834 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913     4.748    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.283 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.283    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.553ns (55.991%)  route 3.579ns (44.009%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.661     2.139    ff3/count_reg[2]_0[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.321     2.460 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.918     4.378    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.754     8.132 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.132    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.202ns (56.051%)  route 3.295ns (43.949%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          LDCE                         0.000     0.000 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X6Y94          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.295     3.920    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.497 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.497    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.309ns (58.123%)  route 3.104ns (41.877%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          0.957     1.435    ff3/count_reg[2]_0[1]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.295     1.730 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.147     3.877    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.413 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.413    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 4.180ns (56.922%)  route 3.164ns (43.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          LDCE                         0.000     0.000 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X6Y94          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.164     3.789    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.344 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.344    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff1/tick_reg__0_n_0
    SLICE_X13Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff1/tick_i_1__0_n_0
    SLICE_X13Y93         FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE                         0.000     0.000 r  ff9/count_reg[0]/C
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/count_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    ff9/count_reg[0]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.311 r  ff9/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    ff9/minusOp[2]
    SLICE_X2Y93          FDCE                                         r  ff9/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.171     0.312    ff13/Q[3]
    SLICE_X9Y87          FDRE                                         r  ff13/current_rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff1/count_reg[0]/Q
                         net (fo=8, routed)           0.127     0.268    ff4/ff1/Q[0]
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.045     0.313 r  ff4/ff1/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.313    ff4/ff1/count[1]_i_1__1_n_0
    SLICE_X12Y94         FDCE                                         r  ff4/ff1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE                         0.000     0.000 r  ff9/count_reg[0]/C
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/count_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    ff9/count_reg[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.048     0.314 r  ff9/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.314    ff9/minusOp[3]
    SLICE_X2Y93          FDCE                                         r  ff9/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff1/count_reg[0]/Q
                         net (fo=8, routed)           0.127     0.268    ff4/ff1/Q[0]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.048     0.316 r  ff4/ff1/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.316    ff4/ff1/count[2]_i_1__2_n_0
    SLICE_X12Y94         FDCE                                         r  ff4/ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.138     0.279    ff4/ff3/tick_reg__0_n_0
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.324    ff4/ff3/tick_i_1__2_n_0
    SLICE_X9Y96          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.248%)  route 0.137ns (41.752%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg/C
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff1/tick_reg/Q
                         net (fo=9, routed)           0.137     0.283    ff4/ff1/tick_1
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    ff4/ff1/tick__0_i_1__0_n_0
    SLICE_X12Y93         FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE                         0.000     0.000 r  ff9/TIMER_FINISHED_reg/C
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/TIMER_FINISHED_reg/Q
                         net (fo=5, routed)           0.144     0.285    ff9/TIMER_FINISHED_reg_0[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.330    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X5Y93          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.132%)  route 0.158ns (45.868%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[0]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.158     0.299    ff13/Q[0]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.045     0.344 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.344    ff13/p_0_out__0[7]
    SLICE_X10Y88         FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.701ns  (logic 4.138ns (53.736%)  route 3.563ns (46.264%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.723    10.326    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  ff0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=21, routed)          1.007    11.792    ff0/current_state__0[2]
    SLICE_X7Y89          LUT2 (Prop_lut2_I1_O)        0.124    11.916 r  ff0/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.555    14.471    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    18.027 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.027    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 4.137ns (55.040%)  route 3.380ns (44.960%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.722    10.325    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  ff0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          1.032    11.815    ff0/current_state__0[0]
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.124    11.939 r  ff0/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.348    14.287    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    17.842 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.842    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 4.007ns (59.447%)  route 2.733ns (40.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.722    10.325    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  ff0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=21, routed)          2.733    13.517    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    17.064 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.064    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.286ns  (logic 0.925ns (21.582%)  route 3.361ns (78.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 f  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 f  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.792    13.525    ff3/SEG_OUT[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.153    13.678 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.935    14.613    ff12/ff1/out[7]
    SLICE_X7Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.820ns  (logic 0.924ns (24.186%)  route 2.896ns (75.814%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 f  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 f  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.880    13.613    ff3/SEG_OUT[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.152    13.765 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.383    14.147    ff12/ff1/out[5]
    SLICE_X7Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 0.888ns (23.415%)  route 2.904ns (76.585%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.657    13.390    ff3/SEG_OUT[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I2_O)        0.116    13.506 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.613    14.119    ff12/ff1/out[0]
    SLICE_X6Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.896ns (23.959%)  route 2.844ns (76.041%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.880    13.613    ff3/SEG_OUT[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.124    13.737 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.330    14.066    ff12/ff1/out[4]
    SLICE_X7Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.896ns (24.208%)  route 2.805ns (75.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.792    13.525    ff3/SEG_OUT[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.124    13.649 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.379    14.028    ff12/ff1/out[6]
    SLICE_X7Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.666ns  (logic 0.889ns (24.249%)  route 2.777ns (75.751%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.668    13.401    ff3/SEG_OUT[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I2_O)        0.117    13.518 r  ff3/g0_b3/O
                         net (fo=1, routed)           0.475    13.993    ff12/ff1/out[3]
    SLICE_X6Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.518ns  (logic 0.896ns (25.467%)  route 2.622ns (74.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           0.834    11.685    ff3/Q[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.799    12.608    ff3/g0_b0_i_10_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.732 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.657    13.390    ff3/SEG_OUT[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I2_O)        0.124    13.514 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.331    13.845    ff12/ff1/out[1]
    SLICE_X6Y94          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.393ns (77.263%)  route 0.410ns (22.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.599     1.518    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.410     2.069    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.322 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.322    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.433ns (71.079%)  route 0.583ns (28.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.603     1.522    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           0.583     2.233    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.305     3.539 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.539    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.393ns (68.778%)  route 0.633ns (31.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.595     1.514    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.633     2.288    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.540 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.540    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.394ns (67.249%)  route 0.679ns (32.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.604     1.523    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           0.679     2.343    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.597 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.597    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.362ns (63.594%)  route 0.780ns (36.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.603     1.522    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.780     2.443    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.665 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.665    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff5/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.133ns (38.910%)  route 0.209ns (61.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.603     6.522    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.133     6.655 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.209     6.864    ff4/ff5/AR[0]
    SLICE_X7Y95          FDCE                                         f  ff4/ff5/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff5/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.133ns (38.910%)  route 0.209ns (61.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.603     6.522    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.133     6.655 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.209     6.864    ff4/ff5/AR[0]
    SLICE_X7Y95          FDCE                                         f  ff4/ff5/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff5/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.133ns (38.910%)  route 0.209ns (61.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.603     6.522    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.133     6.655 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.209     6.864    ff4/ff5/AR[0]
    SLICE_X7Y95          FDCE                                         f  ff4/ff5/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff5/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.133ns (36.752%)  route 0.229ns (63.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.602     6.521    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.133     6.654 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=35, routed)          0.229     6.883    ff4/ff5/REACTION_TIME_COUNT_EN_OUT
    SLICE_X7Y95          FDCE                                         r  ff4/ff5/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff5/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.133ns (36.752%)  route 0.229ns (63.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.602     6.521    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.133     6.654 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=35, routed)          0.229     6.883    ff4/ff5/REACTION_TIME_COUNT_EN_OUT
    SLICE_X7Y95          FDCE                                         r  ff4/ff5/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           206 Endpoints
Min Delay           206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.640ns (36.468%)  route 2.857ns (63.532%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=2, routed)           2.332     3.820    ff19/BTNL_IBUF
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.152     3.972 r  ff19/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.525     4.497    ff19/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X3Y92          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604     5.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.612ns (36.039%)  route 2.861ns (63.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.260     4.473    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604     5.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[28]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.612ns (36.039%)  route 2.861ns (63.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.260     4.473    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604     5.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[29]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.612ns (36.039%)  route 2.861ns (63.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.260     4.473    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604     5.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[30]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.612ns (36.039%)  route 2.861ns (63.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.260     4.473    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.604     5.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ff19/debounce_counter_reg[31]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.612ns (37.190%)  route 2.722ns (62.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.121     4.334    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.603     5.026    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[24]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.612ns (37.190%)  route 2.722ns (62.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.121     4.334    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.603     5.026    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[25]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.612ns (37.190%)  route 2.722ns (62.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.121     4.334    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.603     5.026    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[26]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff19/debounce_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.612ns (37.190%)  route 2.722ns (62.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=2, routed)           1.601     3.089    ff19/BTNL_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     3.213 r  ff19/debounce_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.121     4.334    ff19/debounce_counter[0]_i_1__1_n_0
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.603     5.026    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ff19/debounce_counter_reg[27]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff18/debounce_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.591ns (36.721%)  route 2.742ns (63.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.112    ff18/BTNR_IBUF
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     3.236 r  ff18/debounce_counter[0]_i_1__0/O
                         net (fo=32, routed)          1.098     4.334    ff18/debounce_counter[0]_i_1__0_n_0
    SLICE_X0Y99          FDRE                                         r  ff18/debounce_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.606     5.029    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff18/debounce_counter_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.746%)  route 0.161ns (53.254%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE                         0.000     0.000 r  ff9/TIMER_FINISHED_reg/C
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/TIMER_FINISHED_reg/Q
                         net (fo=5, routed)           0.161     0.302    ff0/last_triggers_reg[5]_0[1]
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.873     7.038    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.346ns (56.095%)  route 0.271ns (43.905%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.617    ff14/clear
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.844     2.009    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[16]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.346ns (56.095%)  route 0.271ns (43.905%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.617    ff14/clear
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.844     2.009    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[17]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.346ns (56.095%)  route 0.271ns (43.905%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.617    ff14/clear
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.844     2.009    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[18]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.346ns (56.095%)  route 0.271ns (43.905%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.617    ff14/clear
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.844     2.009    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  ff14/count_reg[19]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.346ns (51.512%)  route 0.326ns (48.488%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.209     0.672    ff14/clear
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.845     2.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[20]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.346ns (51.512%)  route 0.326ns (48.488%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.209     0.672    ff14/clear
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.845     2.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[21]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.346ns (51.512%)  route 0.326ns (48.488%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.209     0.672    ff14/clear
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.845     2.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[22]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.346ns (51.512%)  route 0.326ns (48.488%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.209     0.672    ff14/clear
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.845     2.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  ff14/count_reg[23]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.346ns (46.485%)  route 0.398ns (53.515%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    ff14/Q[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  ff14/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.302    ff14/count0_carry__0_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.417 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.417    ff14/count0_carry__0_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.462 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.282     0.744    ff14/clear
    SLICE_X8Y88          FDRE                                         r  ff14/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.844     2.009    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  ff14/count_reg[12]/C





