{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647253356287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647253356291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 11:22:36 2022 " "Processing started: Mon Mar 14 11:22:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647253356291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253356291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled " "Command: quartus_map --read_settings_files=on --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253356291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647253356789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647253356789 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253363794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:46 Progress: Loading quartus/system.qsys " "2022.03.14.11:22:46 Progress: Loading quartus/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253366755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:47 Progress: Reading input file " "2022.03.14.11:22:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253367163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:47 Progress: Adding Custom_PIO_0 \[Custom_PIO 1.0\] " "2022.03.14.11:22:47 Progress: Adding Custom_PIO_0 \[Custom_PIO 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253367233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module Custom_PIO_0 " "2022.03.14.11:22:48 Progress: Parameterizing module Custom_PIO_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.03.14.11:22:48 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module clk_0 " "2022.03.14.11:22:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.03.14.11:22:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module jtag_uart_0 " "2022.03.14.11:22:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.03.14.11:22:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module nios2_gen2_0 " "2022.03.14.11:22:48 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.03.14.11:22:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module onchip_memory2_0 " "2022.03.14.11:22:48 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Adding pll_0 \[altera_pll 18.1\] " "2022.03.14.11:22:48 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing module pll_0 " "2022.03.14.11:22:48 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Building connections " "2022.03.14.11:22:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Parameterizing connections " "2022.03.14.11:22:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:48 Progress: Validating " "2022.03.14.11:22:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253368683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.11:22:50 Progress: Done reading input file " "2022.03.14.11:22:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253370176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253370883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253370884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "System.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253370884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253371427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_PIO_0: \"system\" instantiated Custom_PIO \"Custom_PIO_0\" " "Custom_PIO_0: \"system\" instantiated Custom_PIO \"Custom_PIO_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253374380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253374390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253374390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253374596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253374604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"system\" instantiated altera_pll \"pll_0\" " "Pll_0: \"system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253375433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253377289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253377512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253377852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253378111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253379226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253379231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253379234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253379245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0008_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0008_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0008_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9065_8534694459378009986.dir/0008_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253379245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*) Starting Nios II generation " "Cpu: # 2022.03.14 11:22:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   Checking for plaintext license. " "Cpu: # 2022.03.14 11:22:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ " "Cpu: # 2022.03.14 11:22:59 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.14 11:22:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.14 11:22:59 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   Plaintext license not found. " "Cpu: # 2022.03.14 11:22:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:22:59 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.03.14 11:22:59 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ " "Cpu: # 2022.03.14 11:23:00 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.14 11:23:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.14 11:23:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.03.14 11:23:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.03.14 11:23:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)   Creating all objects for CPU " "Cpu: # 2022.03.14 11:23:00 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)     Testbench " "Cpu: # 2022.03.14 11:23:00 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)     Instruction decoding " "Cpu: # 2022.03.14 11:23:00 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)       Instruction fields " "Cpu: # 2022.03.14 11:23:00 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)       Instruction decodes " "Cpu: # 2022.03.14 11:23:00 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.03.14 11:23:00 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)       Instruction controls " "Cpu: # 2022.03.14 11:23:00 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)     Pipeline frontend " "Cpu: # 2022.03.14 11:23:00 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:00 (*)     Pipeline backend " "Cpu: # 2022.03.14 11:23:00 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:02 (*)   Generating RTL from CPU objects " "Cpu: # 2022.03.14 11:23:02 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:03 (*)   Creating encrypted RTL " "Cpu: # 2022.03.14 11:23:03 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 11:23:03 (*) Done Nios II generation " "Cpu: # 2022.03.14 11:23:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253383913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253384318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253384322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 30 modules, 51 files " "System: Done \"system\" with 30 modules, 51 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253384323 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253385218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385633 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/parallelport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/submodules/parallelport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-arcParport " "Found design unit 1: ParallelPort-arcParport" {  } { { "db/ip/system/submodules/parallelport.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/system/submodules/parallelport.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385650 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385680 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385734 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385734 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385734 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385734 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385795 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385798 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385803 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647253385804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385805 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0 " "Found entity 1: system_nios2_gen2_0" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253385840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253385840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_gen2_0_cpu_bht_module " "Found entity 3: system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_nios2_gen2_0_cpu " "Found entity 27: system_nios2_gen2_0_cpu" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "db/ip/system/submodules/system_onchip_memory2_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_0 " "Found entity 1: system_pll_0" {  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647253386506 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE1_SoC_top_level.vhd(75) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647253386507 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort system:u0\|ParallelPort:custom_pio_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"system:u0\|ParallelPort:custom_pio_0\"" {  } { { "db/ip/system/system.v" "custom_pio_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:u0\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253386700 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647253386700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253386913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253386913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253386936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253387194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253387194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253387194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253387194 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647253387194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0 system:u0\|system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_nios2_gen2_0\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system/system.v" "nios2_gen2_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_nios2_gen2_0_cpu\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "cpu" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_test_bench system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_ic_data_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253387978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253388039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253388039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_ic_tag_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253388174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253388174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_bht_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht " "Elaborating entity \"system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_bht" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253388292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253388292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_register_bank_a_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253388420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253388420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_register_bank_b_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_mult_cell system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253388673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253388673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253388885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253389791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_dc_tag_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253391703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253391703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_dc_data_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253391823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253391823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_dc_victim_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253391951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253391951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253391969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_debug system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_break system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_xbrk system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_dbrk system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_itrace system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_dtrace system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_td_mode system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_pib system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_im system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_avalon_reg system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_ocimem system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_ociram_sp_ram_module system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253392891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253392891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_wrapper system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_tck system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_sysclk system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253392966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_memory2_0 system:u0\|system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_onchip_memory2_0\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system/system.v" "onchip_memory2_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_onchip_memory2_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253393111 ""}  } { { "db/ip/system/submodules/system_onchip_memory2_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647253393111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_6dn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253393169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253393169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dn1 system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated " "Elaborating entity \"altsyncram_6dn1\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253393889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253393889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_6dn1.tdf" "decode3" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_6dn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253393935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253393935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_6dn1.tdf" "mux2" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_6dn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253393939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll_0 system:u0\|system_pll_0:pll_0 " "Elaborating entity \"system_pll_0\" for hierarchy \"system:u0\|system_pll_0:pll_0\"" {  } { { "db/ip/system/system.v" "pll_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system/submodules/system_pll_0.v" "altera_pll_i" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1647253394321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647253394329 ""}  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647253394329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "custom_pio_0_avalon_slave_0_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_004" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:u0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:u0\|system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.v" "irq_mapper" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system/system.v" "rst_controller_001" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253394816 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1647253395505 "|DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_gb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253397583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253397583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253397812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253397812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253397929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253397929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_3vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253398693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253398693 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253398967 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647253399215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.14.11:23:22 Progress: Loading sldbb9a5291/alt_sld_fab_wrapper_hw.tcl " "2022.03.14.11:23:22 Progress: Loading sldbb9a5291/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253402078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253403895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253404034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253405875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253405967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253406067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253406178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253406181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253406183 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647253406885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb9a5291/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbb9a5291/alt_sld_fab.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sldbb9a5291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647253407423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253407423 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } } { "db/ip/system/system.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 141 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647253408631 "|DE1_SoC_top_level|system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } } { "db/ip/system/system.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 141 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647253408631 "|DE1_SoC_top_level|system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1647253408631 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1647253408631 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1647253411332 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1647253411332 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1647253411370 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1647253411370 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1647253411370 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1647253411370 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1647253411370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647253411382 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[9\] " "bidirectional pin \"GPIO_0_D\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[11\] " "bidirectional pin \"GPIO_0_D\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[13\] " "bidirectional pin \"GPIO_0_D\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[15\] " "bidirectional pin \"GPIO_0_D\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[17\] " "bidirectional pin \"GPIO_0_D\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[19\] " "bidirectional pin \"GPIO_0_D\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[21\] " "bidirectional pin \"GPIO_0_D\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[23\] " "bidirectional pin \"GPIO_0_D\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[34\] " "bidirectional pin \"GPIO_0_D\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[35\] " "bidirectional pin \"GPIO_0_D\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "bidirectional pin \"GPIO_1_D\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "bidirectional pin \"GPIO_1_D\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "bidirectional pin \"GPIO_1_D\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "bidirectional pin \"GPIO_1_D\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "bidirectional pin \"GPIO_1_D\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "bidirectional pin \"GPIO_1_D\[18\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "bidirectional pin \"GPIO_1_D\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "bidirectional pin \"GPIO_1_D\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[28\] " "bidirectional pin \"GPIO_1_D\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[34\] " "bidirectional pin \"GPIO_1_D\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[35\] " "bidirectional pin \"GPIO_1_D\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647253411500 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647253411500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647253412778 "|DE1_SoC_top_level|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647253412778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253412970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647253414188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253414359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253414811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253415160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/onchip_instrCacheEnabled_dataCacheEnabled.map.smsg " "Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/onchip_instrCacheEnabled_dataCacheEnabled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253415643 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 135 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 135 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1647253417878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647253417961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647253417961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647253418464 "|DE1_SoC_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647253418464 "|DE1_SoC_top_level|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647253418464 "|DE1_SoC_top_level|KEY_N[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647253418464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4891 " "Implemented 4891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4381 " "Implemented 4381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_RAMS" "414 " "Implemented 414 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647253418472 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647253418472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647253418472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647253418517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 11:23:38 2022 " "Processing ended: Mon Mar 14 11:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647253418517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647253418517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647253418517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647253418517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647253419664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647253419670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 11:23:39 2022 " "Processing started: Mon Mar 14 11:23:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647253419670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647253419670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled " "Command: quartus_fit --read_settings_files=off --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647253419670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647253419757 ""}
{ "Info" "0" "" "Project  = onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Project  = onchip_instrCacheEnabled_dataCacheEnabled" 0 0 "Fitter" 0 0 1647253419758 ""}
{ "Info" "0" "" "Revision = onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Revision = onchip_instrCacheEnabled_dataCacheEnabled" 0 0 "Fitter" 0 0 1647253419758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647253419922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647253419922 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "onchip_instrCacheEnabled_dataCacheEnabled 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"onchip_instrCacheEnabled_dataCacheEnabled\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647253419955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647253419990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647253419990 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1647253420071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647253420383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647253420400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647253420859 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647253420994 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1647253428861 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1647253429009 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1647253429009 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2283 global CLKCTRL_G0 " "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2283 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1647253429128 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 677 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 677 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1647253429128 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1647253429128 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1647253429128 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 581 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 581 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1647253429128 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1647253429128 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253429129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253430067 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1647253430067 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647253430107 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647253430114 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_ctrl_alu_subtract CLOCK_50 " "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_ctrl_alu_subtract is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647253430135 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647253430135 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1647253430180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1647253430180 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647253430188 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1647253430188 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647253430188 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647253430188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647253430188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647253430188 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647253430188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647253430299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647253430304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647253430317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647253430327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647253430343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647253430348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647253430696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647253430702 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647253430702 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1647253430702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647253430702 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR0 " "Node \"DRAM_ADDR0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR1 " "Node \"DRAM_ADDR1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR10 " "Node \"DRAM_ADDR10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR11 " "Node \"DRAM_ADDR11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR12 " "Node \"DRAM_ADDR12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR2 " "Node \"DRAM_ADDR2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR3 " "Node \"DRAM_ADDR3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR4 " "Node \"DRAM_ADDR4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR5 " "Node \"DRAM_ADDR5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR6 " "Node \"DRAM_ADDR6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR7 " "Node \"DRAM_ADDR7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR8 " "Node \"DRAM_ADDR8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR9 " "Node \"DRAM_ADDR9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA0 " "Node \"DRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA1 " "Node \"DRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ0 " "Node \"DRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ1 " "Node \"DRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ10 " "Node \"DRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ11 " "Node \"DRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ12 " "Node \"DRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ13 " "Node \"DRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ14 " "Node \"DRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ15 " "Node \"DRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ2 " "Node \"DRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ3 " "Node \"DRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ4 " "Node \"DRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ5 " "Node \"DRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ6 " "Node \"DRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ7 " "Node \"DRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ8 " "Node \"DRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ9 " "Node \"DRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D0 " "Node \"GPIO_0_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D1 " "Node \"GPIO_0_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D10 " "Node \"GPIO_0_D10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D11 " "Node \"GPIO_0_D11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D12 " "Node \"GPIO_0_D12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D13 " "Node \"GPIO_0_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D14 " "Node \"GPIO_0_D14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D15 " "Node \"GPIO_0_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D16 " "Node \"GPIO_0_D16\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D17 " "Node \"GPIO_0_D17\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D18 " "Node \"GPIO_0_D18\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D19 " "Node \"GPIO_0_D19\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D2 " "Node \"GPIO_0_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D20 " "Node \"GPIO_0_D20\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D21 " "Node \"GPIO_0_D21\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D22 " "Node \"GPIO_0_D22\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D23 " "Node \"GPIO_0_D23\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D24 " "Node \"GPIO_0_D24\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D25 " "Node \"GPIO_0_D25\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D26 " "Node \"GPIO_0_D26\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D27 " "Node \"GPIO_0_D27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D28 " "Node \"GPIO_0_D28\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D29 " "Node \"GPIO_0_D29\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D3 " "Node \"GPIO_0_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D30 " "Node \"GPIO_0_D30\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D31 " "Node \"GPIO_0_D31\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D32 " "Node \"GPIO_0_D32\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D33 " "Node \"GPIO_0_D33\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D34 " "Node \"GPIO_0_D34\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D35 " "Node \"GPIO_0_D35\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D4 " "Node \"GPIO_0_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D5 " "Node \"GPIO_0_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D6 " "Node \"GPIO_0_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D7 " "Node \"GPIO_0_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D8 " "Node \"GPIO_0_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D9 " "Node \"GPIO_0_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D0 " "Node \"GPIO_1_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D1 " "Node \"GPIO_1_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D10 " "Node \"GPIO_1_D10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D11 " "Node \"GPIO_1_D11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D12 " "Node \"GPIO_1_D12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D13 " "Node \"GPIO_1_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D14 " "Node \"GPIO_1_D14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D15 " "Node \"GPIO_1_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D16 " "Node \"GPIO_1_D16\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D17 " "Node \"GPIO_1_D17\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D18 " "Node \"GPIO_1_D18\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D19 " "Node \"GPIO_1_D19\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D2 " "Node \"GPIO_1_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D20 " "Node \"GPIO_1_D20\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D21 " "Node \"GPIO_1_D21\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D22 " "Node \"GPIO_1_D22\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D23 " "Node \"GPIO_1_D23\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D24 " "Node \"GPIO_1_D24\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D25 " "Node \"GPIO_1_D25\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D26 " "Node \"GPIO_1_D26\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D27 " "Node \"GPIO_1_D27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D28 " "Node \"GPIO_1_D28\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D29 " "Node \"GPIO_1_D29\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D3 " "Node \"GPIO_1_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D30 " "Node \"GPIO_1_D30\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D31 " "Node \"GPIO_1_D31\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D32 " "Node \"GPIO_1_D32\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D33 " "Node \"GPIO_1_D33\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D34 " "Node \"GPIO_1_D34\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D35 " "Node \"GPIO_1_D35\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D4 " "Node \"GPIO_1_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5 " "Node \"GPIO_1_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D6 " "Node \"GPIO_1_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D7 " "Node \"GPIO_1_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D8 " "Node \"GPIO_1_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D9 " "Node \"GPIO_1_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N0 " "Node \"HEX0_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N1 " "Node \"HEX0_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N2 " "Node \"HEX0_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N3 " "Node \"HEX0_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N4 " "Node \"HEX0_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N5 " "Node \"HEX0_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N6 " "Node \"HEX0_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[0\] " "Node \"HEX0_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[1\] " "Node \"HEX0_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[2\] " "Node \"HEX0_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[3\] " "Node \"HEX0_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[4\] " "Node \"HEX0_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[5\] " "Node \"HEX0_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[6\] " "Node \"HEX0_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N0 " "Node \"HEX1_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N1 " "Node \"HEX1_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N2 " "Node \"HEX1_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N3 " "Node \"HEX1_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N4 " "Node \"HEX1_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N5 " "Node \"HEX1_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N6 " "Node \"HEX1_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[0\] " "Node \"HEX1_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[1\] " "Node \"HEX1_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[2\] " "Node \"HEX1_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[3\] " "Node \"HEX1_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[4\] " "Node \"HEX1_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[5\] " "Node \"HEX1_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[6\] " "Node \"HEX1_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N0 " "Node \"HEX2_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N1 " "Node \"HEX2_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N2 " "Node \"HEX2_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N3 " "Node \"HEX2_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N4 " "Node \"HEX2_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N5 " "Node \"HEX2_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N6 " "Node \"HEX2_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[0\] " "Node \"HEX2_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[1\] " "Node \"HEX2_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[2\] " "Node \"HEX2_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[3\] " "Node \"HEX2_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[4\] " "Node \"HEX2_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[5\] " "Node \"HEX2_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[6\] " "Node \"HEX2_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N0 " "Node \"HEX3_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N1 " "Node \"HEX3_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N2 " "Node \"HEX3_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N3 " "Node \"HEX3_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N4 " "Node \"HEX3_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N5 " "Node \"HEX3_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N6 " "Node \"HEX3_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[0\] " "Node \"HEX3_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[1\] " "Node \"HEX3_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[2\] " "Node \"HEX3_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[3\] " "Node \"HEX3_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[4\] " "Node \"HEX3_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[5\] " "Node \"HEX3_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[6\] " "Node \"HEX3_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N0 " "Node \"HEX4_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N1 " "Node \"HEX4_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N2 " "Node \"HEX4_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N3 " "Node \"HEX4_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N4 " "Node \"HEX4_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N5 " "Node \"HEX4_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N6 " "Node \"HEX4_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N0 " "Node \"HEX5_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N1 " "Node \"HEX5_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N2 " "Node \"HEX5_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N3 " "Node \"HEX5_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N4 " "Node \"HEX5_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N5 " "Node \"HEX5_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N6 " "Node \"HEX5_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N0 " "Node \"KEY_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N1 " "Node \"KEY_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N2 " "Node \"KEY_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N3 " "Node \"KEY_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA0 " "Node \"TD_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA1 " "Node \"TD_DATA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA2 " "Node \"TD_DATA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA3 " "Node \"TD_DATA3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA4 " "Node \"TD_DATA4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA5 " "Node \"TD_DATA5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA6 " "Node \"TD_DATA6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA7 " "Node \"TD_DATA7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647253430930 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1647253430930 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253430940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647253434394 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1647253435154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253441618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647253446720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647253449472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253449472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647253451047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647253456750 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647253456750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647253463345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647253463345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253463350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.34 " "Total time spent on timing analysis during the Fitter is 2.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647253467244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647253467319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647253469235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647253469238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647253471279 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647253477290 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647253477628 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently disabled " "Pin GPIO_0_D\[9\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently disabled " "Pin GPIO_0_D\[11\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently disabled " "Pin GPIO_0_D\[13\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently disabled " "Pin GPIO_0_D\[15\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[34\] a permanently disabled " "Pin GPIO_0_D\[34\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[34] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[34\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[35\] a permanently disabled " "Pin GPIO_0_D\[35\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[35] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[35\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[34\] a permanently disabled " "Pin GPIO_1_D\[34\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[34] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[34\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[35\] a permanently disabled " "Pin GPIO_1_D\[35\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[35] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[35\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647253477654 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1647253477654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/onchip_instrCacheEnabled_dataCacheEnabled.fit.smsg " "Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/onchip_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/onchip_instrCacheEnabled_dataCacheEnabled.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647253477912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 365 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 365 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6823 " "Peak virtual memory: 6823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647253479485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 11:24:39 2022 " "Processing ended: Mon Mar 14 11:24:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647253479485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647253479485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647253479485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647253479485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647253480487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647253480491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 11:24:40 2022 " "Processing started: Mon Mar 14 11:24:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647253480491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647253480491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled " "Command: quartus_asm --read_settings_files=off --write_settings_files=off onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647253480491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647253481234 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647253486732 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1647253486779 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1647253487073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647253487144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 11:24:47 2022 " "Processing ended: Mon Mar 14 11:24:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647253487144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647253487144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647253487144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647253487144 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647253487779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647253488248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647253488253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 11:24:48 2022 " "Processing started: Mon Mar 14 11:24:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647253488253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647253488253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled " "Command: quartus_sta onchip_instrCacheEnabled_dataCacheEnabled -c onchip_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647253488253 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647253488347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647253489085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647253489086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489121 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647253489728 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1647253489728 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647253489773 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/onchip_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647253489782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] CLOCK_50 " "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647253489803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647253489803 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1647253489833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253489833 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647253489844 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253489844 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647253489845 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647253489860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.899 " "Worst-case setup slack is 7.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.899               0.000 altera_reserved_tck  " "    7.899               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.637 " "Worst-case recovery slack is 14.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.637               0.000 altera_reserved_tck  " "   14.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.896 " "Worst-case removal slack is 0.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 altera_reserved_tck  " "    0.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.666 " "Worst-case minimum pulse width slack is 15.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 altera_reserved_tck  " "   15.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253489914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253489914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.462 ns " "Worst Case Available Settling Time: 62.462 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253489946 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253489946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647253489950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647253489981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647253492536 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] CLOCK_50 " "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647253492775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647253492775 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253492777 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647253492786 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253492786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.188 " "Worst-case setup slack is 8.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.188               0.000 altera_reserved_tck  " "    8.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253492806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 altera_reserved_tck  " "    0.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253492812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.715 " "Worst-case recovery slack is 14.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.715               0.000 altera_reserved_tck  " "   14.715               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253492817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 altera_reserved_tck  " "    0.848               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253492821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.653 " "Worst-case minimum pulse width slack is 15.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.653               0.000 altera_reserved_tck  " "   15.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253492825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253492825 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.560 ns " "Worst Case Available Settling Time: 62.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253492856 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253492856 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647253492859 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647253493004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647253495958 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] CLOCK_50 " "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647253496195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647253496195 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496196 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647253496205 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.401 " "Worst-case setup slack is 11.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.401               0.000 altera_reserved_tck  " "   11.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.804 " "Worst-case recovery slack is 15.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.804               0.000 altera_reserved_tck  " "   15.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.522 " "Worst-case removal slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 altera_reserved_tck  " "    0.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.284 " "Worst-case minimum pulse width slack is 15.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.284               0.000 altera_reserved_tck  " "   15.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496229 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.894 ns " "Worst Case Available Settling Time: 63.894 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496260 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496260 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647253496263 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] CLOCK_50 " "Register system:u0\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|E_src2\[5\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647253496506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647253496506 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496507 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647253496516 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.018 " "Worst-case setup slack is 12.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.018               0.000 altera_reserved_tck  " "   12.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.948 " "Worst-case recovery slack is 15.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.948               0.000 altera_reserved_tck  " "   15.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 altera_reserved_tck  " "    0.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.262 " "Worst-case minimum pulse width slack is 15.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.262               0.000 altera_reserved_tck  " "   15.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647253496543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647253496543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.151 ns " "Worst Case Available Settling Time: 64.151 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647253496574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647253496574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647253498101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647253498102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5277 " "Peak virtual memory: 5277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647253498182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 11:24:58 2022 " "Processing ended: Mon Mar 14 11:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647253498182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647253498182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647253498182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647253498182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 475 s " "Quartus Prime Full Compilation was successful. 0 errors, 475 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647253498910 ""}
