

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'
================================================================
* Date:           Wed Jul 16 18:22:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.173 us|  0.173 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_REVERSE  |       33|       33|         3|          1|          1|    32|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i45 = alloca i32 1"   --->   Operation 6 'alloca' 'i45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specperformance_ln357 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:357]   --->   Operation 8 'specperformance' 'specperformance_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i45"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln357 = br void %VITIS_LOOP_361_6.split.i" [FFT.cpp:357]   --->   Operation 10 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i45_load = load i5 %i45" [FFT.cpp:357]   --->   Operation 11 'load' 'i45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i5 %i45_load" [FFT.cpp:357]   --->   Operation 12 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 13 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 14 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 15 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 16 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 17 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 18 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 19 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 20 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 21 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 22 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 23 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 24 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 25 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 26 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 27 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 28 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%i = add i5 %i45_load, i5 1" [FFT.cpp:357]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.78ns)   --->   "%icmp_ln357 = icmp_eq  i5 %i45_load, i5 31" [FFT.cpp:357]   --->   Operation 30 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln357 = store i5 %i, i5 %i45" [FFT.cpp:357]   --->   Operation 31 'store' 'store_ln357' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %VITIS_LOOP_361_6.split.i, void %reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.exit" [FFT.cpp:357]   --->   Operation 32 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 33 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 34 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 35 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 36 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 36 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 37 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 38 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 39 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 40 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 40 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln358 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:358]   --->   Operation 41 'specpipeline' 'specpipeline_ln358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:357]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [FFT.cpp:357]   --->   Operation 43 'specloopname' 'specloopname_ln357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 44 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 45 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 46 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 47 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 48 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 49 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 50 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 51 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load" [FFT.cpp:364]   --->   Operation 52 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln364_1 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load" [FFT.cpp:364]   --->   Operation 53 'bitcast' 'bitcast_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln364_2 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load" [FFT.cpp:364]   --->   Operation 54 'bitcast' 'bitcast_ln364_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln364_3 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load" [FFT.cpp:364]   --->   Operation 55 'bitcast' 'bitcast_ln364_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln364_4 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load" [FFT.cpp:364]   --->   Operation 56 'bitcast' 'bitcast_ln364_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln364_5 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load" [FFT.cpp:364]   --->   Operation 57 'bitcast' 'bitcast_ln364_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln364_6 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load" [FFT.cpp:364]   --->   Operation 58 'bitcast' 'bitcast_ln364_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln364_7 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load" [FFT.cpp:364]   --->   Operation 59 'bitcast' 'bitcast_ln364_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln364_5_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln364_7, i32 %bitcast_ln364_6, i32 %bitcast_ln364_5, i32 %bitcast_ln364_4, i32 %bitcast_ln364_3, i32 %bitcast_ln364_2, i32 %bitcast_ln364_1, i32 %bitcast_ln364" [FFT.cpp:364]   --->   Operation 60 'bitconcatenate' 'or_ln364_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln364 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector, i256 %or_ln364_5_i" [FFT.cpp:364]   --->   Operation 61 'write' 'write_ln364' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln357)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i45' [13]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:357) on local variable 'i45' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:357) [47]  (1.780 ns)
	'store' operation 0 bit ('store_ln357', FFT.cpp:357) of variable 'i', FFT.cpp:357 on local variable 'i45' [49]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.142ns
The critical path consists of the following:
	'load' operation 32 bit ('reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load', FFT.cpp:362) on array 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0' [23]  (1.682 ns)
	fifo write operation ('write_ln364', FFT.cpp:364) on port 'reverse_in_stream_vector' (FFT.cpp:364) [46]  (1.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
