#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 13 10:19:02 2025
# Process ID: 53832
# Current directory: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16564 C:\Proyecto_TFG\TFG\prj\Proyecto_TFG\Proyecto_TFG.xpr
# Log file: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/vivado.log
# Journal file: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG\vivado.jou
# Running On: DESKTOP-VKHET3S, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17086 MB
#-----------------------------------------------------------
start_gui
open_project C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Universidad/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Universidad/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 1116.738 ; gain = 330.746
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Mar 13 10:29:20 2025] Launched synth_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 10:31:45 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 10:34:40 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7721A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.617 ; gain = 2156.527
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 10:37:49 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 10:43:08 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/Serial_Communications.dcp to C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 10:45:10 2025] Launched synth_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/runme.log
[Thu Mar 13 10:45:10 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7721A
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3453.066 ; gain = 45.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/tb/Serial_Comunications_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Serial_Communications [serial_communications_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_communications_tb
Built simulation snapshot Serial_Communications_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3453.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 3455.895 ; gain = 2.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/tb/Serial_Comunications_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Serial_Communications [serial_communications_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_communications_tb
Built simulation snapshot Serial_Communications_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3456.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3458.641 ; gain = 2.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/tb/Serial_Comunications_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Serial_Communications [serial_communications_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_communications_tb
Built simulation snapshot Serial_Communications_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3459.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3459.875 ; gain = 0.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/src/Serial_Comunications.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/tb/Serial_Comunications_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Serial_Communications [serial_communications_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_communications_tb
Built simulation snapshot Serial_Communications_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3461.914 ; gain = 2.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Serial_Communications_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Universidad/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Serial_Communications_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Serial_Communications_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Proyecto_TFG/TFG/tb/Serial_Comunications_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Serial_Communications_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Universidad/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Serial_Communications_tb_behav xil_defaultlib.Serial_Communications_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Serial_Communications [serial_communications_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_communications_tb
Built simulation snapshot Serial_Communications_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serial_Communications_tb_behav -key {Behavioral:sim_1:Functional:Serial_Communications_tb} -tclbatch {Serial_Communications_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Serial_Communications_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serial_Communications_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.887 ; gain = 1.973
file mkdir C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Address.v w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Address.v
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.v w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Address.v] -no_script -reset -force -quiet
remove_files  {C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.v C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Address.v}
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Adress.vhd w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Adress.vhd
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.vhd w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Instruction.vhd
update_compile_order -fileset sources_1
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.v w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.v] -no_script -reset -force -quiet
remove_files  C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.v
close [ open C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.vhd w ]
add_files C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/sources_1/new/Full_system.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/utils_1/imports/synth_1/Serial_Communications.dcp with file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/Serial_Communications.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Mar 13 13:22:38 2025] Launched synth_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/utils_1/imports/synth_1/Serial_Communications.dcp with file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/Full_system.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Mar 13 13:23:58 2025] Launched synth_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/runme.log
[Thu Mar 13 13:23:58 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.srcs/utils_1/imports/synth_1/Serial_Communications.dcp with file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/Full_system.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Mar 13 13:48:18 2025] Launched synth_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 13:49:11 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 13:51:24 2025] Launched impl_1...
Run output will be captured here: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG/Proyecto_TFG.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 19:06:39 2025...
