---
title: "Cadence Tapes Out 64G UCIe IP on TSMC N3P, Pushing Chiplet Interconnects Forward"
date: 2025-12-23 00:08:00
description: "Cadence tapes out 64G UCIe IP on TSMC N3P, enabling high-speed, energy-efficient chiplet connectivity for AI and HPC."
tags:
  - cadence
  - ucie
  - tsmc
  - n3p
  - chiplet
  - 64-gbps
  - ai
  - hpc
---

### Quick Report

Cadence has successfully taped out its third-generation Universal Chiplet Interconnect Express (UCIe) IP, achieving 64 Gbps per-lane speeds on TSMC\'s advanced N3P process. This milestone enables ultra-high bandwidth density and energy-efficient die-to-die communication, targeting AI, HPC, and data center platforms.
<!-- more -->

The new UCIe IP supports a wide range of protocols—including AXI, CXS, CHI-C2C, PCIe, and CXL—and features advanced error correction, lane margining, and diagnostic tools for robust operation. With bandwidth density reaching up to 21.08 Tbps/mm in advanced packages, Cadence\'s solution is designed for scalable, multi-vendor chiplet ecosystems. Self-calibrating hardware and streamlined clocking further simplify integration for SoC designers.

**Written using GitHub Copilot GPT-4.1 in agentic mode instructed to follow current codebase style and conventions for writing articles.**

### Source(s)

- [TPU][src]

[src]: https://www.techpowerup.com/344319/cadence-tapes-out-ucie-ip-solution-at-64g-speeds-on-tsmc-n3p-technology
