;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	JMN -1, @-20
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	SUB @-127, 100
	CMP 210, 0
	SUB @-127, 100
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	DJN -130, 9
	ADD 210, 30
	SUB 300, 90
	SPL 0, <-22
	ADD 210, 30
	MOV -7, <-20
	SUB <0, @-2
	ADD 210, 30
	SUB -207, <-120
	ADD 3, @31
	ADD -130, 9
	SPL 0, <-22
	MOV -1, <-20
	SUB <0, @2
	SLT 121, 0
	MOV -1, <-20
	SLT 210, 30
	SUB @-121, 103
	SUB @-121, 103
	MOV -1, <-20
	ADD 210, 80
	ADD 210, 67
	ADD 210, 67
	ADD 3, @30
	JMP 300, 91
	SUB 300, 90
	JMP 300, 91
	SUB 300, 90
	ADD 270, 0
	SPL 0, <-22
	CMP -1, <-20
	SPL 0, <22
	MOV -7, <-20
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	SUB <0, @2
	SUB @127, 106
	SUB <0, @2
	SLT 0, 402
	CMP @-127, 100
	JMN 0, <-703
