Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 24 01:22:59 2019
| Host         : SHULKER running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file /home/cdlucas/freedom/builds/e300artydevkit/obj/report/utilization.txt
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a35ticsg324-1L
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                       Instance                      |                    Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| E300ArtyDevKitFPGAChip                              |                                       (top) |      13247 |      12539 |     648 |   60 | 8035 |      5 |      1 |            2 |
|   (E300ArtyDevKitFPGAChip)                          |                                       (top) |         10 |         10 |       0 |    0 |   37 |      0 |      0 |            0 |
|   E300ArtyDevKitPlatform                            |                      E300ArtyDevKitPlatform |      13221 |      12514 |     648 |   59 | 7964 |      5 |      1 |            2 |
|     ResetCatchAndSync_d20                           |                       ResetCatchAndSync_d20 |          5 |          5 |       0 |    0 |   20 |      0 |      0 |            0 |
|       AsyncResetSynchronizerShiftReg_w1_d20_i0      |    AsyncResetSynchronizerShiftReg_w1_d20_i0 |          5 |          5 |       0 |    0 |   20 |      0 |      0 |            0 |
|         sync_0                                      |                  AsyncResetRegVec_w1_i0_564 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_603 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_1                                      |                  AsyncResetRegVec_w1_i0_565 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_602 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_10                                     |                  AsyncResetRegVec_w1_i0_566 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_601 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_11                                     |                  AsyncResetRegVec_w1_i0_567 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_600 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_12                                     |                  AsyncResetRegVec_w1_i0_568 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_599 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_13                                     |                  AsyncResetRegVec_w1_i0_569 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_598 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_14                                     |                  AsyncResetRegVec_w1_i0_570 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_597 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_15                                     |                  AsyncResetRegVec_w1_i0_571 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_596 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_16                                     |                  AsyncResetRegVec_w1_i0_572 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_595 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_17                                     |                  AsyncResetRegVec_w1_i0_573 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_594 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_18                                     |                  AsyncResetRegVec_w1_i0_574 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_593 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_19                                     |                  AsyncResetRegVec_w1_i0_575 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_592 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_2                                      |                  AsyncResetRegVec_w1_i0_576 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_591 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_3                                      |                  AsyncResetRegVec_w1_i0_577 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_590 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_4                                      |                  AsyncResetRegVec_w1_i0_578 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_589 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_5                                      |                  AsyncResetRegVec_w1_i0_579 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_588 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_6                                      |                  AsyncResetRegVec_w1_i0_580 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_587 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_7                                      |                  AsyncResetRegVec_w1_i0_581 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_586 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_8                                      |                  AsyncResetRegVec_w1_i0_582 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_585 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         sync_9                                      |                  AsyncResetRegVec_w1_i0_583 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_584 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     spi_dq_0_sync                                   |                  SynchronizerShiftReg_w1_d3 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|     spi_dq_1_sync                                   |                SynchronizerShiftReg_w1_d3_0 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|     spi_dq_2_sync                                   |                SynchronizerShiftReg_w1_d3_1 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|     spi_dq_3_sync                                   |                SynchronizerShiftReg_w1_d3_2 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|     sys                                             |                        E300ArtyDevKitSystem |      13212 |      12509 |     648 |   55 | 7940 |      5 |      1 |            2 |
|       (sys)                                         |                        E300ArtyDevKitSystem |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|       aon_1                                         |                              MockAONWrapper |        715 |        714 |       0 |    1 | 1012 |      0 |      0 |            0 |
|         ResetCatchAndSync_d3                        |                    ResetCatchAndSync_d3_490 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_557 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_558 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_563 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_559 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_562 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_560 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_561 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         aon                                         |                                   TLMockAON |        706 |        706 |       0 |    0 |  890 |      0 |      0 |            0 |
|           (aon)                                     |                                   TLMockAON |          1 |          1 |       0 |    0 |  512 |      0 |      0 |            0 |
|           Queue                                     |                                    Queue_13 |        504 |        504 |       0 |    0 |   55 |      0 |      0 |            0 |
|           pmu                                       |                                         PMU |         56 |         56 |       0 |    0 |  177 |      0 |      0 |            0 |
|             (pmu)                                   |                                         PMU |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AsyncResetRegVec_w5_i0                  |                      AsyncResetRegVec_w5_i0 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_3                                 |                           AsyncResetReg_556 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             SRLatch_1                               |                                     SRLatch |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             SRLatch_2                               |                                 SRLatch_555 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             core                                    |                                     PMUCore |         55 |         55 |       0 |    0 |  172 |      0 |      0 |            0 |
|           rtc                                       |                                         RTC |         93 |         93 |       0 |    0 |   86 |      0 |      0 |            0 |
|             (rtc)                                   |                                         RTC |         85 |         85 |       0 |    0 |   85 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_553 |          8 |          8 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_554 |          8 |          8 |       0 |    0 |    1 |      0 |      0 |            0 |
|           wdog                                      |                               WatchdogTimer |         52 |         52 |       0 |    0 |   60 |      0 |      0 |            0 |
|             (wdog)                                  |                               WatchdogTimer |          1 |          1 |       0 |    0 |   55 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_543 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_552 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_1                |                  AsyncResetRegVec_w1_i0_544 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_551 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_2                |                  AsyncResetRegVec_w1_i0_545 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_550 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_3                |                  AsyncResetRegVec_w1_i0_546 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_549 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_4                |                  AsyncResetRegVec_w1_i0_547 |         44 |         44 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_548 |         44 |         44 |       0 |    0 |    1 |      0 |      0 |            0 |
|         aonrst_catch                                |                    ResetCatchAndSync_d3_491 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_536 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_537 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_542 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_538 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_541 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_539 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_540 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         crossing                                    |                       TLAsyncCrossingSink_1 |          5 |          5 |       0 |    0 |  114 |      0 |      0 |            0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_4 |          2 |          2 |       0 |    0 |   61 |      0 |      0 |            0 |
|             deq_bits_reg                            |                 SynchronizerShiftReg_w80_d1 |          0 |          0 |       0 |    0 |   56 |      0 |      0 |            0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_525 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_535 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_526 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_534 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_527 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_528 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_533 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_529 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_532 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_530 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_531 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_4 |          3 |          3 |       0 |    0 |   53 |      0 |      0 |            0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_4 |          0 |          0 |       0 |    0 |   40 |      0 |      0 |            0 |
|             AsyncValidSync                          |                          AsyncValidSync_492 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|               source_valid                          | AsyncResetSynchronizerShiftReg_w1_d4_i0_516 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_517 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_524 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_518 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_523 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_519 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_522 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_3                              |                  AsyncResetRegVec_w1_i0_520 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_521 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncValidSync_1                        |                        AsyncValidSync_1_493 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sink_extend                           | AsyncResetSynchronizerShiftReg_w1_d1_i0_513 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_514 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_515 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncValidSync_2                        |                        AsyncValidSync_2_494 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sink_valid                            | AsyncResetSynchronizerShiftReg_w1_d3_i0_506 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_507 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_512 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_508 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_511 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_509 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_510 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_495 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_505 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_496 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_499 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_504 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_500 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_503 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_501 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_502 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_497 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_498 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         dwakeup_deglitch                            |                       DeglitchShiftRegister |          2 |          1 |       0 |    1 |    2 |      0 |      0 |            0 |
|       asyncXing                                     |                                     IntXing |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_489 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       asyncXing_1                                   |                                   IntXing_3 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_488 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       asyncXing_2                                   |                                   IntXing_4 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_487 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       asyncXing_3                                   |                                   IntXing_5 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_486 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       asyncXing_4                                   |                                   IntXing_6 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_485 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       asyncXing_5                                   |                                 IntXing_5_7 |         16 |          0 |       0 |   16 |   32 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w32_d3                 |             SynchronizerShiftReg_w32_d3_484 |         16 |          0 |       0 |   16 |   32 |      0 |      0 |            0 |
|       asyncXing_6                                   |                                 IntXing_6_8 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_483 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|       asyncXing_7                                   |                                 IntXing_6_9 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_482 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|       asyncXing_8                                   |                                IntXing_6_10 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |                  SynchronizerShiftReg_w4_d3 |          4 |          0 |       0 |    4 |    4 |      0 |      0 |            0 |
|       asyncXing_9                                   |                                  IntXing_11 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_481 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|       clint                                         |                                       CLINT |         63 |         63 |       0 |    0 |  129 |      0 |      0 |            0 |
|       debug_1                                       |                               TLDebugModule |        900 |        900 |       0 |    0 |  875 |      0 |      0 |            0 |
|         dmInner                                     |                     TLDebugModuleInnerAsync |        853 |        853 |       0 |    0 |  746 |      0 |      0 |            0 |
|           (dmInner)                                 |                     TLDebugModuleInnerAsync |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_3 |          3 |          3 |       0 |    0 |   17 |      0 |      0 |            0 |
|             deq_bits_reg                            |                 SynchronizerShiftReg_w12_d1 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_470 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_480 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_471 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_479 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_472 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_473 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_478 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_474 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_477 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_475 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_476 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           dmInner                                   |                          TLDebugModuleInner |        675 |        675 |       0 |    0 |  629 |      0 |      0 |            0 |
|           dmactiveSync                              |                    ResetCatchAndSync_d3_418 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|             AsyncResetSynchronizerShiftReg_w1_d3_i0 | AsyncResetSynchronizerShiftReg_w1_d3_i0_463 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_464 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_469 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_465 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_468 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_466 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_467 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           dmiXing                                   |                         TLAsyncCrossingSink |        172 |        172 |       0 |    0 |   97 |      0 |      0 |            0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_2 |        167 |        167 |       0 |    0 |   52 |      0 |      0 |            0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w55_d1 |        165 |        165 |       0 |    0 |   47 |      0 |      0 |            0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_452 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_462 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_453 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_461 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_454 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_455 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_460 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_456 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_459 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_457 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_458 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_3 |          5 |          5 |       0 |    0 |   45 |      0 |      0 |            0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_3 |          3 |          3 |       0 |    0 |   32 |      0 |      0 |            0 |
|               AsyncValidSync                        |                          AsyncValidSync_419 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_443 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_444 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_451 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_445 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_450 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_446 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_449 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_447 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_448 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_420 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_440 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_441 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_442 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_421 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_433 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_434 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_439 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_435 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_438 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_436 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_437 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_422 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_432 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_423 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_426 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_431 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_427 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_430 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_428 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_429 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_424 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_425 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         dmOuter                                     |                     TLDebugModuleOuterAsync |         47 |         47 |       0 |    0 |  129 |      0 |      0 |            0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_2 |          2 |          2 |       0 |    0 |   17 |      0 |      0 |            0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_2 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_407 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_417 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_408 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_411 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_416 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_412 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_415 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_413 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_414 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_409 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_410 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           asource                                   |                     TLAsyncCrossingSource_1 |         40 |         40 |       0 |    0 |   94 |      0 |      0 |            0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_1 |         39 |         39 |       0 |    0 |   47 |      0 |      0 |            0 |
|               AsyncValidSync                        |                          AsyncValidSync_374 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_398 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_399 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_406 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_400 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_405 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_401 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_404 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_402 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_403 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_375 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_395 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_396 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_397 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_376 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_388 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_389 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_394 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_390 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_393 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_391 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_392 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w43_d1 |          2 |          2 |       0 |    0 |   34 |      0 |      0 |            0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_377 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_387 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_378 |         33 |         33 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_386 |         33 |         33 |       0 |    0 |    1 |      0 |      0 |            0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_379 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_380 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_385 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_381 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_384 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_382 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_383 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_1 |          1 |          1 |       0 |    0 |   47 |      0 |      0 |            0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_1 |          0 |          0 |       0 |    0 |   42 |      0 |      0 |            0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_363 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_373 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_364 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_367 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_372 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_368 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_371 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_369 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_370 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_365 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_366 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           dmOuter                                   |                          TLDebugModuleOuter |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             DMCONTROL                               |                 AsyncResetRegVec_w32_i0_345 |          2 |          2 |       0 |    0 |   15 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_348 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_1                                 |                           AsyncResetReg_349 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_16                                |                           AsyncResetReg_350 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_17                                |                           AsyncResetReg_351 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_18                                |                           AsyncResetReg_352 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_19                                |                           AsyncResetReg_353 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_20                                |                           AsyncResetReg_354 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_21                                |                           AsyncResetReg_355 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_22                                |                           AsyncResetReg_356 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_23                                |                           AsyncResetReg_357 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_24                                |                           AsyncResetReg_358 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_25                                |                           AsyncResetReg_359 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_28                                |                           AsyncResetReg_360 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_30                                |                           AsyncResetReg_361 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_31                                |                           AsyncResetReg_362 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             debugInterrupts                         |                  AsyncResetRegVec_w1_i0_346 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_347 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           dmiXbar                                   |                                    TLXbar_7 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |            0 |
|       dmiResetCatch                                 |                        ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|         AsyncResetSynchronizerShiftReg_w1_d3_i0     | AsyncResetSynchronizerShiftReg_w1_d3_i0_338 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           sync_0                                    |                  AsyncResetRegVec_w1_i0_339 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_344 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           sync_1                                    |                  AsyncResetRegVec_w1_i0_340 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_343 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           sync_2                                    |                  AsyncResetRegVec_w1_i0_341 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_342 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       dtm                                           |                    DebugTransportModuleJTAG |         84 |         84 |       0 |    0 |  169 |      0 |      0 |            0 |
|         (dtm)                                       |                    DebugTransportModuleJTAG |         26 |         26 |       0 |    0 |   47 |      0 |      0 |            0 |
|         JtagBypassChain                             |                             JtagBypassChain |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         JtagTapController                           |                           JtagTapController |         51 |         51 |       0 |    0 |   16 |      0 |      0 |            0 |
|           (JtagTapController)                       |                           JtagTapController |          3 |          3 |       0 |    0 |    7 |      0 |      0 |            0 |
|           irChain                                   |                        CaptureUpdateChain_2 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |            0 |
|           stateMachine                              |                            JtagStateMachine |         48 |         48 |       0 |    0 |    4 |      0 |      0 |            0 |
|             currStateReg                            |                     AsyncResetRegVec_w4_i15 |         48 |         48 |       0 |    0 |    4 |      0 |      0 |            0 |
|               reg_0                                 |               AsyncResetReg__parameterized0 |         41 |         41 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_1                                 |           AsyncResetReg__parameterized0_335 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_2                                 |           AsyncResetReg__parameterized0_336 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|               reg_3                                 |           AsyncResetReg__parameterized0_337 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|         dmiAccessChain                              |                        CaptureUpdateChain_1 |          7 |          7 |       0 |    0 |   41 |      0 |      0 |            0 |
|         dtmInfoChain                                |                          CaptureUpdateChain |          0 |          0 |       0 |    0 |   32 |      0 |      0 |            0 |
|         idcodeChain                                 |                                CaptureChain |          0 |          0 |       0 |    0 |   32 |      0 |      0 |            0 |
|       gpio_0_1                                      |                                      TLGPIO |        402 |        386 |       0 |   16 |  591 |      0 |      0 |            0 |
|         (gpio_0_1)                                  |                                      TLGPIO |         91 |         91 |       0 |    0 |  402 |      0 |      0 |            0 |
|         ieReg                                       |                     AsyncResetRegVec_w32_i0 |          6 |          6 |       0 |    0 |   32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_303 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_304 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_305 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_306 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_307 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_308 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_309 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_310 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_311 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_312 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_313 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_314 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_315 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_316 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_317 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_318 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_319 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_320 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_321 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_322 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_323 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_324 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_325 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_326 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_327 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_328 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_329 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_330 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_331 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_332 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_333 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_334 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         inSyncReg                                   |                 SynchronizerShiftReg_w32_d3 |         74 |         58 |       0 |   16 |   29 |      0 |      0 |            0 |
|         intsource                                   |                    IntSyncCrossingSource_10 |         61 |         61 |       0 |    0 |   32 |      0 |      0 |            0 |
|           AsyncResetRegVec_w32_i0                   |                 AsyncResetRegVec_w32_i0_270 |         61 |         61 |       0 |    0 |   32 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_271 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_1                                   |                           AsyncResetReg_272 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_10                                  |                           AsyncResetReg_273 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_11                                  |                           AsyncResetReg_274 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_12                                  |                           AsyncResetReg_275 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_13                                  |                           AsyncResetReg_276 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_14                                  |                           AsyncResetReg_277 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_15                                  |                           AsyncResetReg_278 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_16                                  |                           AsyncResetReg_279 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_17                                  |                           AsyncResetReg_280 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_18                                  |                           AsyncResetReg_281 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_19                                  |                           AsyncResetReg_282 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_2                                   |                           AsyncResetReg_283 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_20                                  |                           AsyncResetReg_284 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_21                                  |                           AsyncResetReg_285 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_22                                  |                           AsyncResetReg_286 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_23                                  |                           AsyncResetReg_287 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_24                                  |                           AsyncResetReg_288 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_25                                  |                           AsyncResetReg_289 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_26                                  |                           AsyncResetReg_290 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_27                                  |                           AsyncResetReg_291 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_28                                  |                           AsyncResetReg_292 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_29                                  |                           AsyncResetReg_293 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_3                                   |                           AsyncResetReg_294 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_30                                  |                           AsyncResetReg_295 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_31                                  |                           AsyncResetReg_296 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_4                                   |                           AsyncResetReg_297 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_5                                   |                           AsyncResetReg_298 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_6                                   |                           AsyncResetReg_299 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_7                                   |                           AsyncResetReg_300 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_8                                   |                           AsyncResetReg_301 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_9                                   |                           AsyncResetReg_302 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|         iofEnReg                                    |                 AsyncResetRegVec_w32_i0_171 |         99 |         99 |       0 |    0 |   32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_238 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_239 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_240 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_241 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_242 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_243 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_244 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_245 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_246 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_247 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_248 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_249 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_250 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_251 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_252 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_253 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_254 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_255 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_256 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_257 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_258 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_259 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_260 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_261 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_262 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_263 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_264 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_265 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_266 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_267 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_268 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_269 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|         oeReg                                       |                 AsyncResetRegVec_w32_i0_172 |         39 |         39 |       0 |    0 |   32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_206 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_207 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_208 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_209 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_210 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_211 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_212 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_213 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_214 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_215 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_216 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_217 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_218 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_219 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_220 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_221 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_222 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_223 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_224 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_225 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_226 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_227 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_228 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_229 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_230 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_231 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_232 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_233 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_234 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_235 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_236 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_237 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         pueReg                                      |                 AsyncResetRegVec_w32_i0_173 |         32 |         32 |       0 |    0 |   32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_174 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_175 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_176 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_177 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_178 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_179 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_180 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_181 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_182 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_183 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_184 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_185 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_186 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_187 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_188 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_189 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_190 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_191 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_192 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_193 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_194 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_195 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_196 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_197 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_198 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_199 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_200 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_201 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_202 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_203 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_204 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_205 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       i2c_0_1                                       |                                       TLI2C |        134 |        134 |       0 |    0 |  119 |      0 |      0 |            0 |
|         (i2c_0_1)                                   |                                       TLI2C |        133 |        133 |       0 |    0 |  118 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_3_168 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                  AsyncResetRegVec_w1_i0_169 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_170 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       intsink_1                                     |                       IntSyncCrossingSink_4 |          2 |          0 |       0 |    2 |    2 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w2_d3                  |                  SynchronizerShiftReg_w2_d3 |          2 |          0 |       0 |    2 |    2 |      0 |      0 |            0 |
|       intsource                                     |                     IntSyncCrossingSource_2 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         AsyncResetRegVec_w2_i0                      |                      AsyncResetRegVec_w2_i0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_166 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_167 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       intsource_1                                   |                     IntSyncCrossingSource_3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         AsyncResetRegVec_w1_i0                      |                  AsyncResetRegVec_w1_i0_164 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_165 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       maskROM                                       |                                   TLMaskROM |         24 |         24 |       0 |    0 |   73 |      0 |      0 |            0 |
|         (maskROM)                                   |                                   TLMaskROM |         19 |         19 |       0 |    0 |   41 |      0 |      0 |            0 |
|         rom                                         |                                     BootROM |          5 |          5 |       0 |    0 |   32 |      0 |      0 |            0 |
|       pbus                                          |                              PeripheryBus_1 |       1985 |       1767 |     218 |    0 |  587 |      0 |      0 |            0 |
|         atomics                                     |                          TLAtomicAutomata_1 |        235 |        235 |       0 |    0 |  140 |      0 |      0 |            0 |
|         buffer                                      |                                 TLBuffer_10 |        252 |        158 |      94 |    0 |    6 |      0 |      0 |            0 |
|           Queue                                     |                                 Queue_2_162 |        166 |        108 |      58 |    0 |    3 |      0 |      0 |            0 |
|           Queue_1                                   |                                 Queue_1_163 |         86 |         50 |      36 |    0 |    3 |      0 |      0 |            0 |
|         buffer_1                                    |                                 TLBuffer_11 |        136 |         38 |      98 |    0 |    6 |      0 |      0 |            0 |
|           Queue                                     |                                     Queue_2 |         87 |         25 |      62 |    0 |    3 |      0 |      0 |            0 |
|           Queue_1                                   |                                 Queue_1_161 |         49 |         13 |      36 |    0 |    3 |      0 |      0 |            0 |
|         coupler_to_device_named_gpio_0              |                         SimpleLazyModule_19 |         92 |         92 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_11 |         92 |         92 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_11 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_160 |         90 |         90 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_i2c_0               |                         SimpleLazyModule_23 |         67 |         67 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_15 |         67 |         67 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_15 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_159 |         65 |         65 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_0               |                         SimpleLazyModule_20 |         97 |         97 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_12 |         97 |         97 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_12 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_158 |         95 |         95 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_1               |                         SimpleLazyModule_21 |         98 |         98 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_13 |         98 |         98 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_13 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_157 |         96 |         96 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_2               |                         SimpleLazyModule_22 |        108 |        108 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_14 |        108 |        108 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_14 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_156 |        106 |        106 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_qspi_0              |                         SimpleLazyModule_15 |        123 |        123 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_7 |        123 |        123 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_7 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_155 |        122 |        122 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_spi_0               |                         SimpleLazyModule_17 |        121 |        121 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_9 |        121 |        121 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_9 |          1 |          1 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_154 |        120 |        120 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_device_named_spi_1               |                         SimpleLazyModule_18 |        128 |        128 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_10 |        128 |        128 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_10 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_153 |        126 |        126 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_mem_named_qspi_0                 |                         SimpleLazyModule_16 |         95 |         69 |      26 |    0 |   82 |      0 |      0 |            0 |
|           buffer                                    |                                 TLBuffer_12 |         34 |          8 |      26 |    0 |    7 |      0 |      0 |            0 |
|             Queue                                   |                                     Queue_7 |         34 |          8 |      26 |    0 |    7 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_8 |         54 |         54 |       0 |    0 |   49 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_8 |         21 |         21 |       0 |    0 |   15 |      0 |      0 |            0 |
|             Repeater                                |                                  Repeater_8 |         33 |         33 |       0 |    0 |   34 |      0 |      0 |            0 |
|           widget                                    |                             TLWidthWidget_3 |          7 |          7 |       0 |    0 |   26 |      0 |      0 |            0 |
|         coupler_to_slave_named_uart_0               |                         SimpleLazyModule_13 |         64 |         64 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_5 |         64 |         64 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_5 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_152 |         62 |         62 |       0 |    0 |   18 |      0 |      0 |            0 |
|         coupler_to_slave_named_uart_1               |                         SimpleLazyModule_14 |         68 |         68 |       0 |    0 |   29 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_6 |         68 |         68 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_6 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_4_151 |         66 |         66 |       0 |    0 |   18 |      0 |      0 |            0 |
|         out_xbar                                    |                                    TLXbar_4 |        254 |        254 |       0 |    0 |   34 |      0 |      0 |            0 |
|         wrapped_error_device                        |                         SimpleLazyModule_11 |         48 |         48 |       0 |    0 |   29 |      0 |      0 |            0 |
|           error                                     |                                     TLError |         48 |         48 |       0 |    0 |   29 |      0 |      0 |            0 |
|             (error)                                 |                                     TLError |          9 |          9 |       0 |    0 |   20 |      0 |      0 |            0 |
|             a                                       |                                     Queue_4 |         39 |         39 |       0 |    0 |    9 |      0 |      0 |            0 |
|       plic                                          |                                      TLPLIC |       1040 |       1040 |       0 |    0 |  393 |      0 |      0 |            0 |
|         (plic)                                      |                                      TLPLIC |        327 |        327 |       0 |    0 |  272 |      0 |      0 |            0 |
|         LevelGateway                                |                                LevelGateway |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_1                              |                            LevelGateway_100 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_10                             |                            LevelGateway_101 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_11                             |                            LevelGateway_102 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_12                             |                            LevelGateway_103 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_13                             |                            LevelGateway_104 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_14                             |                            LevelGateway_105 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_15                             |                            LevelGateway_106 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_16                             |                            LevelGateway_107 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_17                             |                            LevelGateway_108 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_18                             |                            LevelGateway_109 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_19                             |                            LevelGateway_110 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_2                              |                            LevelGateway_111 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_20                             |                            LevelGateway_112 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_21                             |                            LevelGateway_113 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_22                             |                            LevelGateway_114 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_23                             |                            LevelGateway_115 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_24                             |                            LevelGateway_116 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_25                             |                            LevelGateway_117 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_26                             |                            LevelGateway_118 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_27                             |                            LevelGateway_119 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_28                             |                            LevelGateway_120 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_29                             |                            LevelGateway_121 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_3                              |                            LevelGateway_122 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_30                             |                            LevelGateway_123 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_31                             |                            LevelGateway_124 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_32                             |                            LevelGateway_125 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_33                             |                            LevelGateway_126 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_34                             |                            LevelGateway_127 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_35                             |                            LevelGateway_128 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_36                             |                            LevelGateway_129 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_37                             |                            LevelGateway_130 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_38                             |                            LevelGateway_131 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_39                             |                            LevelGateway_132 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_4                              |                            LevelGateway_133 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_40                             |                            LevelGateway_134 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_41                             |                            LevelGateway_135 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_42                             |                            LevelGateway_136 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_43                             |                            LevelGateway_137 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_44                             |                            LevelGateway_138 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_45                             |                            LevelGateway_139 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_46                             |                            LevelGateway_140 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_47                             |                            LevelGateway_141 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_48                             |                            LevelGateway_142 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_49                             |                            LevelGateway_143 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_5                              |                            LevelGateway_144 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_50                             |                            LevelGateway_145 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_51                             |                            LevelGateway_146 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_6                              |                            LevelGateway_147 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_7                              |                            LevelGateway_148 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_8                              |                            LevelGateway_149 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         LevelGateway_9                              |                            LevelGateway_150 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|         Queue                                       |                                     Queue_8 |        661 |        661 |       0 |    0 |   69 |      0 |      0 |            0 |
|       pwm_0_1                                       |                                       TLPWM |         85 |         85 |       0 |    0 |   85 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_11_94 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_95 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_96 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_1                                   |                            AsyncResetReg_97 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_2                                   |                            AsyncResetReg_98 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_3                                   |                            AsyncResetReg_99 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         pwm                                         |                                    PWMTimer |         85 |         85 |       0 |    0 |   81 |      0 |      0 |            0 |
|       pwm_1_1                                       |                                     TLPWM_1 |        139 |        139 |       0 |    0 |  125 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_11_87 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_89 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_90 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_1                                   |                            AsyncResetReg_91 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_2                                   |                            AsyncResetReg_92 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_3                                   |                            AsyncResetReg_93 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         pwm                                         |                               PWMTimer_1_88 |        139 |        139 |       0 |    0 |  121 |      0 |      0 |            0 |
|       pwm_2_1                                       |                                     TLPWM_2 |        139 |        139 |       0 |    0 |  125 |      0 |      0 |            0 |
|         intsource                                   |                    IntSyncCrossingSource_11 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                      AsyncResetRegVec_w4_i0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_83 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_1                                   |                            AsyncResetReg_84 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_2                                   |                            AsyncResetReg_85 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_3                                   |                            AsyncResetReg_86 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         pwm                                         |                                  PWMTimer_1 |        139 |        139 |       0 |    0 |  121 |      0 |      0 |            0 |
|       qspi_0_1                                      |                                  TLSPIFlash |        352 |        336 |      16 |    0 |  262 |      0 |      0 |            0 |
|         (qspi_0_1)                                  |                                  TLSPIFlash |         25 |         25 |       0 |    0 |  152 |      0 |      0 |            0 |
|         arb                                         |                                  SPIArbiter |         22 |         22 |       0 |    0 |    2 |      0 |      0 |            0 |
|         fifo                                        |                                  SPIFIFO_75 |         43 |         27 |      16 |    0 |   17 |      0 |      0 |            0 |
|           (fifo)                                    |                                  SPIFIFO_75 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_81 |         20 |         12 |       8 |    0 |    7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_82 |         20 |         12 |       8 |    0 |    7 |      0 |      0 |            0 |
|         flash                                       |                                 SPIFlashMap |         64 |         64 |       0 |    0 |    7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_76 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_79 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_80 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         mac                                         |                                 SPIMedia_77 |        198 |        198 |       0 |    0 |   83 |      0 |      0 |            0 |
|           (mac)                                     |                                 SPIMedia_77 |          4 |          4 |       0 |    0 |    7 |      0 |      0 |            0 |
|           phy                                       |                              SPIPhysical_78 |        194 |        194 |       0 |    0 |   76 |      0 |      0 |            0 |
|       rtc                                           |               SynchronizerShiftReg_w1_d3_12 |          2 |          1 |       0 |    1 |    1 |      0 |      0 |            0 |
|       sbus                                          |                                   SystemBus |       1877 |       1775 |     102 |    0 |  444 |      0 |      0 |            0 |
|         (sbus)                                      |                                   SystemBus |          6 |          6 |       0 |    0 |    0 |      0 |      0 |            0 |
|         control_bus                                 |                                PeripheryBus |       1871 |       1769 |     102 |    0 |  444 |      0 |      0 |            0 |
|           atomics                                   |                            TLAtomicAutomata |        228 |        228 |       0 |    0 |  140 |      0 |      0 |            0 |
|           buffer                                    |                                    TLBuffer |        432 |        330 |     102 |    0 |    6 |      0 |      0 |            0 |
|             Queue                                   |                                    Queue_73 |        339 |        273 |      66 |    0 |    3 |      0 |      0 |            0 |
|             Queue_1                                 |                                  Queue_1_74 |         93 |         57 |      36 |    0 |    3 |      0 |      0 |            0 |
|           coupler_to_slave_named_MaskROM            |                          SimpleLazyModule_6 |        553 |        553 |       0 |    0 |   26 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_3 |        553 |        553 |       0 |    0 |   26 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_3 |          8 |          8 |       0 |    0 |   11 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_3 |        545 |        545 |       0 |    0 |   15 |      0 |      0 |            0 |
|           coupler_to_slave_named_aon                |                          SimpleLazyModule_7 |         50 |         50 |       0 |    0 |  143 |      0 |      0 |            0 |
|             asource                                 |                       TLAsyncCrossingSource |         22 |         22 |       0 |    0 |  114 |      0 |      0 |            0 |
|               AsyncQueueSink                        |                              AsyncQueueSink |         17 |         17 |       0 |    0 |   53 |      0 |      0 |            0 |
|                 AsyncValidSync                      |                              AsyncValidSync |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                   source_valid                      |     AsyncResetSynchronizerShiftReg_w1_d4_i0 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_65 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_72 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_66 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_71 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_67 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_70 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_3                          |                   AsyncResetRegVec_w1_i0_68 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_69 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 AsyncValidSync_1                    |                            AsyncValidSync_1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sink_extend                       |     AsyncResetSynchronizerShiftReg_w1_d1_i0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_63 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_64 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 AsyncValidSync_2                    |                            AsyncValidSync_2 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   sink_valid                        |  AsyncResetSynchronizerShiftReg_w1_d3_i0_56 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_57 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_62 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_58 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_61 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_60 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 deq_bits_reg                        |                 SynchronizerShiftReg_w48_d1 |         11 |         11 |       0 |    0 |   40 |      0 |      0 |            0 |
|                 ridx_bin                            |                   AsyncResetRegVec_w1_i0_45 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_55 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 valid_reg                           |                   AsyncResetRegVec_w1_i0_46 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_54 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 widx_gray                           |  AsyncResetSynchronizerShiftReg_w1_d3_i0_47 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_48 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_49 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_52 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_50 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               AsyncQueueSource                      |                            AsyncQueueSource |          5 |          5 |       0 |    0 |   61 |      0 |      0 |            0 |
|                 (AsyncQueueSource)                  |                            AsyncQueueSource |          1 |          1 |       0 |    0 |   56 |      0 |      0 |            0 |
|                 ready_reg                           |                   AsyncResetRegVec_w1_i0_35 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_44 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 ridx_gray                           |     AsyncResetSynchronizerShiftReg_w1_d3_i0 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_38 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_43 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_42 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_40 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_41 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 widx_bin                            |                   AsyncResetRegVec_w1_i0_36 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_37 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_4 |         28 |         28 |       0 |    0 |   29 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_4 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_4 |         21 |         21 |       0 |    0 |   18 |      0 |      0 |            0 |
|           coupler_to_slave_named_clint              |                          SimpleLazyModule_3 |         96 |         96 |       0 |    0 |   33 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_1 |         96 |         96 |       0 |    0 |   33 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_1 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_1 |         94 |         94 |       0 |    0 |   22 |      0 |      0 |            0 |
|           coupler_to_slave_named_debug              |                          SimpleLazyModule_4 |        315 |        315 |       0 |    0 |   29 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_2 |        315 |        315 |       0 |    0 |   29 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_2 |          2 |          2 |       0 |    0 |   11 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_2 |        313 |        313 |       0 |    0 |   18 |      0 |      0 |            0 |
|           coupler_to_slave_named_plic               |                          SimpleLazyModule_2 |         33 |         33 |       0 |    0 |   43 |      0 |      0 |            0 |
|             fragmenter                              |                                TLFragmenter |         33 |         33 |       0 |    0 |   43 |      0 |      0 |            0 |
|               (fragmenter)                          |                                TLFragmenter |          6 |          6 |       0 |    0 |   11 |      0 |      0 |            0 |
|               Repeater                              |                                    Repeater |         27 |         27 |       0 |    0 |   32 |      0 |      0 |            0 |
|           out_xbar                                  |                                    TLXbar_2 |        164 |        164 |       0 |    0 |   24 |      0 |      0 |            0 |
|       spi_0_1                                       |                                       TLSPI |        227 |        211 |      16 |    0 |  197 |      0 |      0 |            0 |
|         (spi_0_1)                                   |                                       TLSPI |         12 |         12 |       0 |    0 |   89 |      0 |      0 |            0 |
|         fifo                                        |                                  SPIFIFO_29 |         46 |         30 |      16 |    0 |   17 |      0 |      0 |            0 |
|           (fifo)                                    |                                  SPIFIFO_29 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_33 |         18 |         10 |       8 |    0 |    7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_34 |         22 |         14 |       8 |    0 |    7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_30 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_31 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_32 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         mac                                         |                                  SPIMedia_1 |        169 |        169 |       0 |    0 |   90 |      0 |      0 |            0 |
|           (mac)                                     |                                  SPIMedia_1 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |            0 |
|           phy                                       |                               SPIPhysical_1 |        162 |        162 |       0 |    0 |   79 |      0 |      0 |            0 |
|       spi_1_1                                       |                                     TLSPI_1 |        218 |        202 |      16 |    0 |  191 |      0 |      0 |            0 |
|         (spi_1_1)                                   |                                     TLSPI_1 |         10 |         10 |       0 |    0 |   85 |      0 |      0 |            0 |
|         fifo                                        |                                     SPIFIFO |         42 |         26 |      16 |    0 |   17 |      0 |      0 |            0 |
|           (fifo)                                    |                                     SPIFIFO |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_27 |         19 |         11 |       8 |    0 |    7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_28 |         23 |         15 |       8 |    0 |    7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_25 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_26 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         mac                                         |                                    SPIMedia |        166 |        166 |       0 |    0 |   88 |      0 |      0 |            0 |
|           (mac)                                     |                                    SPIMedia |          2 |          2 |       0 |    0 |    7 |      0 |      0 |            0 |
|           phy                                       |                                 SPIPhysical |        164 |        164 |       0 |    0 |   81 |      0 |      0 |            0 |
|       tile                                          |                                  RocketTile |       4566 |       4317 |     248 |    1 | 2282 |      5 |      1 |            2 |
|         buffer                                      |                                 TLBuffer_15 |        186 |         86 |     100 |    0 |    6 |      0 |      0 |            0 |
|           Queue                                     |                                       Queue |         98 |         32 |      66 |    0 |    3 |      0 |      0 |            0 |
|           Queue_1                                   |                                     Queue_1 |         88 |         54 |      34 |    0 |    3 |      0 |      0 |            0 |
|         buffer_1                                    |                                 TLBuffer_16 |        118 |         18 |     100 |    0 |    6 |      0 |      0 |            0 |
|           Queue                                     |                                    Queue_11 |         77 |         11 |      66 |    0 |    3 |      0 |      0 |            0 |
|           Queue_1                                   |                                    Queue_12 |         41 |          7 |      34 |    0 |    3 |      0 |      0 |            0 |
|         core                                        |                                      Rocket |       2621 |       2573 |      48 |    0 | 1311 |      0 |      0 |            2 |
|           (core)                                    |                                      Rocket |        567 |        519 |      48 |    0 |  438 |      0 |      0 |            0 |
|           csr                                       |                                     CSRFile |       1548 |       1548 |       0 |    0 |  707 |      0 |      0 |            0 |
|           div                                       |                                      MulDiv |        440 |        440 |       0 |    0 |  116 |      0 |      0 |            2 |
|           ibuf                                      |                                        IBuf |         66 |         66 |       0 |    0 |   50 |      0 |      0 |            0 |
|         dcache                                      |                                      DCache |        658 |        658 |       0 |    0 |  274 |      4 |      0 |            0 |
|           (dcache)                                  |                                      DCache |        536 |        536 |       0 |    0 |  274 |      0 |      0 |            0 |
|           data                                      |                             DCacheDataArray |         62 |         62 |       0 |    0 |    0 |      4 |      0 |            0 |
|           tlb                                       |                                         TLB |         60 |         60 |       0 |    0 |    0 |      0 |      0 |            0 |
|             pmp                                     |                               PMPChecker_23 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |            0 |
|         dcacheArb                                   |                           HellaCacheArbiter |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|         dtim_adapter                                |                         ScratchpadSlavePort |         69 |         69 |       0 |    0 |  117 |      0 |      0 |            0 |
|         fragmenter_1                                |                             TLFragmenter_17 |         40 |         40 |       0 |    0 |   54 |      0 |      0 |            0 |
|           (fragmenter_1)                            |                             TLFragmenter_17 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |            0 |
|           Repeater                                  |                                 Repeater_17 |         33 |         33 |       0 |    0 |   43 |      0 |      0 |            0 |
|         frontend                                    |                                    Frontend |       1107 |       1107 |       0 |    0 |  506 |      1 |      1 |            0 |
|           (frontend)                                |                                    Frontend |        176 |        176 |       0 |    0 |   69 |      0 |      0 |            0 |
|           fq                                        |                                  ShiftQueue |        778 |        778 |       0 |    0 |  330 |      0 |      0 |            0 |
|           icache                                    |                                      ICache |        137 |        137 |       0 |    0 |  107 |      1 |      1 |            0 |
|           tlb                                       |                                       TLB_1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            0 |
|             pmp                                     |                                  PMPChecker |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            0 |
|         intsink                                     |                         IntSyncCrossingSink |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|           SynchronizerShiftReg_w1_d3                |               SynchronizerShiftReg_w1_d3_22 |          1 |          0 |       0 |    1 |    1 |      0 |      0 |            0 |
|         tlMasterXbar                                |                                    TLXbar_8 |         11 |         11 |       0 |    0 |    5 |      0 |      0 |            0 |
|       uart_0_1                                      |                                      TLUART |        112 |         96 |      16 |    0 |  110 |      0 |      0 |            0 |
|         (uart_0_1)                                  |                                      TLUART |          0 |          0 |       0 |    0 |   29 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_20 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_21 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         rxm                                         |                                   UARTRx_16 |         37 |         37 |       0 |    0 |   36 |      0 |      0 |            0 |
|         rxq                                         |                                 Queue_14_17 |         26 |         18 |       8 |    0 |    7 |      0 |      0 |            0 |
|         txm                                         |                                   UARTTx_18 |         30 |         30 |       0 |    0 |   30 |      0 |      0 |            0 |
|         txq                                         |                                 Queue_14_19 |         19 |         11 |       8 |    0 |    7 |      0 |      0 |            0 |
|       uart_1_1                                      |                                    TLUART_1 |        112 |         96 |      16 |    0 |  110 |      0 |      0 |            0 |
|         (uart_1_1)                                  |                                    TLUART_1 |          0 |          0 |       0 |    0 |   29 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                      AsyncResetRegVec_w1_i0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             reg_0                                   |                               AsyncResetReg |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         rxm                                         |                                      UARTRx |         37 |         37 |       0 |    0 |   36 |      0 |      0 |            0 |
|         rxq                                         |                                    Queue_14 |         26 |         18 |       8 |    0 |    7 |      0 |      0 |            0 |
|         txm                                         |                                      UARTTx |         30 |         30 |       0 |    0 |   30 |      0 |      0 |            0 |
|         txq                                         |                                 Queue_14_14 |         19 |         11 |       8 |    0 |    7 |      0 |      0 |            0 |
|   fpga_power_on                                     |                        PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|   ip_mmcm                                           |                                        mmcm |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     inst                                            |                                mmcm_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   ip_reset_sys                                      |                                   reset_sys |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|     U0                                              |                              proc_sys_reset |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|       (U0)                                          |                              proc_sys_reset |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       EXT_LPF                                       |                                         lpf |          5 |          4 |       0 |    1 |   17 |      0 |      0 |            0 |
|         (EXT_LPF)                                   |                                         lpf |          2 |          1 |       0 |    1 |    9 |      0 |      0 |            0 |
|         ACTIVE_LOW_AUX.ACT_LO_AUX                   |                                    cdc_sync |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                   |                                cdc_sync_604 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|       SEQ                                           |                                sequence_psr |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|         (SEQ)                                       |                                sequence_psr |          6 |          6 |       0 |    0 |    9 |      0 |      0 |            0 |
|         SEQ_COUNTER                                 |                                     upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |            0 |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Jul 24 01:23:01 2019
| Host              : SHULKER running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_clock_utilization -file /home/cdlucas/freedom/builds/e300artydevkit/obj/report/utilization.txt -append
| Design            : E300ArtyDevKitFPGAChip
| Device            : 7a35ti-csg324
| Speed File        : -1L  PRODUCTION 1.23 2018-06-13
| Temperature Grade : I
| Design State      : Routed
------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Clock Region Cell Placement per Global Clock: Region X0Y0
13. Clock Region Cell Placement per Global Clock: Region X1Y0
14. Clock Region Cell Placement per Global Clock: Region X0Y1
15. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    5 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    1 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+----------------------------+--------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                 | Net                            |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+----------------------------+--------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 4 |        6960 |               0 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf/O | ip_mmcm/inst/clk_out3          |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 3 |        1011 |               1 |              |          | slow_clock_BUFG_inst/O     | slow_clock_BUFG                |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 1 |         301 |               0 |      100.000 | JTCK     | IOBUF_6_O_BUFG_inst/O      | IOBUF_6_O_BUFG                 |
| g3        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |                 2 |          43 |               0 |      119.158 | Multiple | ip_mmcm/inst/clkout1_buf/O | ip_mmcm/inst/clk_out1          |
| g4        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |                 1 |           1 |               0 |       60.000 | Multiple | ip_mmcm/inst/clkf_buf/O    | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+----------------------------+--------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                          | Net                        |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
| src0      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y1 | X1Y1         |           1 |               0 |             119.158 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT0  | ip_mmcm/inst/clk_out1_mmcm |
| src0      | g0        | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X1Y1 | X1Y1         |           1 |               0 |              30.782 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT2  | ip_mmcm/inst/clk_out3_mmcm |
| src0      | g4        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y1 | X1Y1         |           1 |               0 |              60.000 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT | ip_mmcm/inst/clkfbout_mmcm |
| src1      | g1        | FDRE/Q              | None       | SLICE_X35Y42    | X0Y0         |           1 |               1 |                     |              | slow_clock_reg/Q                    | slow_clock                 |
| src2      | g2        | IBUF/O              | IOB_X1Y74  | IOB_X1Y74       | X1Y1         |           1 |               0 |             100.000 | JTCK         | IOBUF_6/IBUF/O                      | IOBUF_6/O                  |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                       | Net                                                                                      |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------||
| 0        | FDCE/Q          | None       | SLICE_X59Y50/BFF  | X1Y1         |           1 |               3 |              |       | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/aon_io_wdog_rst - Static -
| 1        | FDRE/Q          | None       | SLICE_X65Y43/B5FF | X1Y0         |           1 |               2 |              |       | ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q                                         | ip_reset_sys/U0/peripheral_reset[0]                                                      - Static -
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 | 2529 |  1200 |  857 |   400 |    0 |    20 |    5 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2002 |  1500 |  512 |   450 |    0 |    40 |    0 |    20 |    2 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1271 |  1200 |  425 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2236 |  1500 |  785 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  1 |  3 |
| Y0 |  4 |  3 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g0        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |        6780 |        0 |              0 |        0 | ip_mmcm/inst/clk_out3 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y2 |     0 |     0 |
| Y1 |  1278 |  1493 |
| Y0 |  2230 |  1779 |
+----+-------+-------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| g1        | BUFG/O          | n/a               |       |             |               |        1012 |        0 |              0 |        0 | slow_clock_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y2 |  0 |    0 |
| Y1 |  0 |  818 |
| Y0 |  1 |  193 |
+----+----+------+


9. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| g2        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         301 |        0 |              0 |        0 | IOBUF_6_O_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y2 |    0 |  0 |
| Y1 |    0 |  0 |
| Y0 |  301 |  0 |
+----+------+----+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g3        | BUFG/O          | n/a               | Multiple |     119.158 | {0.000 59.579} |          43 |        0 |              0 |        0 | ip_mmcm/inst/clk_out1 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  9 |  34 |
+----+----+-----+


11. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| g4        | BUFG/O          | n/a               | Multiple |      60.000 | {0.000 30.000} |           0 |        0 |              1 |        0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


12. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        2230 |               0 | 2219 |      6 |    5 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |           0 |               1 |    0 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |         301 |               0 |  301 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
| g3        | n/a   | BUFG/O          | None       |           9 |               0 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        1779 |               0 | 1776 |      0 |    0 |   2 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |         193 |               0 |  193 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g3        | n/a   | BUFG/O          | None       |          34 |               0 |   33 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        1278 |               0 | 1271 |      7 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1493 |               0 | 1419 |     74 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3          |
| g1        | n/a   | BUFG/O          | None       |         818 |               0 |  817 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG                |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells slow_clock_BUFG_inst]
set_property LOC BUFGCTRL_X0Y19 [get_cells ip_mmcm/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells ip_mmcm/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells ip_mmcm/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells IOBUF_6_O_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y76 [get_ports CLK100MHZ]

# Clock net "slow_clock_BUFG" driven by instance "slow_clock_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_slow_clock_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_slow_clock_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="slow_clock_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_slow_clock_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3" driven by instance "ip_mmcm/inst/clkout3_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out1" driven by instance "ip_mmcm/inst/clkout1_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "IOBUF_6_O_BUFG" driven by instance "IOBUF_6_O_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_IOBUF_6_O_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_IOBUF_6_O_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IOBUF_6_O_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_IOBUF_6_O_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 24 01:23:01 2019
| Host         : SHULKER running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_ram_utilization -file /home/cdlucas/freedom/builds/e300artydevkit/obj/report/utilization.txt -append -detail
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
-------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization
4. Memory Performance
5. Memory Power

1. Summary
----------

+--------------------------+------------+-----------+--------+------------+
| Memory Type              | Total Used | Available | Util % | Inferred % |
+--------------------------+------------+-----------+--------+------------+
| URAM                     |        0.0 |         0 |    0.0 |        0.0 |
| BlockRAM                 |        5.5 |        50 |   11.0 |      100.0 |
|  RAMB36E1                |          5 |           |        |      100.0 |
|  RAMB18E1                |          1 |           |        |      100.0 |
| LUTMs as Distributed RAM |      174.0 |      9600 |    1.8 |       89.1 |
|  LUTMs as RAM32X1D       |         19 |           |        |        0.0 |
|  LUTMs as RAM32M         |        155 |           |        |      100.0 |
+--------------------------+------------+-----------+--------+------------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Detailed reports below cover XPMs and Vivado Synthesis inference for BlockRAMs and URAMs only


2. Memory Description
---------------------

+-----------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+
| Memory Name                                                     | Array Size | Memory Type      | Port A Dimension | Port A Requirement (ns) | Port B Dimension | Port B Requirement (ns) |
+-----------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0     |      32768 | Single Clock TDP | 4096x8           |                    30.8 | 4096x8           |                    30.8 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1     |      32768 | Single Clock TDP | 4096x8           |                    30.8 | 4096x8           |                    30.8 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2     |      32768 | Single Clock TDP | 4096x8           |                    30.8 | 4096x8           |                    30.8 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3     |      32768 | Single Clock TDP | 4096x8           |                    30.8 | 4096x8           |                    30.8 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0 |      32768 | Single Clock TDP | 1024x32          |                    30.8 | 1024x32          |                    30.8 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0     |       1344 | Single Clock TDP | 512x21           |                    30.8 | 512x21           |                    30.8 |
+-----------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+


3. Memory Utilization
---------------------

+----------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+
| Memory Name                                                          | Port A Dimension | Port B Dimension | Primitive | Available Bits | Used Bits | Bit Utilizaztion % | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util % | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util % | ECC Enabled |
+----------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0          | 4096x8           | 4096x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg     |  4096x8          |  4096x8          | RAMB36E1  |          36864 |     32768 |               88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1          | 4096x8           | 4096x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg     |  4096x8          |  4096x8          | RAMB36E1  |          36864 |     32768 |               88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2          | 4096x8           | 4096x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg     |  4096x8          |  4096x8          | RAMB36E1  |          36864 |     32768 |               88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3          | 4096x8           | 4096x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg     |  4096x8          |  4096x8          | RAMB36E1  |          36864 |     32768 |               88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |    4096 |          4096 |         100.0 |       8 |             9 |           88.9 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0      | 1024x32          | 1024x32          |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg |  1024x32         |  1024x32         | RAMB36E1  |          36864 |     32768 |               88.9 |    1024 |          1024 |         100.0 |      32 |            36 |           88.9 |    1024 |          1024 |         100.0 |      32 |            36 |           88.9 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0          | 512x21           | 512x21           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg     |  512x21          |  512x21          | RAMB18E1  |          18432 |      1024 |                5.6 |      64 |           512 |          12.5 |      16 |            36 |           44.4 |      64 |           512 |          12.5 |       5 |            36 |           13.9 |          No |
+----------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+


4. Memory Performance
---------------------

+----------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                          | Primitive | Port A Dimension | Port A Requirement (ns) | Port B Dimension | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+----------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0          |           |           4096x8 |                         |           4096x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg     | RAMB36E1  |           4096x8 |                    30.8 |           4096x8 |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1          |           |           4096x8 |                         |           4096x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg     | RAMB36E1  |           4096x8 |                    30.8 |           4096x8 |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2          |           |           4096x8 |                         |           4096x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg     | RAMB36E1  |           4096x8 |                    30.8 |           4096x8 |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3          |           |           4096x8 |                         |           4096x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg     | RAMB36E1  |           4096x8 |                    30.8 |           4096x8 |                    30.8 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0      |           |          1024x32 |                         |          1024x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg | RAMB36E1  |          1024x32 |                    30.8 |          1024x32 |                    30.8 |           |        |        |       0 |           |        |        |       1 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0          |           |           512x21 |                         |           512x21 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg     | RAMB18E1  |           512x21 |                    30.8 |           512x21 |                    30.8 |           |        |        |       0 |           |        |        |       0 |
+----------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Memory Power
---------------

+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+------------------+---------------+-------------------+-----------+-----------+
| Memory Name                                                          | Primitive | Power Gated             | Port A Dimension | Port A Enable | Port A WRITE_MODE | Port B Dimension | Port B Enable | Port B WRITE_MODE | A Cascade | B Cascade |
+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+------------------+---------------+-------------------+-----------+-----------+
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0          |           |                         |           4096x8 |               |                   |           4096x8 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg     | RAMB36E1  |             ENARDEN=AUG |           4096x8 |           Vcc |        READ_FIRST |           4096x8 |           Vcc |       WRITE_FIRST |           |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1          |           |                         |           4096x8 |               |                   |           4096x8 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg     | RAMB36E1  | ENARDEN=AUG:ENARDEN=AUG |           4096x8 |           Vcc |        READ_FIRST |           4096x8 |           Vcc |       WRITE_FIRST |           |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2          |           |                         |           4096x8 |               |                   |           4096x8 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg     | RAMB36E1  | ENARDEN=AUG:ENARDEN=AUG |           4096x8 |           Vcc |        READ_FIRST |           4096x8 |           Vcc |       WRITE_FIRST |           |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3          |           |                         |           4096x8 |               |                   |           4096x8 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg     | RAMB36E1  | ENARDEN=AUG:ENARDEN=AUG |           4096x8 |           Vcc |        READ_FIRST |           4096x8 |           Vcc |       WRITE_FIRST |           |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0      |           |                         |          1024x32 |               |                   |          1024x32 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg | RAMB36E1  |                         |          1024x32 |           Vcc |        READ_FIRST |          1024x32 |           Vcc |       WRITE_FIRST |           |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0          |           |                         |           512x21 |               |                   |           512x21 |               |                   |           |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg     | RAMB18E1  |             ENBWREN=AUG |           512x21 |           Vcc |        READ_FIRST |           512x21 |           Vcc |        READ_FIRST |           |           |
+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+------------------+---------------+-------------------+-----------+-----------+


