Source Block: oh/elink/dv/dv_elink.v@3:13@HdlIdDef

   parameter DW = 32;
   parameter AW = 32;
   
   //Basic stimulus to drive
   reg        hw_reset;        //active high asynchronous hardware reset
   reg 	      clkin;           //primary clock reg
   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)
   wire	      rx_lclk_n;
   reg        rx_frame_p;      //transaction frame signal
   wire        rx_frame_n;

Diff Content:
- 8    reg        hw_reset;        //active high asynchronous hardware reset
+ 8    reg        reset_in;        //active high asynchronous hardware reset

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@5:15
   parameter AW = 32;
   
   //Basic stimulus to drive
   reg        hw_reset;        //active high asynchronous hardware reset
   reg 	      clkin;           //primary clock reg
   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)
   wire	      rx_lclk_n;
   reg        rx_frame_p;      //transaction frame signal
   wire        rx_frame_n;
   reg [7:0]  rx_data_p;       //receive data (dual data rate)
   wire [7:0]  rx_data_n;

Clone Blocks 2:
oh/elink/dv/dv_elink.v@4:14
   parameter DW = 32;
   parameter AW = 32;
   
   //Basic stimulus to drive
   reg        hw_reset;        //active high asynchronous hardware reset
   reg 	      clkin;           //primary clock reg
   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)
   wire	      rx_lclk_n;
   reg        rx_frame_p;      //transaction frame signal
   wire        rx_frame_n;
   reg [7:0]  rx_data_p;       //receive data (dual data rate)

